

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ebe5d78a7e7735a4d24d00f8ee6b8b64  /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
Extracting PTX file and ptxas options    1: lud.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud.2.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
Extracting specific PTX file named lud.1.sm_30.ptx 
Extracting specific PTX file named lud.2.sm_30.ptx 
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x56215422baec, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud.2.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.2.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud.2.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=63, lmem=0, smem=3072, cmem=352
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x56215422b962, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x56215422b7d8, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =512
Creating matrix internally size=512
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e0 (lud.2.sm_30.ptx:128) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (lud.2.sm_30.ptx:162) setp.gt.u32%p1, %r1, %r89;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (lud.2.sm_30.ptx:136) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x378 (lud.2.sm_30.ptx:151) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (lud.2.sm_30.ptx:167) @!%p6 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (lud.2.sm_30.ptx:168) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (lud.2.sm_30.ptx:171) shl.b32 %r88, %r1, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x480 (lud.2.sm_30.ptx:192) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a0 (lud.2.sm_30.ptx:198) @%p8 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (lud.2.sm_30.ptx:200) ld.param.u64 %rd55, [_Z12lud_diagonalPfii_param_0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 30010
gpu_sim_insn = 19880
gpu_ipc =       0.6624
gpu_tot_sim_cycle = 30010
gpu_tot_sim_insn = 19880
gpu_tot_ipc =       0.6624
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.0015
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1075 GB/Sec
L2_BW_total  =       0.1075 GB/Sec
gpu_total_sim_rate=9940

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1672
	L1I_total_cache_misses = 12
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 6
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2949, 
gpgpu_n_tot_thrd_icount = 94368
gpgpu_n_tot_w_icount = 2949
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:35231	W0_Scoreboard:21838	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:311	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2949	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 96 {8:12,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 1920 {40:48,}
maxmflatency = 268 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 7 
averagemflatency = 220 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 7 
mrq_lat_table:52 	31 	0 	21 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	86 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12 	1 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1005         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2432         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4975         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7163         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7844         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     29484         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/9 = 12.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       259         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        258         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39612 n_nop=39571 n_act=4 n_pre=3 n_ref_event=94701154270800 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001717
n_activity=301 dram_eff=0.2259
bk0: 34a 39481i bk1: 0a 39609i bk2: 0a 39609i bk3: 0a 39609i bk4: 0a 39609i bk5: 0a 39611i bk6: 0a 39611i bk7: 0a 39612i bk8: 0a 39612i bk9: 0a 39612i bk10: 0a 39612i bk11: 0a 39613i bk12: 0a 39613i bk13: 0a 39615i bk14: 0a 39615i bk15: 0a 39615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001717 
total_CMD = 39612 
util_bw = 68 
Wasted_Col = 73 
Wasted_Row = 36 
Idle = 39435 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39612 
n_nop = 39571 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94701154270800 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 34 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.000858 
Either_Row_CoL_Bus_Util = 0.001035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00600828
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39612 n_nop=39603 n_act=1 n_pre=0 n_ref_event=4560869750798743682 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004039
n_activity=61 dram_eff=0.2623
bk0: 8a 39588i bk1: 0a 39612i bk2: 0a 39612i bk3: 0a 39612i bk4: 0a 39612i bk5: 0a 39612i bk6: 0a 39612i bk7: 0a 39612i bk8: 0a 39612i bk9: 0a 39612i bk10: 0a 39612i bk11: 0a 39612i bk12: 0a 39612i bk13: 0a 39612i bk14: 0a 39612i bk15: 0a 39612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000404 
total_CMD = 39612 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 39578 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39612 
n_nop = 39603 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39612 n_nop=39582 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001414
n_activity=185 dram_eff=0.3027
bk0: 8a 39588i bk1: 20a 39571i bk2: 0a 39611i bk3: 0a 39612i bk4: 0a 39612i bk5: 0a 39612i bk6: 0a 39612i bk7: 0a 39612i bk8: 0a 39612i bk9: 0a 39612i bk10: 0a 39612i bk11: 0a 39612i bk12: 0a 39612i bk13: 0a 39612i bk14: 0a 39612i bk15: 0a 39612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001414 
total_CMD = 39612 
util_bw = 56 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 39511 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39612 
n_nop = 39582 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000757 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00260022
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39612 n_nop=39603 n_act=1 n_pre=0 n_ref_event=13984 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004039
n_activity=61 dram_eff=0.2623
bk0: 8a 39589i bk1: 0a 39612i bk2: 0a 39612i bk3: 0a 39612i bk4: 0a 39612i bk5: 0a 39612i bk6: 0a 39612i bk7: 0a 39612i bk8: 0a 39612i bk9: 0a 39612i bk10: 0a 39612i bk11: 0a 39612i bk12: 0a 39612i bk13: 0a 39612i bk14: 0a 39612i bk15: 0a 39612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000404 
total_CMD = 39612 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 39578 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39612 
n_nop = 39603 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 13984 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111077
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39612 n_nop=39581 n_act=2 n_pre=1 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001414
n_activity=197 dram_eff=0.2843
bk0: 28a 39534i bk1: 0a 39611i bk2: 0a 39611i bk3: 0a 39611i bk4: 0a 39611i bk5: 0a 39612i bk6: 0a 39612i bk7: 0a 39612i bk8: 0a 39612i bk9: 0a 39612i bk10: 0a 39612i bk11: 0a 39612i bk12: 0a 39612i bk13: 0a 39613i bk14: 0a 39613i bk15: 0a 39613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001414 
total_CMD = 39612 
util_bw = 56 
Wasted_Col = 45 
Wasted_Row = 12 
Idle = 39499 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39612 
n_nop = 39581 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00345855
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39612 n_nop=39603 n_act=1 n_pre=0 n_ref_event=94701156861968 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004039
n_activity=61 dram_eff=0.2623
bk0: 8a 39589i bk1: 0a 39612i bk2: 0a 39612i bk3: 0a 39612i bk4: 0a 39612i bk5: 0a 39612i bk6: 0a 39612i bk7: 0a 39612i bk8: 0a 39612i bk9: 0a 39612i bk10: 0a 39612i bk11: 0a 39612i bk12: 0a 39612i bk13: 0a 39612i bk14: 0a 39612i bk15: 0a 39612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000404 
total_CMD = 39612 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 39578 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39612 
n_nop = 39603 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94701156861968 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113602

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 20, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 144
L2_total_cache_misses = 114
L2_total_cache_miss_rate = 0.7917
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=144
icnt_total_pkts_simt_to_mem=59
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29787
	minimum = 5
	maximum = 12
Network latency average = 5.07979
	minimum = 5
	maximum = 6
Slowest packet = 139
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000232021
	minimum = 0 (at node 1)
	maximum = 0.00146618 (at node 0)
Accepted packet rate average = 0.000232021
	minimum = 0 (at node 1)
	maximum = 0.0047984 (at node 0)
Injected flit rate average = 0.000250534
	minimum = 0 (at node 1)
	maximum = 0.00196601 (at node 0)
Accepted flit rate average= 0.000250534
	minimum = 0 (at node 1)
	maximum = 0.0047984 (at node 0)
Injected packet length average = 1.07979
Accepted packet length average = 1.07979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29787 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Network latency average = 5.07979 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000232021 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00146618 (1 samples)
Accepted packet rate average = 0.000232021 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0047984 (1 samples)
Injected flit rate average = 0.000250534 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00196601 (1 samples)
Accepted flit rate average = 0.000250534 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0047984 (1 samples)
Injected packet size average = 1.07979 (1 samples)
Accepted packet size average = 1.07979 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 9940 (inst/sec)
gpgpu_simulation_rate = 15005 (cycle/sec)
gpgpu_silicon_slowdown = 46651x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x670 (lud.2.sm_30.ptx:277) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x678 (lud.2.sm_30.ptx:278) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (lud.2.sm_30.ptx:399) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa18 (lud.2.sm_30.ptx:396) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcc0 (lud.2.sm_30.ptx:485) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcc8 (lud.2.sm_30.ptx:486) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1930 (lud.2.sm_30.ptx:887) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1928 (lud.2.sm_30.ptx:884) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26a8 (lud.2.sm_30.ptx:1320) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26b0 (lud.2.sm_30.ptx:1321) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (lud.2.sm_30.ptx:1416) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2980 (lud.2.sm_30.ptx:1413) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (31,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 34087
gpu_sim_insn = 610080
gpu_ipc =      17.8977
gpu_tot_sim_cycle = 64097
gpu_tot_sim_insn = 629960
gpu_tot_ipc =       9.8282
gpu_tot_issued_cta = 32
gpu_occupancy = 4.3054% 
gpu_tot_occupancy = 4.1821% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0986
partiton_level_parallism_total  =       0.0531
partiton_level_parallism_util =       1.1444
partiton_level_parallism_util_total  =       1.1423
L2_BW  =       7.5506 GB/Sec
L2_BW_total  =       4.0657 GB/Sec
gpu_total_sim_rate=89994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20582
	L1I_total_cache_misses = 2308
	L1I_total_cache_miss_rate = 0.1121
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189, Miss = 96, Miss_rate = 0.508, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 96, Miss_rate = 0.405, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[4]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[7]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[8]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[9]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[10]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[11]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[12]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[13]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_total_cache_accesses = 2480
	L1D_total_cache_misses = 1248
	L1D_total_cache_miss_rate = 0.5032
	L1D_total_cache_pending_hits = 239
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.3158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 195
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2308
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1504
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20582

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
4155, 1206, 
gpgpu_n_tot_thrd_icount = 1290720
gpgpu_n_tot_w_icount = 40335
gpgpu_n_stall_shd_mem = 7448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1232
gpgpu_n_mem_write_global = 976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 24064
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 202104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8984	W0_Idle:536893	W0_Scoreboard:495526	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837
single_issue_nums: WS0:22245	WS1:18090	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9856 {8:1232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70272 {72:976,}
traffic_breakdown_coretomem[INST_ACC_R] = 9448 {8:1181,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 197120 {40:4928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15616 {8:1952,}
traffic_breakdown_memtocore[INST_ACC_R] = 188960 {40:4724,}
maxmflatency = 298 
max_icnt2mem_latency = 130 
maxmrqlatency = 50 
max_icnt2sh_latency = 17 
averagemflatency = 186 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 7 
mrq_lat_table:1215 	672 	38 	123 	618 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6048 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1103 	71 	21 	1937 	270 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6347 	537 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        92        88         8         0        29         0        34         0        32         0        32         0         4         0        12         0 
dram[1]:        88        88         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        88        68         0         8         0        32         0        34         0        32         0        32         0         4         0        12 
dram[3]:        88        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        80        48         8         0        32         0        35         0        32         0        32         0         4         0        16         0 
dram[5]:        88        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     13823     12382     18098         0     22535         0     33847         0     22909         0     33525         0     10588         0     13210         0 
dram[1]:      9303     13124         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      9888     16610         0     17785         0     33497         0     33866         0     33540         0     33560         0     10597         0     13550 
dram[3]:     10499     12106         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     10996     11359     18847         0     33532         0     33896         0     33560         0     33493         0     10922         0     13878         0 
dram[5]:     29484      7238         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.406250 40.000000  4.941176      -nan  6.125000      -nan  6.833333      -nan 10.250000      -nan 34.000000      -nan  4.000000      -nan  7.333333      -nan 
dram[1]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000  6.031250      -nan  5.533333      -nan 10.750000      -nan  9.750000      -nan 18.500000      -nan 34.000000      -nan  4.000000      -nan  7.333333 
dram[3]: 40.000000 20.799999      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.531250 20.799999  4.812500      -nan 10.500000      -nan 10.000000      -nan 19.000000      -nan 35.000000      -nan  4.000000      -nan 10.000000      -nan 
dram[5]: 40.000000 34.666668      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2676/280 = 9.557143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        11         0         8         0         9         0         9         0         5         0         2         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        13         0         7         0        11         0         7         0         5         0         2         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        13         0         5         0        10         0         8         0         6         0         3         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 134
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11081    none        3634    none        2659    none        2538    none        4673    none        9480    none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        8413    none        4139    none        2071    none        3255    none        4557    none        9436    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8733    none        5705    none        2275    none        2852    none        3792    none        6035    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        298       268       270         0       275         0       258         0       272         0       258         0       274         0       276         0
dram[1]:        269       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        269       278         0       269         0       261         0       260         0       259         0       258         0       276         0       275
dram[3]:        268       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        296       269       272         0       259         0       258         0       259         0       261         0       271         0       268         0
dram[5]:        267       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 64164 -   mf: uid= 35116, sid4294967295:w4294967295, part=0, addr=0xc0007800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64064), 
Ready @ 64170 -   mf: uid= 35117, sid4294967295:w4294967295, part=0, addr=0xc00f7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64070), 
Ready @ 64173 -   mf: uid= 35118, sid4294967295:w4294967295, part=0, addr=0xc007f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64073), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=83744 n_act=97 n_pre=88 n_ref_event=94701154270800 n_req=682 n_rd=638 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.01612
n_activity=5131 dram_eff=0.2658
bk0: 194a 83398i bk1: 120a 84332i bk2: 76a 84010i bk3: 0a 84547i bk4: 40a 84294i bk5: 0a 84577i bk6: 32a 84345i bk7: 0a 84585i bk8: 36a 84469i bk9: 0a 84619i bk10: 32a 84554i bk11: 0a 84645i bk12: 64a 84155i bk13: 0a 84622i bk14: 44a 84398i bk15: 0a 84631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.893417
Row_Buffer_Locality_write = 0.431818
Bank_Level_Parallism = 1.224978
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.013139
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016122 
total_CMD = 84606 
util_bw = 1364 
Wasted_Col = 1391 
Wasted_Row = 766 
Idle = 81085 

BW Util Bottlenecks: 
RCDc_limit = 789 
RCDWRc_limit = 157 
WTRc_limit = 2 
RTWc_limit = 68 
CCDLc_limit = 549 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 2 
RTWc_limit_alone = 49 

Commands details: 
total_CMD = 84606 
n_nop = 83744 
Read = 638 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 97 
n_pre = 88 
n_ref = 94701154270800 
n_req = 682 
total_req = 682 

Dual Bus Interface Util: 
issued_total_row = 185 
issued_total_col = 682 
Row_Bus_Util =  0.002187 
CoL_Bus_Util = 0.008061 
Either_Row_CoL_Bus_Util = 0.010188 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.005800 
queue_avg = 0.073033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0730326
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=84356 n_act=6 n_pre=4 n_ref_event=4560869750798743682 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005673
n_activity=1295 dram_eff=0.3707
bk0: 120a 84367i bk1: 120a 84370i bk2: 0a 84600i bk3: 0a 84600i bk4: 0a 84601i bk5: 0a 84601i bk6: 0a 84602i bk7: 0a 84603i bk8: 0a 84604i bk9: 0a 84606i bk10: 0a 84607i bk11: 0a 84610i bk12: 0a 84610i bk13: 0a 84610i bk14: 0a 84611i bk15: 0a 84611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024355
Bank_Level_Parallism_Col = 1.006088
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006088 

BW Util details:
bwutil = 0.005673 
total_CMD = 84606 
util_bw = 480 
Wasted_Col = 251 
Wasted_Row = 36 
Idle = 83839 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84606 
n_nop = 84356 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 4560869750798743682 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 240 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.002837 
Either_Row_CoL_Bus_Util = 0.002955 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00904191
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 64182 -   mf: uid= 35121, sid4294967295:w4294967295, part=2, addr=0xc006f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64082), 
Ready @ 64185 -   mf: uid= 35122, sid4294967295:w4294967295, part=2, addr=0xc00e7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64085), 
Ready @ 64188 -   mf: uid= 35123, sid4294967295:w4294967295, part=2, addr=0xc0027800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64088), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=83780 n_act=90 n_pre=81 n_ref_event=0 n_req=657 n_rd=612 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.01553
n_activity=4926 dram_eff=0.2667
bk0: 120a 84385i bk1: 180a 83422i bk2: 0a 84561i bk3: 76a 84070i bk4: 0a 84550i bk5: 32a 84373i bk6: 0a 84586i bk7: 32a 84429i bk8: 0a 84595i bk9: 32a 84503i bk10: 0a 84620i bk11: 32a 84552i bk12: 0a 84641i bk13: 64a 84128i bk14: 0a 84619i bk15: 44a 84385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873668
Row_Buffer_Locality_read = 0.903595
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.210841
Bank_Level_Parallism_Col = 1.100212
Bank_Level_Parallism_Ready = 1.021309
write_to_read_ratio_blp_rw_average = 0.108705
GrpLevelPara = 1.010191 

BW Util details:
bwutil = 0.015531 
total_CMD = 84606 
util_bw = 1314 
Wasted_Col = 1302 
Wasted_Row = 723 
Idle = 81267 

BW Util Bottlenecks: 
RCDc_limit = 713 
RCDWRc_limit = 147 
WTRc_limit = 11 
RTWc_limit = 74 
CCDLc_limit = 535 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 11 
RTWc_limit_alone = 50 

Commands details: 
total_CMD = 84606 
n_nop = 83780 
Read = 612 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 90 
n_pre = 81 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 171 
issued_total_col = 657 
Row_Bus_Util =  0.002021 
CoL_Bus_Util = 0.007765 
Either_Row_CoL_Bus_Util = 0.009763 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002421 
queue_avg = 0.065669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0656691
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=84366 n_act=9 n_pre=7 n_ref_event=13984 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005295
n_activity=1257 dram_eff=0.3564
bk0: 120a 84373i bk1: 104a 84306i bk2: 0a 84598i bk3: 0a 84598i bk4: 0a 84599i bk5: 0a 84599i bk6: 0a 84600i bk7: 0a 84602i bk8: 0a 84602i bk9: 0a 84606i bk10: 0a 84608i bk11: 0a 84610i bk12: 0a 84610i bk13: 0a 84612i bk14: 0a 84614i bk15: 0a 84614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054017
Bank_Level_Parallism_Col = 1.047022
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047022 

BW Util details:
bwutil = 0.005295 
total_CMD = 84606 
util_bw = 448 
Wasted_Col = 257 
Wasted_Row = 73 
Idle = 83828 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84606 
n_nop = 84366 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 7 
n_ref = 13984 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 224 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.002648 
Either_Row_CoL_Bus_Util = 0.002837 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130251
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 64174 -   mf: uid= 35119, sid4294967295:w4294967295, part=4, addr=0xc0077800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64074), 
Ready @ 64177 -   mf: uid= 35120, sid4294967295:w4294967295, part=4, addr=0xc0017800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64077), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=83785 n_act=92 n_pre=83 n_ref_event=0 n_req=649 n_rd=604 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.01534
n_activity=4919 dram_eff=0.2639
bk0: 196a 83392i bk1: 104a 84280i bk2: 72a 84013i bk3: 0a 84542i bk4: 32a 84386i bk5: 0a 84576i bk6: 32a 84411i bk7: 0a 84586i bk8: 32a 84500i bk9: 0a 84617i bk10: 32a 84560i bk11: 0a 84645i bk12: 64a 84156i bk13: 0a 84626i bk14: 40a 84460i bk15: 0a 84635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870570
Row_Buffer_Locality_read = 0.902318
Row_Buffer_Locality_write = 0.444444
Bank_Level_Parallism = 1.204291
Bank_Level_Parallism_Col = 1.096733
Bank_Level_Parallism_Ready = 1.021505
write_to_read_ratio_blp_rw_average = 0.108825
GrpLevelPara = 1.005515 

BW Util details:
bwutil = 0.015342 
total_CMD = 84606 
util_bw = 1298 
Wasted_Col = 1315 
Wasted_Row = 760 
Idle = 81233 

BW Util Bottlenecks: 
RCDc_limit = 725 
RCDWRc_limit = 151 
WTRc_limit = 9 
RTWc_limit = 65 
CCDLc_limit = 539 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 9 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 84606 
n_nop = 83785 
Read = 604 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 92 
n_pre = 83 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 175 
issued_total_col = 649 
Row_Bus_Util =  0.002068 
CoL_Bus_Util = 0.007671 
Either_Row_CoL_Bus_Util = 0.009704 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.003654 
queue_avg = 0.069451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0694513
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=84370 n_act=7 n_pre=5 n_ref_event=94701156861968 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005295
n_activity=1213 dram_eff=0.3693
bk0: 120a 84370i bk1: 104a 84359i bk2: 0a 84600i bk3: 0a 84600i bk4: 0a 84601i bk5: 0a 84601i bk6: 0a 84602i bk7: 0a 84602i bk8: 0a 84602i bk9: 0a 84605i bk10: 0a 84609i bk11: 0a 84610i bk12: 0a 84610i bk13: 0a 84610i bk14: 0a 84612i bk15: 0a 84612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038067
Bank_Level_Parallism_Col = 1.042208
Bank_Level_Parallism_Ready = 1.004464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042208 

BW Util details:
bwutil = 0.005295 
total_CMD = 84606 
util_bw = 448 
Wasted_Col = 237 
Wasted_Row = 60 
Idle = 83861 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84606 
n_nop = 84370 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 94701156861968 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 224 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.002648 
Either_Row_CoL_Bus_Util = 0.002789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00881734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2040, Miss = 762, Miss_rate = 0.374, Pending_hits = 104, Reservation_fails = 404
L2_cache_bank[1]: Access = 736, Miss = 120, Miss_rate = 0.163, Pending_hits = 160, Reservation_fails = 541
L2_cache_bank[2]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 386
L2_cache_bank[3]: Access = 736, Miss = 120, Miss_rate = 0.163, Pending_hits = 167, Reservation_fails = 765
L2_cache_bank[4]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 390
L2_cache_bank[5]: Access = 1876, Miss = 730, Miss_rate = 0.389, Pending_hits = 108, Reservation_fails = 402
L2_cache_bank[6]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 120, Reservation_fails = 385
L2_cache_bank[7]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 128, Reservation_fails = 402
L2_cache_bank[8]: Access = 1894, Miss = 746, Miss_rate = 0.394, Pending_hits = 100, Reservation_fails = 400
L2_cache_bank[9]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 128, Reservation_fails = 403
L2_cache_bank[10]: Access = 680, Miss = 120, Miss_rate = 0.176, Pending_hits = 152, Reservation_fails = 383
L2_cache_bank[11]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 124, Reservation_fails = 385
L2_total_cache_accesses = 11634
L2_total_cache_misses = 3270
L2_total_cache_miss_rate = 0.2811
L2_total_cache_pending_hits = 1563
L2_total_cache_reservation_fails = 5246
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1641
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 364
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3708
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 664
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 88
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5246
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 264
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1952
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5246
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=11634
icnt_total_pkts_simt_to_mem=4380
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.04283
	minimum = 5
	maximum = 92
Network latency average = 6.01946
	minimum = 5
	maximum = 90
Slowest packet = 14293
Flit latency average = 6.67086
	minimum = 5
	maximum = 89
Slowest flit = 15146
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0161352
	minimum = 0.00642474 (at node 0)
	maximum = 0.058556 (at node 15)
Accepted packet rate average = 0.0161352
	minimum = 0.00498724 (at node 22)
	maximum = 0.0259336 (at node 1)
Injected flit rate average = 0.0171794
	minimum = 0.00824361 (at node 0)
	maximum = 0.058556 (at node 15)
Accepted flit rate average= 0.0171794
	minimum = 0.00616071 (at node 22)
	maximum = 0.0259336 (at node 1)
Injected packet length average = 1.06471
Accepted packet length average = 1.06471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.67035 (2 samples)
	minimum = 5 (2 samples)
	maximum = 52 (2 samples)
Network latency average = 5.54962 (2 samples)
	minimum = 5 (2 samples)
	maximum = 48 (2 samples)
Flit latency average = 5.83543 (2 samples)
	minimum = 5 (2 samples)
	maximum = 47 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0081836 (2 samples)
	minimum = 0.00321237 (2 samples)
	maximum = 0.0300111 (2 samples)
Accepted packet rate average = 0.0081836 (2 samples)
	minimum = 0.00249362 (2 samples)
	maximum = 0.015366 (2 samples)
Injected flit rate average = 0.00871494 (2 samples)
	minimum = 0.00412181 (2 samples)
	maximum = 0.030261 (2 samples)
Accepted flit rate average = 0.00871494 (2 samples)
	minimum = 0.00308035 (2 samples)
	maximum = 0.015366 (2 samples)
Injected packet size average = 1.06493 (2 samples)
Accepted packet size average = 1.06493 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 89994 (inst/sec)
gpgpu_simulation_rate = 9156 (cycle/sec)
gpgpu_silicon_slowdown = 76452x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (31,31,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 36916
gpu_sim_insn = 22879488
gpu_ipc =     619.7716
gpu_tot_sim_cycle = 101013
gpu_tot_sim_insn = 23509448
gpu_tot_ipc =     232.7369
gpu_tot_issued_cta = 993
gpu_occupancy = 78.9506% 
gpu_tot_occupancy = 41.8022% 
max_total_param_size = 0
gpu_stall_dramfull = 12578
gpu_stall_icnt2sh    = 29424
partiton_level_parallism =       1.3701
partiton_level_parallism_total  =       0.5344
partiton_level_parallism_util =       1.8847
partiton_level_parallism_util_total  =       1.8105
L2_BW  =     104.0973 GB/Sec
L2_BW_total  =      40.6230 GB/Sec
gpu_total_sim_rate=573401

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 381918
	L1I_total_cache_misses = 4135
	L1I_total_cache_miss_rate = 0.0108
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2808
L1D_cache:
	L1D_cache_core[0]: Access = 4413, Miss = 2506, Miss_rate = 0.568, Pending_hits = 348, Reservation_fails = 1562
	L1D_cache_core[1]: Access = 4333, Miss = 2515, Miss_rate = 0.580, Pending_hits = 247, Reservation_fails = 1108
	L1D_cache_core[2]: Access = 4190, Miss = 2380, Miss_rate = 0.568, Pending_hits = 266, Reservation_fails = 1293
	L1D_cache_core[3]: Access = 4382, Miss = 2663, Miss_rate = 0.608, Pending_hits = 214, Reservation_fails = 1012
	L1D_cache_core[4]: Access = 4318, Miss = 2445, Miss_rate = 0.566, Pending_hits = 248, Reservation_fails = 208
	L1D_cache_core[5]: Access = 4190, Miss = 2451, Miss_rate = 0.585, Pending_hits = 266, Reservation_fails = 1913
	L1D_cache_core[6]: Access = 4062, Miss = 2424, Miss_rate = 0.597, Pending_hits = 273, Reservation_fails = 1582
	L1D_cache_core[7]: Access = 4254, Miss = 2385, Miss_rate = 0.561, Pending_hits = 312, Reservation_fails = 674
	L1D_cache_core[8]: Access = 4254, Miss = 2632, Miss_rate = 0.619, Pending_hits = 286, Reservation_fails = 2049
	L1D_cache_core[9]: Access = 4318, Miss = 2526, Miss_rate = 0.585, Pending_hits = 240, Reservation_fails = 520
	L1D_cache_core[10]: Access = 4254, Miss = 2480, Miss_rate = 0.583, Pending_hits = 286, Reservation_fails = 893
	L1D_cache_core[11]: Access = 4382, Miss = 2600, Miss_rate = 0.593, Pending_hits = 252, Reservation_fails = 912
	L1D_cache_core[12]: Access = 4254, Miss = 2517, Miss_rate = 0.592, Pending_hits = 260, Reservation_fails = 1335
	L1D_cache_core[13]: Access = 4254, Miss = 2329, Miss_rate = 0.547, Pending_hits = 422, Reservation_fails = 363
	L1D_cache_core[14]: Access = 4126, Miss = 2364, Miss_rate = 0.573, Pending_hits = 261, Reservation_fails = 1148
	L1D_total_cache_accesses = 63984
	L1D_total_cache_misses = 37217
	L1D_total_cache_miss_rate = 0.5817
	L1D_total_cache_pending_hits = 4181
	L1D_total_cache_reservation_fails = 16572
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 23349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 377783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4135
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2808
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 381918

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16529
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2808
ctas_completed 993, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5457, 2508, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 24170208
gpgpu_n_tot_w_icount = 755319
gpgpu_n_stall_shd_mem = 39820
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36358
gpgpu_n_mem_write_global = 16352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762112
gpgpu_n_store_insn = 261632
gpgpu_n_shmem_insn = 8566648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1620
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149564	W0_Idle:547698	W0_Scoreboard:724631	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:379737	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290864 {8:36358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1177344 {72:16352,}
traffic_breakdown_coretomem[INST_ACC_R] = 10048 {8:1256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5817280 {40:145432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261632 {8:32704,}
traffic_breakdown_memtocore[INST_ACC_R] = 200960 {40:5024,}
maxmflatency = 1016 
max_icnt2mem_latency = 942 
maxmrqlatency = 193 
max_icnt2sh_latency = 318 
averagemflatency = 259 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 61 
mrq_lat_table:10859 	6692 	3839 	3981 	5602 	3148 	1677 	596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	103168 	66992 	8006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1159 	86 	25 	48051 	2228 	1908 	478 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18191 	24524 	24936 	34024 	57084 	19267 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       128       129       128       104       128       122       128       110       128       123       128       136       128       112       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       122       128       129       128       119       128       121       128       110       128       131       128       136       128       110 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       120       128       131       128       108       128       121       128       112       128       131       128       136       128       116       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     13823     13397     18098     15557     22535     17797     33847     18957     22909     21082     33525     22293     18665     24288     13210     25457 
dram[1]:     13294     13186     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     17785     17796     33497     18975     33866     21082     33540     22229     33560     24297     18632     25468     13550 
dram[3]:     13189     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     18847     15581     33532     17807     33896     18957     33560     21085     33493     22225     15569     24290     13878     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]: 10.897959 25.058823 10.866667 18.909090 12.891891 34.666668 14.354838 13.866667 18.750000 52.000000 22.600000 43.714287 18.555555 139.000000 41.142857 256.000000 
dram[1]: 32.769230 26.625000 18.086956 12.235294 52.000000 32.000000 18.086956 15.407408 27.733334 29.714285 24.307692 30.600000 139.000000 139.000000 256.000000 256.000000 
dram[2]: 30.428572 10.918367 15.407408 10.145833 24.470589 18.038462 13.419354 13.812500 41.599998 17.153847 35.111111 25.153847 139.000000 18.444445 256.000000 40.857143 
dram[3]: 25.058823 28.533333 13.419354 18.086956 29.714285 41.599998 13.419354 21.894737 29.714285 27.733334 24.307692 27.818182 139.000000 138.000000 256.000000 256.000000 
dram[4]: 12.045455 22.315790 11.348837 15.407408 14.750000 29.714285 17.680000 15.407408 19.478260 46.222221 29.818182 34.000000 18.555555 138.000000 56.799999 256.000000 
dram[5]: 32.769230 24.705883 16.639999 14.344828 41.599998 26.000000 20.799999 15.407408 29.714285 27.733334 27.818182 30.600000 139.000000 138.000000 256.000000 256.000000 
average row locality = 36394/1611 = 22.590937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        42        20        80        64        79        64        76        64        80        64        35        20        52        44         8         0 
dram[1]:        20        20        64        64        64        64        64        64        64        64        24        20        44        44         0         0 
dram[2]:        20        47        64        80        64        79        64        75        64        80        24        31        44        48         0         8 
dram[3]:        20        24        64        64        64        64        64        64        64        64        24        20        44        40         0         0 
dram[4]:        42        24        80        64        80        64        75        64        80        64        30        20        52        40         8         0 
dram[5]:        20        24        64        64        64        64        64        64        64        64        20        20        44        40         0         0 
total dram writes = 4419
min_bank_accesses = 0!
chip skew: 792/680 = 1.16
average mf latency per bank:
dram[0]:      44518     54442      9900      4772     10954      3687     13666      3998     11693      3604     18041      9266     10354      3542     67063    none  
dram[1]:      55758     52520      4980      4176      4305      3833      4725      4026      3561      3855      7889      9126      3862      3961    none      none  
dram[2]:      54810     37724      4861     11969      3781     11407      4075     12490      3655      9665      7752     18081      3531      9461    none       54705
dram[3]:      53663     43230      4289      5173      3925      4267      4014      4516      3992      3518      8032      9398      3728      4091    none      none  
dram[4]:      54877     42227     13396      4984     12369      3811     14044      3907     11740      3495     22772      8905     12611      3989     82090    none  
dram[5]:      55904     41594      5048      4454      4149      3822      4435      4136      3507      3856      9226      9426      3762      4217    none      none  
maximum mf latency per bank:
dram[0]:        761       448       919       550       931       387       823       401       939       351       678       362       616       341       654       355
dram[1]:        481       422       597       433       457       420       531       462       355       399       369       341       373       381       403       339
dram[2]:        482       684       590       980       418      1016       413       724       403       808       372       649       334       493       345       475
dram[3]:        430       448       475       620       432       486       495       524       417       336       375       366       368       396       364       415
dram[4]:        748       409       930       612       927       443       780       404       958       366       596       370       662       337       649       342
dram[5]:        470       370       597       512       467       428       513       523       342       413       345       378       420       385       434       392
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133334 n_nop=126076 n_act=336 n_pre=320 n_ref_event=94701154270800 n_req=6286 n_rd=5822 n_rd_L2_A=0 n_write=0 n_wr_bk=792 bw_util=0.09921
n_activity=29541 dram_eff=0.4478
bk0: 502a 130782i bk1: 416a 131929i bk2: 440a 130656i bk3: 384a 131344i bk4: 422a 130749i bk5: 384a 131562i bk6: 396a 131433i bk7: 384a 131519i bk8: 402a 130970i bk9: 384a 131652i bk10: 316a 132112i bk11: 296a 132384i bk12: 304a 131657i bk13: 256a 132433i bk14: 280a 132382i bk15: 256a 132857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948298
Row_Buffer_Locality_read = 0.969255
Row_Buffer_Locality_write = 0.685345
Bank_Level_Parallism = 1.452676
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.068446
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099210 
total_CMD = 133334 
util_bw = 13228 
Wasted_Col = 7499 
Wasted_Row = 2678 
Idle = 109929 

BW Util Bottlenecks: 
RCDc_limit = 1888 
RCDWRc_limit = 747 
WTRc_limit = 560 
RTWc_limit = 1985 
CCDLc_limit = 4562 
rwq = 0 
CCDLc_limit_alone = 3995 
WTRc_limit_alone = 500 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 133334 
n_nop = 126076 
Read = 5822 
Write = 0 
L2_Alloc = 0 
L2_WB = 792 
n_act = 336 
n_pre = 320 
n_ref = 94701154270800 
n_req = 6286 
total_req = 6614 

Dual Bus Interface Util: 
issued_total_row = 656 
issued_total_col = 6614 
Row_Bus_Util =  0.004920 
CoL_Bus_Util = 0.049605 
Either_Row_CoL_Bus_Util = 0.054435 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.001653 
queue_avg = 0.868001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.868001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133334 n_nop=126687 n_act=229 n_pre=213 n_ref_event=4560869750798743682 n_req=5870 n_rd=5528 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.09318
n_activity=24071 dram_eff=0.5161
bk0: 416a 132113i bk1: 416a 131957i bk2: 384a 131333i bk3: 384a 131029i bk4: 384a 131356i bk5: 384a 131312i bk6: 384a 131431i bk7: 384a 131255i bk8: 384a 131626i bk9: 384a 131555i bk10: 304a 132208i bk11: 296a 132312i bk12: 256a 132191i bk13: 256a 132362i bk14: 256a 132836i bk15: 256a 132853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963373
Row_Buffer_Locality_read = 0.978473
Row_Buffer_Locality_write = 0.719298
Bank_Level_Parallism = 1.534352
Bank_Level_Parallism_Col = 1.463465
Bank_Level_Parallism_Ready = 1.093800
write_to_read_ratio_blp_rw_average = 0.185176
GrpLevelPara = 1.366329 

BW Util details:
bwutil = 0.093180 
total_CMD = 133334 
util_bw = 12424 
Wasted_Col = 5700 
Wasted_Row = 1564 
Idle = 113646 

BW Util Bottlenecks: 
RCDc_limit = 1205 
RCDWRc_limit = 434 
WTRc_limit = 453 
RTWc_limit = 1464 
CCDLc_limit = 4054 
rwq = 0 
CCDLc_limit_alone = 3590 
WTRc_limit_alone = 346 
RTWc_limit_alone = 1107 

Commands details: 
total_CMD = 133334 
n_nop = 126687 
Read = 5528 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 229 
n_pre = 213 
n_ref = 4560869750798743682 
n_req = 5870 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 442 
issued_total_col = 6212 
Row_Bus_Util =  0.003315 
CoL_Bus_Util = 0.046590 
Either_Row_CoL_Bus_Util = 0.049852 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001053 
queue_avg = 0.948820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.94882
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133334 n_nop=126075 n_act=344 n_pre=328 n_ref_event=0 n_req=6264 n_rd=5800 n_rd_L2_A=0 n_write=0 n_wr_bk=792 bw_util=0.09888
n_activity=29488 dram_eff=0.4471
bk0: 416a 132037i bk1: 500a 130675i bk2: 384a 131195i bk3: 438a 130494i bk4: 384a 131391i bk5: 414a 131058i bk6: 384a 131414i bk7: 394a 131118i bk8: 384a 131605i bk9: 398a 130909i bk10: 304a 132287i bk11: 306a 131936i bk12: 256a 132354i bk13: 304a 131744i bk14: 256a 132821i bk15: 278a 132509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947318
Row_Buffer_Locality_read = 0.968966
Row_Buffer_Locality_write = 0.676724
Bank_Level_Parallism = 1.498021
Bank_Level_Parallism_Col = 1.422853
Bank_Level_Parallism_Ready = 1.087804
write_to_read_ratio_blp_rw_average = 0.238118
GrpLevelPara = 1.311396 

BW Util details:
bwutil = 0.098880 
total_CMD = 133334 
util_bw = 13184 
Wasted_Col = 7598 
Wasted_Row = 2560 
Idle = 109992 

BW Util Bottlenecks: 
RCDc_limit = 1921 
RCDWRc_limit = 715 
WTRc_limit = 487 
RTWc_limit = 2379 
CCDLc_limit = 4482 
rwq = 0 
CCDLc_limit_alone = 3881 
WTRc_limit_alone = 419 
RTWc_limit_alone = 1846 

Commands details: 
total_CMD = 133334 
n_nop = 126075 
Read = 5800 
Write = 0 
L2_Alloc = 0 
L2_WB = 792 
n_act = 344 
n_pre = 328 
n_ref = 0 
n_req = 6264 
total_req = 6592 

Dual Bus Interface Util: 
issued_total_row = 672 
issued_total_col = 6592 
Row_Bus_Util =  0.005040 
CoL_Bus_Util = 0.049440 
Either_Row_CoL_Bus_Util = 0.054442 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000689 
queue_avg = 0.959343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.959343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133334 n_nop=126672 n_act=234 n_pre=218 n_ref_event=13984 n_req=5870 n_rd=5528 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.09318
n_activity=24272 dram_eff=0.5119
bk0: 416a 131893i bk1: 416a 131974i bk2: 384a 131281i bk3: 384a 131423i bk4: 384a 131431i bk5: 384a 131464i bk6: 384a 131170i bk7: 384a 131518i bk8: 384a 131474i bk9: 384a 131475i bk10: 304a 132260i bk11: 296a 132293i bk12: 256a 132375i bk13: 256a 132320i bk14: 256a 132813i bk15: 256a 132851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962692
Row_Buffer_Locality_read = 0.978292
Row_Buffer_Locality_write = 0.710526
Bank_Level_Parallism = 1.506455
Bank_Level_Parallism_Col = 1.435640
Bank_Level_Parallism_Ready = 1.094909
write_to_read_ratio_blp_rw_average = 0.184010
GrpLevelPara = 1.342260 

BW Util details:
bwutil = 0.093180 
total_CMD = 133334 
util_bw = 12424 
Wasted_Col = 5831 
Wasted_Row = 1607 
Idle = 113472 

BW Util Bottlenecks: 
RCDc_limit = 1249 
RCDWRc_limit = 443 
WTRc_limit = 381 
RTWc_limit = 1270 
CCDLc_limit = 4126 
rwq = 0 
CCDLc_limit_alone = 3730 
WTRc_limit_alone = 289 
RTWc_limit_alone = 966 

Commands details: 
total_CMD = 133334 
n_nop = 126672 
Read = 5528 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 234 
n_pre = 218 
n_ref = 13984 
n_req = 5870 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 452 
issued_total_col = 6212 
Row_Bus_Util =  0.003390 
CoL_Bus_Util = 0.046590 
Either_Row_CoL_Bus_Util = 0.049965 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000300 
queue_avg = 0.965620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.96562
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133334 n_nop=126137 n_act=324 n_pre=308 n_ref_event=0 n_req=6252 n_rd=5790 n_rd_L2_A=0 n_write=0 n_wr_bk=787 bw_util=0.09865
n_activity=29160 dram_eff=0.4511
bk0: 498a 130866i bk1: 412a 131755i bk2: 438a 130619i bk3: 384a 131175i bk4: 416a 130849i bk5: 384a 131442i bk6: 394a 131527i bk7: 384a 131484i bk8: 400a 130907i bk9: 384a 131819i bk10: 308a 132298i bk11: 296a 132281i bk12: 304a 131666i bk13: 256a 132300i bk14: 276a 132540i bk15: 256a 132873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950576
Row_Buffer_Locality_read = 0.970984
Row_Buffer_Locality_write = 0.694805
Bank_Level_Parallism = 1.473231
Bank_Level_Parallism_Col = 1.414914
Bank_Level_Parallism_Ready = 1.071667
write_to_read_ratio_blp_rw_average = 0.229680
GrpLevelPara = 1.299614 

BW Util details:
bwutil = 0.098655 
total_CMD = 133334 
util_bw = 13154 
Wasted_Col = 7418 
Wasted_Row = 2516 
Idle = 110246 

BW Util Bottlenecks: 
RCDc_limit = 1798 
RCDWRc_limit = 708 
WTRc_limit = 581 
RTWc_limit = 2134 
CCDLc_limit = 4567 
rwq = 0 
CCDLc_limit_alone = 3944 
WTRc_limit_alone = 490 
RTWc_limit_alone = 1602 

Commands details: 
total_CMD = 133334 
n_nop = 126137 
Read = 5790 
Write = 0 
L2_Alloc = 0 
L2_WB = 787 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 6252 
total_req = 6577 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 6577 
Row_Bus_Util =  0.004740 
CoL_Bus_Util = 0.049327 
Either_Row_CoL_Bus_Util = 0.053977 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.001667 
queue_avg = 0.919293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.919293
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133334 n_nop=126709 n_act=228 n_pre=212 n_ref_event=94701156861968 n_req=5852 n_rd=5512 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.09288
n_activity=23789 dram_eff=0.5206
bk0: 416a 132148i bk1: 408a 131922i bk2: 384a 131294i bk3: 384a 131238i bk4: 384a 131345i bk5: 384a 131316i bk6: 384a 131599i bk7: 384a 131156i bk8: 384a 131634i bk9: 384a 131654i bk10: 296a 132271i bk11: 296a 132278i bk12: 256a 132232i bk13: 256a 132404i bk14: 256a 132819i bk15: 256a 132838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963602
Row_Buffer_Locality_read = 0.978774
Row_Buffer_Locality_write = 0.717647
Bank_Level_Parallism = 1.529649
Bank_Level_Parallism_Col = 1.437370
Bank_Level_Parallism_Ready = 1.102159
write_to_read_ratio_blp_rw_average = 0.189025
GrpLevelPara = 1.352155 

BW Util details:
bwutil = 0.092880 
total_CMD = 133334 
util_bw = 12384 
Wasted_Col = 5807 
Wasted_Row = 1280 
Idle = 113863 

BW Util Bottlenecks: 
RCDc_limit = 1205 
RCDWRc_limit = 438 
WTRc_limit = 461 
RTWc_limit = 1386 
CCDLc_limit = 4127 
rwq = 0 
CCDLc_limit_alone = 3697 
WTRc_limit_alone = 365 
RTWc_limit_alone = 1052 

Commands details: 
total_CMD = 133334 
n_nop = 126709 
Read = 5512 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 228 
n_pre = 212 
n_ref = 94701156861968 
n_req = 5852 
total_req = 6192 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 6192 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.046440 
Either_Row_CoL_Bus_Util = 0.049687 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001057 
queue_avg = 0.928600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.9286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22478, Miss = 3306, Miss_rate = 0.147, Pending_hits = 1436, Reservation_fails = 850
L2_cache_bank[1]: Access = 13184, Miss = 2760, Miss_rate = 0.209, Pending_hits = 1080, Reservation_fails = 542
L2_cache_bank[2]: Access = 13008, Miss = 2768, Miss_rate = 0.213, Pending_hits = 1139, Reservation_fails = 387
L2_cache_bank[3]: Access = 13028, Miss = 2760, Miss_rate = 0.212, Pending_hits = 920, Reservation_fails = 768
L2_cache_bank[4]: Access = 13096, Miss = 2768, Miss_rate = 0.211, Pending_hits = 1069, Reservation_fails = 395
L2_cache_bank[5]: Access = 22172, Miss = 3270, Miss_rate = 0.147, Pending_hits = 1469, Reservation_fails = 1241
L2_cache_bank[6]: Access = 12932, Miss = 2768, Miss_rate = 0.214, Pending_hits = 874, Reservation_fails = 387
L2_cache_bank[7]: Access = 12700, Miss = 2760, Miss_rate = 0.217, Pending_hits = 1145, Reservation_fails = 499
L2_cache_bank[8]: Access = 22304, Miss = 3280, Miss_rate = 0.147, Pending_hits = 1489, Reservation_fails = 932
L2_cache_bank[9]: Access = 12736, Miss = 2756, Miss_rate = 0.216, Pending_hits = 1054, Reservation_fails = 501
L2_cache_bank[10]: Access = 13032, Miss = 2760, Miss_rate = 0.212, Pending_hits = 1135, Reservation_fails = 388
L2_cache_bank[11]: Access = 12520, Miss = 2752, Miss_rate = 0.220, Pending_hits = 903, Reservation_fails = 385
L2_total_cache_accesses = 183190
L2_total_cache_misses = 34708
L2_total_cache_miss_rate = 0.1895
L2_total_cache_pending_hits = 13713
L2_total_cache_reservation_fails = 7275
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25267
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 364
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 724
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5660
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 279
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145432
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1571
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5660
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=183190
icnt_total_pkts_simt_to_mem=70333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.6703
	minimum = 5
	maximum = 815
Network latency average = 46.7054
	minimum = 5
	maximum = 815
Slowest packet = 20271
Flit latency average = 44.0423
	minimum = 5
	maximum = 815
Slowest flit = 21247
Fragmentation average = 0.00340787
	minimum = 0
	maximum = 305
Injected packet rate average = 0.222861
	minimum = 0.0868187 (at node 13)
	maximum = 0.553635 (at node 15)
Accepted packet rate average = 0.222861
	minimum = 0.0986564 (at node 26)
	maximum = 0.330155 (at node 3)
Injected flit rate average = 0.238288
	minimum = 0.114043 (at node 14)
	maximum = 0.553635 (at node 15)
Accepted flit rate average= 0.238288
	minimum = 0.134522 (at node 26)
	maximum = 0.330155 (at node 3)
Injected packet length average = 1.06922
Accepted packet length average = 1.06922
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.337 (3 samples)
	minimum = 5 (3 samples)
	maximum = 306.333 (3 samples)
Network latency average = 19.2682 (3 samples)
	minimum = 5 (3 samples)
	maximum = 303.667 (3 samples)
Flit latency average = 18.571 (3 samples)
	minimum = 5 (3 samples)
	maximum = 303 (3 samples)
Fragmentation average = 0.00113596 (3 samples)
	minimum = 0 (3 samples)
	maximum = 101.667 (3 samples)
Injected packet rate average = 0.0797428 (3 samples)
	minimum = 0.0310812 (3 samples)
	maximum = 0.204553 (3 samples)
Accepted packet rate average = 0.0797428 (3 samples)
	minimum = 0.0345479 (3 samples)
	maximum = 0.120296 (3 samples)
Injected flit rate average = 0.0852392 (3 samples)
	minimum = 0.0407621 (3 samples)
	maximum = 0.204719 (3 samples)
Accepted flit rate average = 0.0852392 (3 samples)
	minimum = 0.0468941 (3 samples)
	maximum = 0.120296 (3 samples)
Injected packet size average = 1.06893 (3 samples)
Accepted packet size average = 1.06893 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 573401 (inst/sec)
gpgpu_simulation_rate = 2463 (cycle/sec)
gpgpu_silicon_slowdown = 284206x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 29877
gpu_sim_insn = 19880
gpu_ipc =       0.6654
gpu_tot_sim_cycle = 130890
gpu_tot_sim_insn = 23529328
gpu_tot_ipc =     179.7641
gpu_tot_issued_cta = 994
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 40.7413% 
max_total_param_size = 0
gpu_stall_dramfull = 12578
gpu_stall_icnt2sh    = 29424
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4127
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8093
L2_BW  =       0.1065 GB/Sec
L2_BW_total  =      31.3747 GB/Sec
gpu_total_sim_rate=547193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383590
	L1I_total_cache_misses = 4147
	L1I_total_cache_miss_rate = 0.0108
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2808
L1D_cache:
	L1D_cache_core[0]: Access = 4413, Miss = 2506, Miss_rate = 0.568, Pending_hits = 348, Reservation_fails = 1562
	L1D_cache_core[1]: Access = 4333, Miss = 2515, Miss_rate = 0.580, Pending_hits = 247, Reservation_fails = 1108
	L1D_cache_core[2]: Access = 4190, Miss = 2380, Miss_rate = 0.568, Pending_hits = 266, Reservation_fails = 1293
	L1D_cache_core[3]: Access = 4413, Miss = 2679, Miss_rate = 0.607, Pending_hits = 214, Reservation_fails = 1012
	L1D_cache_core[4]: Access = 4318, Miss = 2445, Miss_rate = 0.566, Pending_hits = 248, Reservation_fails = 208
	L1D_cache_core[5]: Access = 4190, Miss = 2451, Miss_rate = 0.585, Pending_hits = 266, Reservation_fails = 1913
	L1D_cache_core[6]: Access = 4062, Miss = 2424, Miss_rate = 0.597, Pending_hits = 273, Reservation_fails = 1582
	L1D_cache_core[7]: Access = 4254, Miss = 2385, Miss_rate = 0.561, Pending_hits = 312, Reservation_fails = 674
	L1D_cache_core[8]: Access = 4254, Miss = 2632, Miss_rate = 0.619, Pending_hits = 286, Reservation_fails = 2049
	L1D_cache_core[9]: Access = 4318, Miss = 2526, Miss_rate = 0.585, Pending_hits = 240, Reservation_fails = 520
	L1D_cache_core[10]: Access = 4254, Miss = 2480, Miss_rate = 0.583, Pending_hits = 286, Reservation_fails = 893
	L1D_cache_core[11]: Access = 4382, Miss = 2600, Miss_rate = 0.593, Pending_hits = 252, Reservation_fails = 912
	L1D_cache_core[12]: Access = 4254, Miss = 2517, Miss_rate = 0.592, Pending_hits = 260, Reservation_fails = 1335
	L1D_cache_core[13]: Access = 4254, Miss = 2329, Miss_rate = 0.547, Pending_hits = 422, Reservation_fails = 363
	L1D_cache_core[14]: Access = 4126, Miss = 2364, Miss_rate = 0.573, Pending_hits = 261, Reservation_fails = 1148
	L1D_total_cache_accesses = 64015
	L1D_total_cache_misses = 37233
	L1D_total_cache_miss_rate = 0.5816
	L1D_total_cache_pending_hits = 4181
	L1D_total_cache_reservation_fails = 16572
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 23355
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 379443
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4147
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2808
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16367
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 383590

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16529
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2808
ctas_completed 994, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5457, 2508, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 24264576
gpgpu_n_tot_w_icount = 758268
gpgpu_n_stall_shd_mem = 40324
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36374
gpgpu_n_mem_write_global = 16367
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762368
gpgpu_n_store_insn = 261872
gpgpu_n_shmem_insn = 8571344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1620
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149564	W0_Idle:582933	W0_Scoreboard:746199	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:37171	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:382686	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290992 {8:36374,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1178424 {72:16367,}
traffic_breakdown_coretomem[INST_ACC_R] = 10144 {8:1268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5819840 {40:145496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261872 {8:32734,}
traffic_breakdown_memtocore[INST_ACC_R] = 202880 {40:5072,}
maxmflatency = 1016 
max_icnt2mem_latency = 942 
maxmrqlatency = 193 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 61 
mrq_lat_table:10929 	6705 	3839 	3981 	5659 	3148 	1677 	596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	103250 	67004 	8006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1171 	86 	25 	48082 	2228 	1908 	478 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18285 	24524 	24936 	34024 	57084 	19267 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	37 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       128       129       128       104       128       122       128       110       128       123       128       136       128       136       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       122       128       129       128       119       128       121       128       110       128       131       128       136       128       136 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       120       128       131       128       108       128       121       128       112       128       131       128       136       128       136       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     13823     13397     18098     15557     22535     17797     33847     18957     22909     21082     33525     22293     18665     24288     13210     25457 
dram[1]:     13294     13186     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     17785     17796     33497     18975     33866     21082     33540     22229     33560     24297     18632     25468     13550 
dram[3]:     13189     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     18847     15581     33532     17807     33896     18957     33560     21085     33493     22225     15569     24290     13878     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]: 10.222222 25.058823 11.133333 18.909090 12.891891 34.666668 14.354838 13.866667 18.750000 52.000000 22.600000 43.714287 18.666666 139.000000 36.375000 256.000000 
dram[1]: 25.647058 26.625000 18.086956 12.235294 52.000000 32.000000 18.086956 15.407408 27.733334 29.714285 24.307692 30.600000 139.000000 139.000000 256.000000 256.000000 
dram[2]: 24.222221 11.163265 15.407408 10.395833 24.470589 18.038462 13.419354 13.812500 41.599998 17.153847 35.111111 25.153847 139.000000 18.611111 256.000000 36.125000 
dram[3]: 20.761906 28.533333 13.419354 18.086956 29.714285 41.599998 13.419354 21.894737 29.714285 27.733334 24.307692 27.818182 139.000000 138.000000 256.000000 256.000000 
dram[4]: 11.265306 22.315790 11.272727 15.407408 14.750000 29.714285 17.680000 15.407408 19.478260 46.222221 29.818182 34.000000 18.722221 138.000000 47.666668 256.000000 
dram[5]: 25.647058 24.705883 16.639999 14.344828 41.599998 26.000000 20.799999 15.407408 29.714285 27.733334 27.818182 30.600000 139.000000 138.000000 256.000000 256.000000 
average row locality = 36534/1641 = 22.263254
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        46        20        80        64        79        64        76        64        80        64        35        20        56        44        14         0 
dram[1]:        24        20        64        64        64        64        64        64        64        64        24        20        44        44         0         0 
dram[2]:        24        47        64        80        64        79        64        75        64        80        24        31        44        54         0        14 
dram[3]:        24        24        64        64        64        64        64        64        64        64        24        20        44        40         0         0 
dram[4]:        46        24        80        64        80        64        75        64        80        64        30        20        58        40        12         0 
dram[5]:        24        24        64        64        64        64        64        64        64        64        20        20        44        40         0         0 
total dram writes = 4475
min_bank_accesses = 0!
chip skew: 808/684 = 1.18
average mf latency per bank:
dram[0]:      40703     54442      9946      4772     10954      3687     13666      3998     11693      3604     18041      9266      9615      3542     38321    none  
dram[1]:      46465     52520      4980      4176      4305      3833      4725      4026      3561      3855      7889      9126      3862      3961    none      none  
dram[2]:      45675     37798      4861     12016      3781     11407      4075     12490      3655      9665      7752     18081      3531      8410    none       31260
dram[3]:      44719     43230      4289      5173      3925      4267      4014      4516      3992      3518      8032      9398      3728      4091    none      none  
dram[4]:      50188     42227     13428      4984     12369      3811     14044      3907     11740      3495     22772      8905     11306      3989     54726    none  
dram[5]:      46586     41594      5048      4454      4149      3822      4435      4136      3507      3856      9226      9426      3762      4217    none      none  
maximum mf latency per bank:
dram[0]:        761       448       919       550       931       387       823       401       939       351       678       362       616       341       654       355
dram[1]:        481       422       597       433       457       420       531       462       355       399       369       341       373       381       403       339
dram[2]:        482       684       590       980       418      1016       413       724       403       808       372       649       334       493       345       475
dram[3]:        430       448       475       620       432       486       495       524       417       336       375       366       368       396       364       415
dram[4]:        748       409       930       612       927       443       780       404       958       366       596       370       662       337       649       342
dram[5]:        470       370       597       512       467       428       513       523       342       413       345       378       420       385       434       392
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172771 n_nop=165459 n_act=342 n_pre=326 n_ref_event=94701154270800 n_req=6321 n_rd=5850 n_rd_L2_A=0 n_write=0 n_wr_bk=806 bw_util=0.07705
n_activity=29936 dram_eff=0.4447
bk0: 518a 170067i bk1: 416a 171358i bk2: 452a 170077i bk3: 384a 170779i bk4: 422a 170184i bk5: 384a 170999i bk6: 396a 170870i bk7: 384a 170956i bk8: 402a 170407i bk9: 384a 171089i bk10: 316a 171549i bk11: 296a 171822i bk12: 304a 171070i bk13: 256a 171874i bk14: 280a 171752i bk15: 256a 172294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947635
Row_Buffer_Locality_read = 0.968889
Row_Buffer_Locality_write = 0.683652
Bank_Level_Parallism = 1.448972
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.068015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.077050 
total_CMD = 172771 
util_bw = 13312 
Wasted_Col = 7613 
Wasted_Row = 2747 
Idle = 149099 

BW Util Bottlenecks: 
RCDc_limit = 1924 
RCDWRc_limit = 768 
WTRc_limit = 563 
RTWc_limit = 2031 
CCDLc_limit = 4599 
rwq = 0 
CCDLc_limit_alone = 4020 
WTRc_limit_alone = 503 
RTWc_limit_alone = 1512 

Commands details: 
total_CMD = 172771 
n_nop = 165459 
Read = 5850 
Write = 0 
L2_Alloc = 0 
L2_WB = 806 
n_act = 342 
n_pre = 326 
n_ref = 94701154270800 
n_req = 6321 
total_req = 6656 

Dual Bus Interface Util: 
issued_total_row = 668 
issued_total_col = 6656 
Row_Bus_Util =  0.003866 
CoL_Bus_Util = 0.038525 
Either_Row_CoL_Bus_Util = 0.042322 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.001641 
queue_avg = 0.671536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.671536
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172771 n_nop=166104 n_act=233 n_pre=217 n_ref_event=4560869750798743682 n_req=5880 n_rd=5536 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.07205
n_activity=24255 dram_eff=0.5132
bk0: 424a 171434i bk1: 416a 171390i bk2: 384a 170768i bk3: 384a 170464i bk4: 384a 170791i bk5: 384a 170749i bk6: 384a 170868i bk7: 384a 170692i bk8: 384a 171063i bk9: 384a 170992i bk10: 304a 171645i bk11: 296a 171749i bk12: 256a 171628i bk13: 256a 171801i bk14: 256a 172275i bk15: 256a 172292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962755
Row_Buffer_Locality_read = 0.978143
Row_Buffer_Locality_write = 0.715116
Bank_Level_Parallism = 1.530841
Bank_Level_Parallism_Col = 1.461809
Bank_Level_Parallism_Ready = 1.093620
write_to_read_ratio_blp_rw_average = 0.185667
GrpLevelPara = 1.365020 

BW Util details:
bwutil = 0.072049 
total_CMD = 172771 
util_bw = 12448 
Wasted_Col = 5746 
Wasted_Row = 1622 
Idle = 152955 

BW Util Bottlenecks: 
RCDc_limit = 1229 
RCDWRc_limit = 448 
WTRc_limit = 453 
RTWc_limit = 1464 
CCDLc_limit = 4062 
rwq = 0 
CCDLc_limit_alone = 3598 
WTRc_limit_alone = 346 
RTWc_limit_alone = 1107 

Commands details: 
total_CMD = 172771 
n_nop = 166104 
Read = 5536 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 233 
n_pre = 217 
n_ref = 4560869750798743682 
n_req = 5880 
total_req = 6224 

Dual Bus Interface Util: 
issued_total_row = 450 
issued_total_col = 6224 
Row_Bus_Util =  0.002605 
CoL_Bus_Util = 0.036025 
Either_Row_CoL_Bus_Util = 0.038589 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001050 
queue_avg = 0.733445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.733445
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172771 n_nop=165454 n_act=349 n_pre=333 n_ref_event=0 n_req=6304 n_rd=5832 n_rd_L2_A=0 n_write=0 n_wr_bk=808 bw_util=0.07686
n_activity=29901 dram_eff=0.4441
bk0: 424a 171356i bk1: 512a 170094i bk2: 384a 170629i bk3: 450a 169914i bk4: 384a 170825i bk5: 414a 170494i bk6: 384a 170850i bk7: 394a 170555i bk8: 384a 171042i bk9: 398a 170346i bk10: 304a 171724i bk11: 306a 171374i bk12: 256a 171792i bk13: 304a 171116i bk14: 256a 172262i bk15: 278a 171881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946859
Row_Buffer_Locality_read = 0.968793
Row_Buffer_Locality_write = 0.675847
Bank_Level_Parallism = 1.494046
Bank_Level_Parallism_Col = 1.420414
Bank_Level_Parallism_Ready = 1.087172
write_to_read_ratio_blp_rw_average = 0.242182
GrpLevelPara = 1.308186 

BW Util details:
bwutil = 0.076865 
total_CMD = 172771 
util_bw = 13280 
Wasted_Col = 7725 
Wasted_Row = 2621 
Idle = 149145 

BW Util Bottlenecks: 
RCDc_limit = 1945 
RCDWRc_limit = 736 
WTRc_limit = 487 
RTWc_limit = 2451 
CCDLc_limit = 4532 
rwq = 0 
CCDLc_limit_alone = 3911 
WTRc_limit_alone = 419 
RTWc_limit_alone = 1898 

Commands details: 
total_CMD = 172771 
n_nop = 165454 
Read = 5832 
Write = 0 
L2_Alloc = 0 
L2_WB = 808 
n_act = 349 
n_pre = 333 
n_ref = 0 
n_req = 6304 
total_req = 6640 

Dual Bus Interface Util: 
issued_total_row = 682 
issued_total_col = 6640 
Row_Bus_Util =  0.003947 
CoL_Bus_Util = 0.038432 
Either_Row_CoL_Bus_Util = 0.042351 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000683 
queue_avg = 0.741646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.741646
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172771 n_nop=166089 n_act=238 n_pre=222 n_ref_event=13984 n_req=5880 n_rd=5536 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.07205
n_activity=24456 dram_eff=0.509
bk0: 424a 171214i bk1: 416a 171407i bk2: 384a 170715i bk3: 384a 170857i bk4: 384a 170866i bk5: 384a 170901i bk6: 384a 170607i bk7: 384a 170955i bk8: 384a 170911i bk9: 384a 170912i bk10: 304a 171697i bk11: 296a 171730i bk12: 256a 171812i bk13: 256a 171759i bk14: 256a 172253i bk15: 256a 172291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962075
Row_Buffer_Locality_read = 0.977962
Row_Buffer_Locality_write = 0.706395
Bank_Level_Parallism = 1.503155
Bank_Level_Parallism_Col = 1.434093
Bank_Level_Parallism_Ready = 1.094727
write_to_read_ratio_blp_rw_average = 0.184502
GrpLevelPara = 1.341044 

BW Util details:
bwutil = 0.072049 
total_CMD = 172771 
util_bw = 12448 
Wasted_Col = 5877 
Wasted_Row = 1665 
Idle = 152781 

BW Util Bottlenecks: 
RCDc_limit = 1273 
RCDWRc_limit = 457 
WTRc_limit = 381 
RTWc_limit = 1270 
CCDLc_limit = 4134 
rwq = 0 
CCDLc_limit_alone = 3738 
WTRc_limit_alone = 289 
RTWc_limit_alone = 966 

Commands details: 
total_CMD = 172771 
n_nop = 166089 
Read = 5536 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 238 
n_pre = 222 
n_ref = 13984 
n_req = 5880 
total_req = 6224 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 6224 
Row_Bus_Util =  0.002662 
CoL_Bus_Util = 0.036025 
Either_Row_CoL_Bus_Util = 0.038675 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000299 
queue_avg = 0.746398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.746398
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172771 n_nop=165518 n_act=331 n_pre=315 n_ref_event=0 n_req=6287 n_rd=5818 n_rd_L2_A=0 n_write=0 n_wr_bk=801 bw_util=0.07662
n_activity=29560 dram_eff=0.4478
bk0: 518a 170148i bk1: 412a 171186i bk2: 446a 170018i bk3: 384a 170605i bk4: 416a 170280i bk5: 384a 170876i bk6: 394a 170961i bk7: 384a 170920i bk8: 400a 170344i bk9: 384a 171256i bk10: 308a 171737i bk11: 296a 171721i bk12: 304a 171058i bk13: 256a 171743i bk14: 276a 171912i bk15: 256a 172314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949738
Row_Buffer_Locality_read = 0.970437
Row_Buffer_Locality_write = 0.692964
Bank_Level_Parallism = 1.469866
Bank_Level_Parallism_Col = 1.412636
Bank_Level_Parallism_Ready = 1.071213
write_to_read_ratio_blp_rw_average = 0.232799
GrpLevelPara = 1.296609 

BW Util details:
bwutil = 0.076622 
total_CMD = 172771 
util_bw = 13238 
Wasted_Col = 7548 
Wasted_Row = 2593 
Idle = 149392 

BW Util Bottlenecks: 
RCDc_limit = 1846 
RCDWRc_limit = 728 
WTRc_limit = 584 
RTWc_limit = 2186 
CCDLc_limit = 4609 
rwq = 0 
CCDLc_limit_alone = 3970 
WTRc_limit_alone = 493 
RTWc_limit_alone = 1638 

Commands details: 
total_CMD = 172771 
n_nop = 165518 
Read = 5818 
Write = 0 
L2_Alloc = 0 
L2_WB = 801 
n_act = 331 
n_pre = 315 
n_ref = 0 
n_req = 6287 
total_req = 6619 

Dual Bus Interface Util: 
issued_total_row = 646 
issued_total_col = 6619 
Row_Bus_Util =  0.003739 
CoL_Bus_Util = 0.038311 
Either_Row_CoL_Bus_Util = 0.041980 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.001654 
queue_avg = 0.711537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.711537
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172771 n_nop=166126 n_act=232 n_pre=216 n_ref_event=94701156861968 n_req=5862 n_rd=5520 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.07182
n_activity=23973 dram_eff=0.5176
bk0: 424a 171469i bk1: 408a 171355i bk2: 384a 170728i bk3: 384a 170673i bk4: 384a 170780i bk5: 384a 170753i bk6: 384a 171036i bk7: 384a 170593i bk8: 384a 171071i bk9: 384a 171091i bk10: 296a 171708i bk11: 296a 171715i bk12: 256a 171669i bk13: 256a 171843i bk14: 256a 172258i bk15: 256a 172278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962982
Row_Buffer_Locality_read = 0.978442
Row_Buffer_Locality_write = 0.713450
Bank_Level_Parallism = 1.526127
Bank_Level_Parallism_Col = 1.435814
Bank_Level_Parallism_Ready = 1.101962
write_to_read_ratio_blp_rw_average = 0.189500
GrpLevelPara = 1.350901 

BW Util details:
bwutil = 0.071818 
total_CMD = 172771 
util_bw = 12408 
Wasted_Col = 5853 
Wasted_Row = 1338 
Idle = 153172 

BW Util Bottlenecks: 
RCDc_limit = 1229 
RCDWRc_limit = 452 
WTRc_limit = 461 
RTWc_limit = 1386 
CCDLc_limit = 4135 
rwq = 0 
CCDLc_limit_alone = 3705 
WTRc_limit_alone = 365 
RTWc_limit_alone = 1052 

Commands details: 
total_CMD = 172771 
n_nop = 166126 
Read = 5520 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 232 
n_pre = 216 
n_ref = 94701156861968 
n_req = 5862 
total_req = 6204 

Dual Bus Interface Util: 
issued_total_row = 448 
issued_total_col = 6204 
Row_Bus_Util =  0.002593 
CoL_Bus_Util = 0.035909 
Either_Row_CoL_Bus_Util = 0.038461 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001053 
queue_avg = 0.717858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.717858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22516, Miss = 3334, Miss_rate = 0.148, Pending_hits = 1436, Reservation_fails = 850
L2_cache_bank[1]: Access = 13184, Miss = 2760, Miss_rate = 0.209, Pending_hits = 1080, Reservation_fails = 542
L2_cache_bank[2]: Access = 13016, Miss = 2776, Miss_rate = 0.213, Pending_hits = 1139, Reservation_fails = 387
L2_cache_bank[3]: Access = 13028, Miss = 2760, Miss_rate = 0.212, Pending_hits = 920, Reservation_fails = 768
L2_cache_bank[4]: Access = 13104, Miss = 2776, Miss_rate = 0.212, Pending_hits = 1069, Reservation_fails = 395
L2_cache_bank[5]: Access = 22206, Miss = 3294, Miss_rate = 0.148, Pending_hits = 1469, Reservation_fails = 1241
L2_cache_bank[6]: Access = 12940, Miss = 2776, Miss_rate = 0.215, Pending_hits = 874, Reservation_fails = 387
L2_cache_bank[7]: Access = 12700, Miss = 2760, Miss_rate = 0.217, Pending_hits = 1145, Reservation_fails = 499
L2_cache_bank[8]: Access = 22342, Miss = 3308, Miss_rate = 0.148, Pending_hits = 1489, Reservation_fails = 932
L2_cache_bank[9]: Access = 12736, Miss = 2756, Miss_rate = 0.216, Pending_hits = 1054, Reservation_fails = 501
L2_cache_bank[10]: Access = 13040, Miss = 2768, Miss_rate = 0.212, Pending_hits = 1135, Reservation_fails = 388
L2_cache_bank[11]: Access = 12520, Miss = 2752, Miss_rate = 0.220, Pending_hits = 903, Reservation_fails = 385
L2_total_cache_accesses = 183332
L2_total_cache_misses = 34820
L2_total_cache_miss_rate = 0.1899
L2_total_cache_pending_hits = 13713
L2_total_cache_reservation_fails = 7275
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8355
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25315
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32006
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 364
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 724
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5660
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 315
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32734
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1571
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5660
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=183332
icnt_total_pkts_simt_to_mem=70391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 237307
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 253523
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000229335
	minimum = 0 (at node 0)
	maximum = 0.00143923 (at node 3)
Accepted packet rate average = 0.000229335
	minimum = 0 (at node 0)
	maximum = 0.00475282 (at node 3)
Injected flit rate average = 0.00024793
	minimum = 0 (at node 0)
	maximum = 0.00194129 (at node 3)
Accepted flit rate average= 0.00024793
	minimum = 0 (at node 0)
	maximum = 0.00475282 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5784 (4 samples)
	minimum = 5 (4 samples)
	maximum = 232.75 (4 samples)
Network latency average = 15.7214 (4 samples)
	minimum = 5 (4 samples)
	maximum = 229.25 (4 samples)
Flit latency average = 15.1783 (4 samples)
	minimum = 5 (4 samples)
	maximum = 228.5 (4 samples)
Fragmentation average = 0.000851967 (4 samples)
	minimum = 0 (4 samples)
	maximum = 76.25 (4 samples)
Injected packet rate average = 0.0598645 (4 samples)
	minimum = 0.0233109 (4 samples)
	maximum = 0.153774 (4 samples)
Accepted packet rate average = 0.0598645 (4 samples)
	minimum = 0.0259109 (4 samples)
	maximum = 0.09141 (4 samples)
Injected flit rate average = 0.0639914 (4 samples)
	minimum = 0.0305716 (4 samples)
	maximum = 0.154025 (4 samples)
Accepted flit rate average = 0.0639914 (4 samples)
	minimum = 0.0351706 (4 samples)
	maximum = 0.09141 (4 samples)
Injected packet size average = 1.06894 (4 samples)
Accepted packet size average = 1.06894 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 547193 (inst/sec)
gpgpu_simulation_rate = 3043 (cycle/sec)
gpgpu_silicon_slowdown = 230036x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (30,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 38053
gpu_sim_insn = 590400
gpu_ipc =      15.5152
gpu_tot_sim_cycle = 168943
gpu_tot_sim_insn = 24119728
gpu_tot_ipc =     142.7684
gpu_tot_issued_cta = 1024
gpu_occupancy = 4.1664% 
gpu_tot_occupancy = 28.3887% 
max_total_param_size = 0
gpu_stall_dramfull = 12578
gpu_stall_icnt2sh    = 29424
partiton_level_parallism =       0.0867
partiton_level_parallism_total  =       0.3393
partiton_level_parallism_util =       1.1711
partiton_level_parallism_util_total  =       1.7543
L2_BW  =       6.6730 GB/Sec
L2_BW_total  =      25.8109 GB/Sec
gpu_total_sim_rate=492239

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 401890
	L1I_total_cache_misses = 6413
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2808
L1D_cache:
	L1D_cache_core[0]: Access = 4571, Miss = 2586, Miss_rate = 0.566, Pending_hits = 364, Reservation_fails = 1562
	L1D_cache_core[1]: Access = 4491, Miss = 2595, Miss_rate = 0.578, Pending_hits = 263, Reservation_fails = 1108
	L1D_cache_core[2]: Access = 4348, Miss = 2460, Miss_rate = 0.566, Pending_hits = 282, Reservation_fails = 1293
	L1D_cache_core[3]: Access = 4571, Miss = 2759, Miss_rate = 0.604, Pending_hits = 230, Reservation_fails = 1012
	L1D_cache_core[4]: Access = 4476, Miss = 2533, Miss_rate = 0.566, Pending_hits = 264, Reservation_fails = 208
	L1D_cache_core[5]: Access = 4348, Miss = 2539, Miss_rate = 0.584, Pending_hits = 282, Reservation_fails = 1913
	L1D_cache_core[6]: Access = 4220, Miss = 2511, Miss_rate = 0.595, Pending_hits = 289, Reservation_fails = 1582
	L1D_cache_core[7]: Access = 4412, Miss = 2465, Miss_rate = 0.559, Pending_hits = 328, Reservation_fails = 674
	L1D_cache_core[8]: Access = 4412, Miss = 2712, Miss_rate = 0.615, Pending_hits = 302, Reservation_fails = 2049
	L1D_cache_core[9]: Access = 4476, Miss = 2606, Miss_rate = 0.582, Pending_hits = 256, Reservation_fails = 520
	L1D_cache_core[10]: Access = 4412, Miss = 2560, Miss_rate = 0.580, Pending_hits = 302, Reservation_fails = 893
	L1D_cache_core[11]: Access = 4540, Miss = 2680, Miss_rate = 0.590, Pending_hits = 268, Reservation_fails = 912
	L1D_cache_core[12]: Access = 4412, Miss = 2597, Miss_rate = 0.589, Pending_hits = 276, Reservation_fails = 1335
	L1D_cache_core[13]: Access = 4412, Miss = 2409, Miss_rate = 0.546, Pending_hits = 438, Reservation_fails = 363
	L1D_cache_core[14]: Access = 4284, Miss = 2444, Miss_rate = 0.570, Pending_hits = 277, Reservation_fails = 1148
	L1D_total_cache_accesses = 66385
	L1D_total_cache_misses = 38456
	L1D_total_cache_miss_rate = 0.5793
	L1D_total_cache_pending_hits = 4421
	L1D_total_cache_reservation_fails = 16572
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 23625
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23535
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395477
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6413
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2808
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17297
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 401890

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16529
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2808
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
6663, 3714, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 25422336
gpgpu_n_tot_w_icount = 794448
gpgpu_n_stall_shd_mem = 47044
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37574
gpgpu_n_mem_write_global = 17297
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 785408
gpgpu_n_store_insn = 276752
gpgpu_n_shmem_insn = 8762384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749952
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1620
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:158581	W0_Idle:1214408	W0_Scoreboard:1210313	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:716631
single_issue_nums: WS0:400776	WS1:393672	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 300592 {8:37574,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245384 {72:17297,}
traffic_breakdown_coretomem[INST_ACC_R] = 19496 {8:2437,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6011840 {40:150296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276752 {8:34594,}
traffic_breakdown_memtocore[INST_ACC_R] = 389920 {40:9748,}
maxmflatency = 1016 
max_icnt2mem_latency = 942 
maxmrqlatency = 193 
max_icnt2sh_latency = 318 
averagemflatency = 256 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 59 
mrq_lat_table:12395 	7007 	3895 	4089 	6449 	3279 	1685 	596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109001 	67913 	8006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2259 	146 	45 	49960 	2481 	1908 	478 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24397 	25072 	24936 	34024 	57084 	19267 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	135 	40 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       128       129       128       104       128       122       128       110       128       123       128       136       128       136       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       122       128       129       128       119       128       121       128       110       128       131       128       136       128       136 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       120       128       131       128       108       128       121       128       112       128       131       128       136       128       136       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     13823     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     13210     25457 
dram[1]:     13294     15709     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     13550 
dram[3]:     13371     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     13878     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  7.892857 14.882353  8.108109 19.826086  9.910714 34.666668 10.933333 13.866667 10.687500 52.000000 12.218750 43.714287 15.076923 144.000000 30.454546 133.000000 
dram[1]: 16.866667 15.333333 20.173914 13.028571 52.000000 32.000000 18.086956 15.407408 27.733334 29.714285 24.307692 30.600000 144.000000 144.000000 134.000000 133.000000 
dram[2]: 16.322580  8.000000 17.185184  7.736842 24.470589 12.066667 13.419354  9.760000 41.599998 10.469388 35.111111 13.814815 144.000000 14.035714 134.000000 25.461538 
dram[3]: 14.882353 18.740740 14.967742 19.826086 29.714285 41.599998 13.419354 21.894737 29.714285 27.733334 24.307692 27.818182 144.000000 144.000000 134.000000 133.000000 
dram[4]:  8.172839 16.193548  8.253521 16.888889 10.037037 29.714285 11.666667 15.407408 10.448979 46.222221 15.583333 34.000000 15.115385 144.000000 36.000000 133.000000 
dram[5]: 16.866667 17.172413 18.240000 15.724138 41.599998 26.000000 20.799999 15.407408 29.714285 27.733334 27.818182 30.600000 144.000000 144.000000 133.000000 133.000000 
average row locality = 39395/2217 = 17.769508
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        77        36       111        64        98        64        94        64        99        64        56        20        80        64        46        20 
dram[1]:        36        36        64        64        64        64        64        64        64        64        24        20        64        64        24        20 
dram[2]:        36        79        64       109        64        98        64        93        64        99        24        50        64        81        24        42 
dram[3]:        36        36        64        64        64        64        64        64        64        64        24        20        64        64        24        20 
dram[4]:        80        36       106        64        98        64        95        64       100        64        49        20        81        64        41        20 
dram[5]:        36        36        64        64        64        64        64        64        64        64        20        20        64        64        20        20 
total dram writes = 5550
bank skew: 111/20 = 5.55
chip skew: 1057/792 = 1.33
average mf latency per bank:
dram[0]:      24989     30945      7780      5165      9118      3687     11303      3998      9707      3604     11641      9266      6955      2435     12027      7743
dram[1]:      31643     29879      5448      4568      4305      3833      4725      4026      3561      3855      7889      9126      2655      2723      7026      7656
dram[2]:      31124     23295      5331      9387      3781      9466      4075     10327      3655      8072      7752     11604      2428      5829      6287     10803
dram[3]:      30468     29627      4753      5564      3925      4267      4014      4516      3992      3518      8032      9398      2563      2557      6477      9151
dram[4]:      29623     28954     10683      5370     10368      3811     11338      3907      9645      3495     14336      8905      8315      2493     16396      7787
dram[5]:      31764     28533      5501      4843      4149      3822      4435      4136      3507      3856      9226      9426      2586      2636      8998      7710
maximum mf latency per bank:
dram[0]:        761       448       919       550       931       387       823       401       939       351       678       362       616       341       654       355
dram[1]:        481       422       597       433       457       420       531       462       355       399       369       341       373       381       403       339
dram[2]:        482       684       590       980       418      1016       413       724       403       808       372       649       334       493       345       475
dram[3]:        430       448       475       620       432       486       495       524       417       336       375       366       368       396       364       415
dram[4]:        748       409       930       612       927       443       780       404       958       366       596       370       662       337       649       342
dram[5]:        470       370       597       512       467       428       513       523       342       413       345       378       420       385       434       392
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 168994 -   mf: uid=694158, sid4294967295:w4294967295, part=0, addr=0xc0097800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168894), 
Ready @ 168997 -   mf: uid=694159, sid4294967295:w4294967295, part=0, addr=0xc00af800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168897), 
Ready @ 169027 -   mf: uid=694166, sid4294967295:w4294967295, part=0, addr=0xc004f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168927), 
Ready @ 169030 -   mf: uid=694167, sid4294967295:w4294967295, part=0, addr=0xc00c7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168930), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223000 n_nop=214614 n_act=505 n_pre=489 n_ref_event=94701154270800 n_req=7011 n_rd=6354 n_rd_L2_A=0 n_write=0 n_wr_bk=1057 bw_util=0.06647
n_activity=35864 dram_eff=0.4133
bk0: 606a 219167i bk1: 488a 221049i bk2: 520a 219256i bk3: 424a 220891i bk4: 482a 219684i bk5: 384a 221178i bk6: 428a 220621i bk7: 384a 221159i bk8: 446a 219832i bk9: 384a 221262i bk10: 352a 221091i bk11: 296a 222020i bk12: 344a 220797i bk13: 256a 221922i bk14: 304a 221651i bk15: 256a 222331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929539
Row_Buffer_Locality_read = 0.962229
Row_Buffer_Locality_write = 0.613394
Bank_Level_Parallism = 1.473307
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.068748
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066466 
total_CMD = 223000 
util_bw = 14822 
Wasted_Col = 9730 
Wasted_Row = 3857 
Idle = 194591 

BW Util Bottlenecks: 
RCDc_limit = 2572 
RCDWRc_limit = 1384 
WTRc_limit = 820 
RTWc_limit = 2973 
CCDLc_limit = 5406 
rwq = 0 
CCDLc_limit_alone = 4539 
WTRc_limit_alone = 726 
RTWc_limit_alone = 2200 

Commands details: 
total_CMD = 223000 
n_nop = 214614 
Read = 6354 
Write = 0 
L2_Alloc = 0 
L2_WB = 1057 
n_act = 505 
n_pre = 489 
n_ref = 94701154270800 
n_req = 7011 
total_req = 7411 

Dual Bus Interface Util: 
issued_total_row = 994 
issued_total_col = 7411 
Row_Bus_Util =  0.004457 
CoL_Bus_Util = 0.033233 
Either_Row_CoL_Bus_Util = 0.037605 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002266 
queue_avg = 0.561942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.561942
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223000 n_nop=215931 n_act=266 n_pre=250 n_ref_event=4560869750798743682 n_req=6160 n_rd=5760 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.05883
n_activity=26719 dram_eff=0.491
bk0: 488a 221247i bk1: 488a 221046i bk2: 432a 220868i bk3: 424a 220602i bk4: 384a 221000i bk5: 384a 220967i bk6: 384a 221095i bk7: 384a 220919i bk8: 384a 221290i bk9: 384a 221221i bk10: 304a 221874i bk11: 296a 221981i bk12: 256a 221679i bk13: 256a 221817i bk14: 256a 222288i bk15: 256a 222248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959091
Row_Buffer_Locality_read = 0.976042
Row_Buffer_Locality_write = 0.715000
Bank_Level_Parallism = 1.512151
Bank_Level_Parallism_Col = 1.456692
Bank_Level_Parallism_Ready = 1.089582
write_to_read_ratio_blp_rw_average = 0.212559
GrpLevelPara = 1.350375 

BW Util details:
bwutil = 0.058834 
total_CMD = 223000 
util_bw = 13120 
Wasted_Col = 6502 
Wasted_Row = 2048 
Idle = 201330 

BW Util Bottlenecks: 
RCDc_limit = 1421 
RCDWRc_limit = 548 
WTRc_limit = 508 
RTWc_limit = 1861 
CCDLc_limit = 4370 
rwq = 0 
CCDLc_limit_alone = 3781 
WTRc_limit_alone = 390 
RTWc_limit_alone = 1390 

Commands details: 
total_CMD = 223000 
n_nop = 215931 
Read = 5760 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 266 
n_pre = 250 
n_ref = 4560869750798743682 
n_req = 6160 
total_req = 6560 

Dual Bus Interface Util: 
issued_total_row = 516 
issued_total_col = 6560 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.029417 
Either_Row_CoL_Bus_Util = 0.031700 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000990 
queue_avg = 0.578955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578955
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 168999 -   mf: uid=694161, sid4294967295:w4294967295, part=2, addr=0xc00ff800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168899), 
Ready @ 169023 -   mf: uid=694164, sid4294967295:w4294967295, part=2, addr=0xc006f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168923), 
Ready @ 169026 -   mf: uid=694165, sid4294967295:w4294967295, part=2, addr=0xc00e7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168926), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223000 n_nop=214614 n_act=514 n_pre=498 n_ref_event=0 n_req=6983 n_rd=6328 n_rd_L2_A=0 n_write=0 n_wr_bk=1055 bw_util=0.06622
n_activity=35873 dram_eff=0.4116
bk0: 488a 221157i bk1: 604a 218990i bk2: 432a 220718i bk3: 510a 219144i bk4: 384a 221006i bk5: 470a 220078i bk6: 384a 221042i bk7: 426a 220222i bk8: 384a 221247i bk9: 446a 219720i bk10: 304a 221913i bk11: 338a 221054i bk12: 256a 221830i bk13: 344a 220795i bk14: 256a 222314i bk15: 302a 221726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928398
Row_Buffer_Locality_read = 0.962073
Row_Buffer_Locality_write = 0.603053
Bank_Level_Parallism = 1.510312
Bank_Level_Parallism_Col = 1.412947
Bank_Level_Parallism_Ready = 1.083918
write_to_read_ratio_blp_rw_average = 0.284504
GrpLevelPara = 1.272353 

BW Util details:
bwutil = 0.066215 
total_CMD = 223000 
util_bw = 14766 
Wasted_Col = 9808 
Wasted_Row = 3820 
Idle = 194606 

BW Util Bottlenecks: 
RCDc_limit = 2556 
RCDWRc_limit = 1348 
WTRc_limit = 719 
RTWc_limit = 3385 
CCDLc_limit = 5343 
rwq = 0 
CCDLc_limit_alone = 4412 
WTRc_limit_alone = 618 
RTWc_limit_alone = 2555 

Commands details: 
total_CMD = 223000 
n_nop = 214614 
Read = 6328 
Write = 0 
L2_Alloc = 0 
L2_WB = 1055 
n_act = 514 
n_pre = 498 
n_ref = 0 
n_req = 6983 
total_req = 7383 

Dual Bus Interface Util: 
issued_total_row = 1012 
issued_total_col = 7383 
Row_Bus_Util =  0.004538 
CoL_Bus_Util = 0.033108 
Either_Row_CoL_Bus_Util = 0.037605 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001073 
queue_avg = 0.609659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.609659
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223000 n_nop=215928 n_act=265 n_pre=249 n_ref_event=13984 n_req=6160 n_rd=5760 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.05883
n_activity=26782 dram_eff=0.4899
bk0: 488a 221013i bk1: 488a 221184i bk2: 432a 220841i bk3: 424a 220982i bk4: 384a 221079i bk5: 384a 221121i bk6: 384a 220834i bk7: 384a 221183i bk8: 384a 221139i bk9: 384a 221141i bk10: 304a 221929i bk11: 296a 221962i bk12: 256a 221784i bk13: 256a 221773i bk14: 256a 222200i bk15: 256a 222310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959416
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = 0.712500
Bank_Level_Parallism = 1.492158
Bank_Level_Parallism_Col = 1.435679
Bank_Level_Parallism_Ready = 1.091241
write_to_read_ratio_blp_rw_average = 0.213550
GrpLevelPara = 1.331061 

BW Util details:
bwutil = 0.058834 
total_CMD = 223000 
util_bw = 13120 
Wasted_Col = 6597 
Wasted_Row = 2021 
Idle = 201262 

BW Util Bottlenecks: 
RCDc_limit = 1424 
RCDWRc_limit = 549 
WTRc_limit = 435 
RTWc_limit = 1713 
CCDLc_limit = 4444 
rwq = 0 
CCDLc_limit_alone = 3913 
WTRc_limit_alone = 336 
RTWc_limit_alone = 1281 

Commands details: 
total_CMD = 223000 
n_nop = 215928 
Read = 5760 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 265 
n_pre = 249 
n_ref = 13984 
n_req = 6160 
total_req = 6560 

Dual Bus Interface Util: 
issued_total_row = 514 
issued_total_col = 6560 
Row_Bus_Util =  0.002305 
CoL_Bus_Util = 0.029417 
Either_Row_CoL_Bus_Util = 0.031713 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000283 
queue_avg = 0.587942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.587942
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 168981 -   mf: uid=694156, sid4294967295:w4294967295, part=4, addr=0xc008f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168881), 
Ready @ 168984 -   mf: uid=694157, sid4294967295:w4294967295, part=4, addr=0xc00bf800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168884), 
Ready @ 168998 -   mf: uid=694160, sid4294967295:w4294967295, part=4, addr=0xc00d7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168898), 
Ready @ 169009 -   mf: uid=694162, sid4294967295:w4294967295, part=4, addr=0xc00a7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168909), 
Ready @ 169021 -   mf: uid=694163, sid4294967295:w4294967295, part=4, addr=0xc0047800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168921), 
Ready @ 169031 -   mf: uid=694168, sid4294967295:w4294967295, part=4, addr=0xc0077800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168931), 
Ready @ 169034 -   mf: uid=694169, sid4294967295:w4294967295, part=4, addr=0xc00ef800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (168934), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223000 n_nop=214704 n_act=492 n_pre=476 n_ref_event=0 n_req=6949 n_rd=6298 n_rd_L2_A=0 n_write=0 n_wr_bk=1046 bw_util=0.06587
n_activity=35252 dram_eff=0.4167
bk0: 602a 219095i bk1: 484a 220984i bk2: 510a 219294i bk3: 424a 220750i bk4: 468a 219723i bk5: 384a 221063i bk6: 426a 220603i bk7: 384a 221111i bk8: 444a 219664i bk9: 384a 221433i bk10: 340a 221346i bk11: 296a 221918i bk12: 344a 220868i bk13: 256a 221712i bk14: 296a 221819i bk15: 256a 222387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931357
Row_Buffer_Locality_read = 0.964116
Row_Buffer_Locality_write = 0.614439
Bank_Level_Parallism = 1.499336
Bank_Level_Parallism_Col = 1.407516
Bank_Level_Parallism_Ready = 1.070247
write_to_read_ratio_blp_rw_average = 0.281594
GrpLevelPara = 1.260824 

BW Util details:
bwutil = 0.065865 
total_CMD = 223000 
util_bw = 14688 
Wasted_Col = 9622 
Wasted_Row = 3681 
Idle = 195009 

BW Util Bottlenecks: 
RCDc_limit = 2422 
RCDWRc_limit = 1334 
WTRc_limit = 776 
RTWc_limit = 3189 
CCDLc_limit = 5407 
rwq = 0 
CCDLc_limit_alone = 4444 
WTRc_limit_alone = 660 
RTWc_limit_alone = 2342 

Commands details: 
total_CMD = 223000 
n_nop = 214704 
Read = 6298 
Write = 0 
L2_Alloc = 0 
L2_WB = 1046 
n_act = 492 
n_pre = 476 
n_ref = 0 
n_req = 6949 
total_req = 7344 

Dual Bus Interface Util: 
issued_total_row = 968 
issued_total_col = 7344 
Row_Bus_Util =  0.004341 
CoL_Bus_Util = 0.032933 
Either_Row_CoL_Bus_Util = 0.037202 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.001929 
queue_avg = 0.586753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.586753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223000 n_nop=215977 n_act=259 n_pre=243 n_ref_event=94701156861968 n_req=6132 n_rd=5736 n_rd_L2_A=0 n_write=0 n_wr_bk=792 bw_util=0.05855
n_activity=26221 dram_eff=0.4979
bk0: 488a 221253i bk1: 480a 221142i bk2: 424a 220848i bk3: 424a 220805i bk4: 384a 220994i bk5: 384a 220974i bk6: 384a 221265i bk7: 384a 220822i bk8: 384a 221300i bk9: 384a 221320i bk10: 296a 221938i bk11: 296a 221945i bk12: 256a 221694i bk13: 256a 221773i bk14: 256a 222315i bk15: 256a 222302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960209
Row_Buffer_Locality_read = 0.976987
Row_Buffer_Locality_write = 0.717172
Bank_Level_Parallism = 1.511574
Bank_Level_Parallism_Col = 1.435583
Bank_Level_Parallism_Ready = 1.097982
write_to_read_ratio_blp_rw_average = 0.217009
GrpLevelPara = 1.339721 

BW Util details:
bwutil = 0.058547 
total_CMD = 223000 
util_bw = 13056 
Wasted_Col = 6552 
Wasted_Row = 1694 
Idle = 201698 

BW Util Bottlenecks: 
RCDc_limit = 1380 
RCDWRc_limit = 546 
WTRc_limit = 513 
RTWc_limit = 1806 
CCDLc_limit = 4448 
rwq = 0 
CCDLc_limit_alone = 3883 
WTRc_limit_alone = 409 
RTWc_limit_alone = 1345 

Commands details: 
total_CMD = 223000 
n_nop = 215977 
Read = 5736 
Write = 0 
L2_Alloc = 0 
L2_WB = 792 
n_act = 259 
n_pre = 243 
n_ref = 94701156861968 
n_req = 6132 
total_req = 6528 

Dual Bus Interface Util: 
issued_total_row = 502 
issued_total_col = 6528 
Row_Bus_Util =  0.002251 
CoL_Bus_Util = 0.029274 
Either_Row_CoL_Bus_Util = 0.031493 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000997 
queue_avg = 0.566444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.566444

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24392, Miss = 3940, Miss_rate = 0.162, Pending_hits = 1576, Reservation_fails = 1676
L2_cache_bank[1]: Access = 13904, Miss = 2872, Miss_rate = 0.207, Pending_hits = 1244, Reservation_fails = 1346
L2_cache_bank[2]: Access = 13632, Miss = 2888, Miss_rate = 0.212, Pending_hits = 1299, Reservation_fails = 1067
L2_cache_bank[3]: Access = 13748, Miss = 2872, Miss_rate = 0.209, Pending_hits = 1096, Reservation_fails = 1671
L2_cache_bank[4]: Access = 13720, Miss = 2888, Miss_rate = 0.210, Pending_hits = 1229, Reservation_fails = 1081
L2_cache_bank[5]: Access = 24074, Miss = 3888, Miss_rate = 0.162, Pending_hits = 1605, Reservation_fails = 1950
L2_cache_bank[6]: Access = 13556, Miss = 2888, Miss_rate = 0.213, Pending_hits = 1034, Reservation_fails = 1081
L2_cache_bank[7]: Access = 13316, Miss = 2872, Miss_rate = 0.216, Pending_hits = 1305, Reservation_fails = 1194
L2_cache_bank[8]: Access = 24142, Miss = 3888, Miss_rate = 0.161, Pending_hits = 1621, Reservation_fails = 1712
L2_cache_bank[9]: Access = 13352, Miss = 2868, Miss_rate = 0.215, Pending_hits = 1214, Reservation_fails = 1196
L2_cache_bank[10]: Access = 13696, Miss = 2872, Miss_rate = 0.210, Pending_hits = 1287, Reservation_fails = 1075
L2_cache_bank[11]: Access = 13136, Miss = 2864, Miss_rate = 0.218, Pending_hits = 1063, Reservation_fails = 1074
L2_total_cache_accesses = 194668
L2_total_cache_misses = 37600
L2_total_cache_miss_rate = 0.1931
L2_total_cache_pending_hits = 15573
L2_total_cache_reservation_fails = 16123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 682
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7400
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1624
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 181
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14506
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 543
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34594
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9748
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1571
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14506
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=194668
icnt_total_pkts_simt_to_mem=74620
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.90926
	minimum = 5
	maximum = 72
Network latency average = 5.88582
	minimum = 5
	maximum = 71
Slowest packet = 251313
Flit latency average = 6.45692
	minimum = 5
	maximum = 70
Slowest flit = 268532
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0142443
	minimum = 0.00575513 (at node 3)
	maximum = 0.0492997 (at node 15)
Accepted packet rate average = 0.0142443
	minimum = 0.00457257 (at node 17)
	maximum = 0.019867 (at node 0)
Injected flit rate average = 0.0151494
	minimum = 0.00738444 (at node 3)
	maximum = 0.0492997 (at node 15)
Accepted flit rate average= 0.0151494
	minimum = 0.00562374 (at node 17)
	maximum = 0.019867 (at node 0)
Injected packet length average = 1.06355
Accepted packet length average = 1.06355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4446 (5 samples)
	minimum = 5 (5 samples)
	maximum = 200.6 (5 samples)
Network latency average = 13.7543 (5 samples)
	minimum = 5 (5 samples)
	maximum = 197.6 (5 samples)
Flit latency average = 13.434 (5 samples)
	minimum = 5 (5 samples)
	maximum = 196.8 (5 samples)
Fragmentation average = 0.000681574 (5 samples)
	minimum = 0 (5 samples)
	maximum = 61 (5 samples)
Injected packet rate average = 0.0507404 (5 samples)
	minimum = 0.0197997 (5 samples)
	maximum = 0.132879 (5 samples)
Accepted packet rate average = 0.0507404 (5 samples)
	minimum = 0.0216432 (5 samples)
	maximum = 0.0771014 (5 samples)
Injected flit rate average = 0.054223 (5 samples)
	minimum = 0.0259341 (5 samples)
	maximum = 0.13308 (5 samples)
Accepted flit rate average = 0.054223 (5 samples)
	minimum = 0.0292612 (5 samples)
	maximum = 0.0771014 (5 samples)
Injected packet size average = 1.06864 (5 samples)
Accepted packet size average = 1.06864 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 492239 (inst/sec)
gpgpu_simulation_rate = 3447 (cycle/sec)
gpgpu_silicon_slowdown = 203075x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (30,30,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 34627
gpu_sim_insn = 21427200
gpu_ipc =     618.8004
gpu_tot_sim_cycle = 203570
gpu_tot_sim_insn = 45546928
gpu_tot_ipc =     223.7409
gpu_tot_issued_cta = 1924
gpu_occupancy = 78.9886% 
gpu_tot_occupancy = 40.1683% 
max_total_param_size = 0
gpu_stall_dramfull = 20987
gpu_stall_icnt2sh    = 54432
partiton_level_parallism =       1.3777
partiton_level_parallism_total  =       0.5159
partiton_level_parallism_util =       1.9200
partiton_level_parallism_util_total  =       1.8258
L2_BW  =     104.8149 GB/Sec
L2_BW_total  =      39.2494 GB/Sec
gpu_total_sim_rate=555450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 740290
	L1I_total_cache_misses = 8485
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6147
L1D_cache:
	L1D_cache_core[0]: Access = 8347, Miss = 4856, Miss_rate = 0.582, Pending_hits = 640, Reservation_fails = 3005
	L1D_cache_core[1]: Access = 8395, Miss = 4846, Miss_rate = 0.577, Pending_hits = 581, Reservation_fails = 1816
	L1D_cache_core[2]: Access = 8252, Miss = 4865, Miss_rate = 0.590, Pending_hits = 529, Reservation_fails = 3639
	L1D_cache_core[3]: Access = 8411, Miss = 5064, Miss_rate = 0.602, Pending_hits = 470, Reservation_fails = 2376
	L1D_cache_core[4]: Access = 8316, Miss = 4831, Miss_rate = 0.581, Pending_hits = 513, Reservation_fails = 1077
	L1D_cache_core[5]: Access = 8188, Miss = 4847, Miss_rate = 0.592, Pending_hits = 503, Reservation_fails = 2809
	L1D_cache_core[6]: Access = 8124, Miss = 4764, Miss_rate = 0.586, Pending_hits = 521, Reservation_fails = 1867
	L1D_cache_core[7]: Access = 8124, Miss = 4707, Miss_rate = 0.579, Pending_hits = 571, Reservation_fails = 2544
	L1D_cache_core[8]: Access = 8252, Miss = 4929, Miss_rate = 0.597, Pending_hits = 576, Reservation_fails = 3444
	L1D_cache_core[9]: Access = 8380, Miss = 4902, Miss_rate = 0.585, Pending_hits = 572, Reservation_fails = 1513
	L1D_cache_core[10]: Access = 8252, Miss = 4846, Miss_rate = 0.587, Pending_hits = 560, Reservation_fails = 2510
	L1D_cache_core[11]: Access = 8444, Miss = 4895, Miss_rate = 0.580, Pending_hits = 536, Reservation_fails = 2194
	L1D_cache_core[12]: Access = 8188, Miss = 4880, Miss_rate = 0.596, Pending_hits = 542, Reservation_fails = 3405
	L1D_cache_core[13]: Access = 8316, Miss = 4789, Miss_rate = 0.576, Pending_hits = 672, Reservation_fails = 2210
	L1D_cache_core[14]: Access = 7996, Miss = 4631, Miss_rate = 0.579, Pending_hits = 566, Reservation_fails = 2108
	L1D_total_cache_accesses = 123985
	L1D_total_cache_misses = 72652
	L1D_total_cache_miss_rate = 0.5860
	L1D_total_cache_pending_hits = 8352
	L1D_total_cache_reservation_fails = 36517
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 45225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45135
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 731805
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8485
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6147
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31697
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 740290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 36447
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6147
ctas_completed 1924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7779, 4830, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2139, 2139, 2139, 2139, 2139, 2139, 2139, 2139, 
gpgpu_n_tot_thrd_icount = 46849536
gpgpu_n_tot_w_icount = 1464048
gpgpu_n_stall_shd_mem = 78090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70806
gpgpu_n_mem_write_global = 31697
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476608
gpgpu_n_store_insn = 507152
gpgpu_n_shmem_insn = 16595984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3866
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289588	W0_Idle:1225886	W0_Scoreboard:1423176	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:735576	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 566448 {8:70806,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2282184 {72:31697,}
traffic_breakdown_coretomem[INST_ACC_R] = 20096 {8:2512,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11328960 {40:283224,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507152 {8:63394,}
traffic_breakdown_memtocore[INST_ACC_R] = 401920 {40:10048,}
maxmflatency = 1022 
max_icnt2mem_latency = 1021 
maxmrqlatency = 533 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 60 
mrq_lat_table:23380 	10549 	6613 	7362 	12227 	9832 	5129 	1621 	366 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	199240 	132352 	15056 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2318 	156 	51 	93281 	4398 	3914 	763 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36790 	50665 	49885 	64982 	108831 	35314 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	174 	66 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       128       152       160       104       128       128       160       128       152       136       160       146       152       152       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       122       160       152       128       119       160       128       152       128       160       141       152       146       160       152 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       120       128       152       160       108       128       129       160       128       153       137       160       146       153       152       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     13823     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     18333     25457 
dram[1]:     13294     15709     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     18339     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  9.919192 16.431372 11.964286 29.533333 11.370787 26.352942 13.542857 20.363636 12.177216 26.352942 18.650000 61.454544 18.500000 36.625000 43.357143 146.500000 
dram[1]: 21.487179 18.217392 26.000000 18.081633 22.400000 22.400000 23.578947 23.578947 22.400000 26.352942 40.941177 45.066666 41.857143 41.857143 147.000000 146.500000 
dram[2]: 18.217392  9.920000 25.257143 11.551724 21.333334 12.858974 20.363636 12.600000 29.866667 12.760000 53.538460 19.540541 48.833332 17.421053 147.000000 37.687500 
dram[3]: 18.622223 20.190475 18.808510 26.058823 20.363636 20.363636 21.333334 26.352942 26.352942 23.578947 40.941177 45.066666 41.857143 36.750000 147.000000 146.500000 
dram[4]: 10.537635 19.090910 11.639535 26.058823 11.471265 24.888889 13.666667 22.400000 12.415585 29.866667 21.176470 52.000000 19.411764 42.000000 49.750000 146.500000 
dram[5]: 20.439024 20.799999 25.314285 19.688889 24.888889 21.333334 24.888889 24.216217 23.578947 24.888889 45.066666 45.066666 36.625000 36.750000 146.500000 146.500000 
average row locality = 77085/3570 = 21.592438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       197       188       243       236       259       256       259       256       256       256       176       168       146       148       142       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       176       168       148       148       152       148 
dram[2]:       188       202       232       247       256       258       256       259       256       255       176       167       148       147       152       138 
dram[3]:       188       192       232       236       256       256       256       256       256       256       176       168       148       152       152       148 
dram[4]:       199       192       245       236       258       256       261       256       256       256       168       168       143       152       138       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       168       168       148       152       148       148 
total dram writes = 19971
bank skew: 261/138 = 1.89
chip skew: 3337/3320 = 1.01
average mf latency per bank:
dram[0]:      15081      8489      9029      3869      7097      2348      7561      2048      7203      1906      7647      2161      7563      2126      8060      2131
dram[1]:       8593      8274      4346      3688      2490      2254      2267      2051      1995      1961      2203      2182      2257      2212      2167      2150
dram[2]:       8583     13826      4323      8525      2283      6863      2087      6972      1965      6341      2150      7295      2308      6507      2175      7103
dram[3]:       8401      8413      4131      4089      2251      2515      2066      2281      2016      1889      2216      2240      2178      2164      2159      2402
dram[4]:      16517      8382      9660      4044      7321      2440      7305      2031      6953      1873      7739      2193      8069      2264      8881      2267
dram[5]:       8579      8183      4013      3793      2464      2234      2205      2147      1906      1946      2200      2219      2262      2140      2329      2255
maximum mf latency per bank:
dram[0]:        761       448       919       550      1005       907      1008       831       939       422       678       362       616       410       654       406
dram[1]:        481       446       597       491       896       794       813       731       643       554       369       363       402       383       439       383
dram[2]:        482       684       590       980       708      1016       639       968       471       808       372       649       489       587       453       576
dram[3]:        430       489       475       620       958       926       625       875       544       467       375       403       385       429       419       437
dram[4]:        748       462       930       612       927       883       884       691       958       428       621       376       719       501       733       440
dram[5]:        480       431       597       512      1022       948       945       852       607       500       419       378       420       409       439       433
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268707 n_nop=252569 n_act=746 n_pre=730 n_ref_event=94701154270800 n_req=13188 n_rd=11358 n_rd_L2_A=0 n_write=0 n_wr_bk=3334 bw_util=0.1094
n_activity=62867 dram_eff=0.4674
bk0: 862a 262073i bk1: 744a 263639i bk2: 856a 262140i bk3: 768a 263715i bk4: 850a 261530i bk5: 768a 262732i bk6: 792a 262500i bk7: 768a 263193i bk8: 810a 261912i bk9: 768a 263311i bk10: 644a 263837i bk11: 592a 264394i bk12: 584a 265125i bk13: 512a 266007i bk14: 528a 265406i bk15: 512a 265709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944268
Row_Buffer_Locality_read = 0.969801
Row_Buffer_Locality_write = 0.785792
Bank_Level_Parallism = 1.817419
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.140821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.109353 
total_CMD = 268707 
util_bw = 29384 
Wasted_Col = 18170 
Wasted_Row = 5582 
Idle = 215571 

BW Util Bottlenecks: 
RCDc_limit = 3496 
RCDWRc_limit = 2001 
WTRc_limit = 3056 
RTWc_limit = 9408 
CCDLc_limit = 11431 
rwq = 0 
CCDLc_limit_alone = 8222 
WTRc_limit_alone = 2511 
RTWc_limit_alone = 6744 

Commands details: 
total_CMD = 268707 
n_nop = 252569 
Read = 11358 
Write = 0 
L2_Alloc = 0 
L2_WB = 3334 
n_act = 746 
n_pre = 730 
n_ref = 94701154270800 
n_req = 13188 
total_req = 14692 

Dual Bus Interface Util: 
issued_total_row = 1476 
issued_total_col = 14692 
Row_Bus_Util =  0.005493 
CoL_Bus_Util = 0.054677 
Either_Row_CoL_Bus_Util = 0.060058 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.001859 
queue_avg = 1.369533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268707 n_nop=253581 n_act=480 n_pre=464 n_ref_event=4560869750798743682 n_req=12540 n_rd=10880 n_rd_L2_A=0 n_write=0 n_wr_bk=3320 bw_util=0.1057
n_activity=54255 dram_eff=0.5235
bk0: 744a 263888i bk1: 744a 263462i bk2: 768a 263550i bk3: 768a 263283i bk4: 768a 262359i bk5: 768a 262680i bk6: 768a 263034i bk7: 768a 263041i bk8: 768a 263404i bk9: 768a 263445i bk10: 608a 264684i bk11: 592a 264874i bk12: 512a 265460i bk13: 512a 265435i bk14: 512a 265668i bk15: 512a 265826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962839
Row_Buffer_Locality_read = 0.978952
Row_Buffer_Locality_write = 0.857229
Bank_Level_Parallism = 1.881192
Bank_Level_Parallism_Col = 1.854220
Bank_Level_Parallism_Ready = 1.136897
write_to_read_ratio_blp_rw_average = 0.396385
GrpLevelPara = 1.481954 

BW Util details:
bwutil = 0.105691 
total_CMD = 268707 
util_bw = 28400 
Wasted_Col = 15473 
Wasted_Row = 3424 
Idle = 221410 

BW Util Bottlenecks: 
RCDc_limit = 2229 
RCDWRc_limit = 1051 
WTRc_limit = 3117 
RTWc_limit = 8902 
CCDLc_limit = 10935 
rwq = 0 
CCDLc_limit_alone = 7658 
WTRc_limit_alone = 2486 
RTWc_limit_alone = 6256 

Commands details: 
total_CMD = 268707 
n_nop = 253581 
Read = 10880 
Write = 0 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 480 
n_pre = 464 
n_ref = 4560869750798743682 
n_req = 12540 
total_req = 14200 

Dual Bus Interface Util: 
issued_total_row = 944 
issued_total_col = 14200 
Row_Bus_Util =  0.003513 
CoL_Bus_Util = 0.052846 
Either_Row_CoL_Bus_Util = 0.056292 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.001190 
queue_avg = 1.394545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268707 n_nop=252575 n_act=746 n_pre=730 n_ref_event=0 n_req=13170 n_rd=11340 n_rd_L2_A=0 n_write=0 n_wr_bk=3337 bw_util=0.1092
n_activity=62700 dram_eff=0.4682
bk0: 744a 264050i bk1: 868a 261833i bk2: 768a 263412i bk3: 854a 261902i bk4: 768a 262908i bk5: 842a 261612i bk6: 768a 263100i bk7: 790a 262010i bk8: 768a 263862i bk9: 806a 262186i bk10: 608a 264634i bk11: 626a 264357i bk12: 512a 265241i bk13: 580a 264687i bk14: 512a 265601i bk15: 526a 265425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944419
Row_Buffer_Locality_read = 0.970018
Row_Buffer_Locality_write = 0.785792
Bank_Level_Parallism = 1.833675
Bank_Level_Parallism_Col = 1.793990
Bank_Level_Parallism_Ready = 1.138055
write_to_read_ratio_blp_rw_average = 0.415231
GrpLevelPara = 1.444917 

BW Util details:
bwutil = 0.109242 
total_CMD = 268707 
util_bw = 29354 
Wasted_Col = 18286 
Wasted_Row = 5304 
Idle = 215763 

BW Util Bottlenecks: 
RCDc_limit = 3481 
RCDWRc_limit = 1888 
WTRc_limit = 2669 
RTWc_limit = 10374 
CCDLc_limit = 11308 
rwq = 0 
CCDLc_limit_alone = 8025 
WTRc_limit_alone = 2229 
RTWc_limit_alone = 7531 

Commands details: 
total_CMD = 268707 
n_nop = 252575 
Read = 11340 
Write = 0 
L2_Alloc = 0 
L2_WB = 3337 
n_act = 746 
n_pre = 730 
n_ref = 0 
n_req = 13170 
total_req = 14677 

Dual Bus Interface Util: 
issued_total_row = 1476 
issued_total_col = 14677 
Row_Bus_Util =  0.005493 
CoL_Bus_Util = 0.054621 
Either_Row_CoL_Bus_Util = 0.060036 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001302 
queue_avg = 1.337580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33758
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268707 n_nop=253539 n_act=489 n_pre=473 n_ref_event=13984 n_req=12552 n_rd=10888 n_rd_L2_A=0 n_write=0 n_wr_bk=3328 bw_util=0.1058
n_activity=54666 dram_eff=0.5201
bk0: 744a 263565i bk1: 752a 263941i bk2: 768a 263352i bk3: 768a 263747i bk4: 768a 262432i bk5: 768a 262836i bk6: 768a 263317i bk7: 768a 263394i bk8: 768a 263361i bk9: 768a 262887i bk10: 608a 264666i bk11: 592a 264508i bk12: 512a 265435i bk13: 512a 265488i bk14: 512a 265739i bk15: 512a 265318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962237
Row_Buffer_Locality_read = 0.978784
Row_Buffer_Locality_write = 0.853966
Bank_Level_Parallism = 1.870791
Bank_Level_Parallism_Col = 1.841958
Bank_Level_Parallism_Ready = 1.145122
write_to_read_ratio_blp_rw_average = 0.405970
GrpLevelPara = 1.475086 

BW Util details:
bwutil = 0.105810 
total_CMD = 268707 
util_bw = 28432 
Wasted_Col = 15777 
Wasted_Row = 3433 
Idle = 221065 

BW Util Bottlenecks: 
RCDc_limit = 2294 
RCDWRc_limit = 1080 
WTRc_limit = 2778 
RTWc_limit = 8989 
CCDLc_limit = 10967 
rwq = 0 
CCDLc_limit_alone = 7799 
WTRc_limit_alone = 2272 
RTWc_limit_alone = 6327 

Commands details: 
total_CMD = 268707 
n_nop = 253539 
Read = 10888 
Write = 0 
L2_Alloc = 0 
L2_WB = 3328 
n_act = 489 
n_pre = 473 
n_ref = 13984 
n_req = 12552 
total_req = 14216 

Dual Bus Interface Util: 
issued_total_row = 962 
issued_total_col = 14216 
Row_Bus_Util =  0.003580 
CoL_Bus_Util = 0.052905 
Either_Row_CoL_Bus_Util = 0.056448 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000659 
queue_avg = 1.385621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38562
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268707 n_nop=252681 n_act=722 n_pre=706 n_ref_event=0 n_req=13119 n_rd=11290 n_rd_L2_A=0 n_write=0 n_wr_bk=3332 bw_util=0.1088
n_activity=61699 dram_eff=0.474
bk0: 858a 262133i bk1: 744a 263459i bk2: 850a 262095i bk3: 768a 263723i bk4: 836a 261796i bk5: 768a 262854i bk6: 786a 262807i bk7: 768a 263271i bk8: 804a 261956i bk9: 768a 263682i bk10: 624a 264241i bk11: 592a 264494i bk12: 580a 265041i bk13: 512a 265424i bk14: 520a 265581i bk15: 512a 265846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946109
Row_Buffer_Locality_read = 0.971568
Row_Buffer_Locality_write = 0.788956
Bank_Level_Parallism = 1.825510
Bank_Level_Parallism_Col = 1.788114
Bank_Level_Parallism_Ready = 1.121099
write_to_read_ratio_blp_rw_average = 0.410748
GrpLevelPara = 1.442178 

BW Util details:
bwutil = 0.108832 
total_CMD = 268707 
util_bw = 29244 
Wasted_Col = 17808 
Wasted_Row = 5189 
Idle = 216466 

BW Util Bottlenecks: 
RCDc_limit = 3275 
RCDWRc_limit = 1918 
WTRc_limit = 2822 
RTWc_limit = 9892 
CCDLc_limit = 11230 
rwq = 0 
CCDLc_limit_alone = 7941 
WTRc_limit_alone = 2357 
RTWc_limit_alone = 7068 

Commands details: 
total_CMD = 268707 
n_nop = 252681 
Read = 11290 
Write = 0 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 722 
n_pre = 706 
n_ref = 0 
n_req = 13119 
total_req = 14622 

Dual Bus Interface Util: 
issued_total_row = 1428 
issued_total_col = 14622 
Row_Bus_Util =  0.005314 
CoL_Bus_Util = 0.054416 
Either_Row_CoL_Bus_Util = 0.059641 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001498 
queue_avg = 1.301890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268707 n_nop=253620 n_act=471 n_pre=455 n_ref_event=94701156861968 n_req=12516 n_rd=10856 n_rd_L2_A=0 n_write=0 n_wr_bk=3320 bw_util=0.1055
n_activity=53827 dram_eff=0.5267
bk0: 744a 263691i bk1: 736a 263829i bk2: 768a 263548i bk3: 768a 263444i bk4: 768a 263096i bk5: 768a 262773i bk6: 768a 263560i bk7: 768a 262843i bk8: 768a 263278i bk9: 768a 263586i bk10: 592a 264483i bk11: 592a 264419i bk12: 512a 265285i bk13: 512a 265416i bk14: 512a 265591i bk15: 512a 266043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963567
Row_Buffer_Locality_read = 0.979458
Row_Buffer_Locality_write = 0.859639
Bank_Level_Parallism = 1.879857
Bank_Level_Parallism_Col = 1.840530
Bank_Level_Parallism_Ready = 1.150165
write_to_read_ratio_blp_rw_average = 0.402387
GrpLevelPara = 1.479916 

BW Util details:
bwutil = 0.105513 
total_CMD = 268707 
util_bw = 28352 
Wasted_Col = 15524 
Wasted_Row = 3040 
Idle = 221791 

BW Util Bottlenecks: 
RCDc_limit = 2172 
RCDWRc_limit = 1068 
WTRc_limit = 3020 
RTWc_limit = 8756 
CCDLc_limit = 10859 
rwq = 0 
CCDLc_limit_alone = 7666 
WTRc_limit_alone = 2434 
RTWc_limit_alone = 6149 

Commands details: 
total_CMD = 268707 
n_nop = 253620 
Read = 10856 
Write = 0 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 471 
n_pre = 455 
n_ref = 94701156861968 
n_req = 12516 
total_req = 14176 

Dual Bus Interface Util: 
issued_total_row = 926 
issued_total_col = 14176 
Row_Bus_Util =  0.003446 
CoL_Bus_Util = 0.052756 
Either_Row_CoL_Bus_Util = 0.056147 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.000994 
queue_avg = 1.366976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43544, Miss = 6384, Miss_rate = 0.147, Pending_hits = 2944, Reservation_fails = 2085
L2_cache_bank[1]: Access = 25392, Miss = 5432, Miss_rate = 0.214, Pending_hits = 2399, Reservation_fails = 1379
L2_cache_bank[2]: Access = 25364, Miss = 5448, Miss_rate = 0.215, Pending_hits = 2374, Reservation_fails = 1099
L2_cache_bank[3]: Access = 25064, Miss = 5432, Miss_rate = 0.217, Pending_hits = 2118, Reservation_fails = 1712
L2_cache_bank[4]: Access = 25600, Miss = 5448, Miss_rate = 0.213, Pending_hits = 2357, Reservation_fails = 1110
L2_cache_bank[5]: Access = 43226, Miss = 6340, Miss_rate = 0.147, Pending_hits = 3078, Reservation_fails = 2467
L2_cache_bank[6]: Access = 25252, Miss = 5448, Miss_rate = 0.216, Pending_hits = 2020, Reservation_fails = 1120
L2_cache_bank[7]: Access = 25152, Miss = 5440, Miss_rate = 0.216, Pending_hits = 2403, Reservation_fails = 1383
L2_cache_bank[8]: Access = 42962, Miss = 6316, Miss_rate = 0.147, Pending_hits = 3015, Reservation_fails = 2258
L2_cache_bank[9]: Access = 25304, Miss = 5432, Miss_rate = 0.215, Pending_hits = 2356, Reservation_fails = 1336
L2_cache_bank[10]: Access = 25052, Miss = 5432, Miss_rate = 0.217, Pending_hits = 2351, Reservation_fails = 1099
L2_cache_bank[11]: Access = 24784, Miss = 5424, Miss_rate = 0.219, Pending_hits = 2059, Reservation_fails = 1117
L2_total_cache_accesses = 356696
L2_total_cache_misses = 67976
L2_total_cache_miss_rate = 0.1906
L2_total_cache_pending_hits = 29474
L2_total_cache_reservation_fails = 18165
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49639
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 682
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7620
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1684
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 186
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14996
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 558
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63394
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 434
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2735
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14996
L2_cache_data_port_util = 0.106
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=356696
icnt_total_pkts_simt_to_mem=136727
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.0321
	minimum = 5
	maximum = 961
Network latency average = 44.252
	minimum = 5
	maximum = 961
Slowest packet = 255146
Flit latency average = 41.7017
	minimum = 5
	maximum = 961
Slowest flit = 272443
Fragmentation average = 0.00140654
	minimum = 0
	maximum = 118
Injected packet rate average = 0.224333
	minimum = 0.0881104 (at node 14)
	maximum = 0.553094 (at node 15)
Accepted packet rate average = 0.224333
	minimum = 0.100182 (at node 18)
	maximum = 0.325757 (at node 13)
Injected flit rate average = 0.239735
	minimum = 0.11491 (at node 14)
	maximum = 0.553094 (at node 15)
Accepted flit rate average= 0.239735
	minimum = 0.137147 (at node 18)
	maximum = 0.325757 (at node 13)
Injected packet length average = 1.06866
Accepted packet length average = 1.06866
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8758 (6 samples)
	minimum = 5 (6 samples)
	maximum = 327.333 (6 samples)
Network latency average = 18.8372 (6 samples)
	minimum = 5 (6 samples)
	maximum = 324.833 (6 samples)
Flit latency average = 18.1453 (6 samples)
	minimum = 5 (6 samples)
	maximum = 324.167 (6 samples)
Fragmentation average = 0.000802401 (6 samples)
	minimum = 0 (6 samples)
	maximum = 70.5 (6 samples)
Injected packet rate average = 0.0796724 (6 samples)
	minimum = 0.0311848 (6 samples)
	maximum = 0.202915 (6 samples)
Accepted packet rate average = 0.0796724 (6 samples)
	minimum = 0.034733 (6 samples)
	maximum = 0.118544 (6 samples)
Injected flit rate average = 0.0851416 (6 samples)
	minimum = 0.0407635 (6 samples)
	maximum = 0.203082 (6 samples)
Accepted flit rate average = 0.0851416 (6 samples)
	minimum = 0.0472422 (6 samples)
	maximum = 0.118544 (6 samples)
Injected packet size average = 1.06865 (6 samples)
Accepted packet size average = 1.06865 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 22 sec (82 sec)
gpgpu_simulation_rate = 555450 (inst/sec)
gpgpu_simulation_rate = 2482 (cycle/sec)
gpgpu_silicon_slowdown = 282030x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 29788
gpu_sim_insn = 19880
gpu_ipc =       0.6674
gpu_tot_sim_cycle = 233358
gpu_tot_sim_insn = 45566808
gpu_tot_ipc =     195.2657
gpu_tot_issued_cta = 1925
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.6599% 
max_total_param_size = 0
gpu_stall_dramfull = 20987
gpu_stall_icnt2sh    = 54432
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4503
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8252
L2_BW  =       0.1068 GB/Sec
L2_BW_total  =      34.2528 GB/Sec
gpu_total_sim_rate=542462

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 741962
	L1I_total_cache_misses = 8497
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6147
L1D_cache:
	L1D_cache_core[0]: Access = 8347, Miss = 4856, Miss_rate = 0.582, Pending_hits = 640, Reservation_fails = 3005
	L1D_cache_core[1]: Access = 8395, Miss = 4846, Miss_rate = 0.577, Pending_hits = 581, Reservation_fails = 1816
	L1D_cache_core[2]: Access = 8283, Miss = 4881, Miss_rate = 0.589, Pending_hits = 529, Reservation_fails = 3639
	L1D_cache_core[3]: Access = 8411, Miss = 5064, Miss_rate = 0.602, Pending_hits = 470, Reservation_fails = 2376
	L1D_cache_core[4]: Access = 8316, Miss = 4831, Miss_rate = 0.581, Pending_hits = 513, Reservation_fails = 1077
	L1D_cache_core[5]: Access = 8188, Miss = 4847, Miss_rate = 0.592, Pending_hits = 503, Reservation_fails = 2809
	L1D_cache_core[6]: Access = 8124, Miss = 4764, Miss_rate = 0.586, Pending_hits = 521, Reservation_fails = 1867
	L1D_cache_core[7]: Access = 8124, Miss = 4707, Miss_rate = 0.579, Pending_hits = 571, Reservation_fails = 2544
	L1D_cache_core[8]: Access = 8252, Miss = 4929, Miss_rate = 0.597, Pending_hits = 576, Reservation_fails = 3444
	L1D_cache_core[9]: Access = 8380, Miss = 4902, Miss_rate = 0.585, Pending_hits = 572, Reservation_fails = 1513
	L1D_cache_core[10]: Access = 8252, Miss = 4846, Miss_rate = 0.587, Pending_hits = 560, Reservation_fails = 2510
	L1D_cache_core[11]: Access = 8444, Miss = 4895, Miss_rate = 0.580, Pending_hits = 536, Reservation_fails = 2194
	L1D_cache_core[12]: Access = 8188, Miss = 4880, Miss_rate = 0.596, Pending_hits = 542, Reservation_fails = 3405
	L1D_cache_core[13]: Access = 8316, Miss = 4789, Miss_rate = 0.576, Pending_hits = 672, Reservation_fails = 2210
	L1D_cache_core[14]: Access = 7996, Miss = 4631, Miss_rate = 0.579, Pending_hits = 566, Reservation_fails = 2108
	L1D_total_cache_accesses = 124016
	L1D_total_cache_misses = 72668
	L1D_total_cache_miss_rate = 0.5860
	L1D_total_cache_pending_hits = 8352
	L1D_total_cache_reservation_fails = 36517
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 45231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 733465
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8497
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6147
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 741962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 36447
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6147
ctas_completed 1925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7779, 4830, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2139, 2139, 2139, 2139, 2139, 2139, 2139, 2139, 
gpgpu_n_tot_thrd_icount = 46943904
gpgpu_n_tot_w_icount = 1466997
gpgpu_n_stall_shd_mem = 78594
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70822
gpgpu_n_mem_write_global = 31712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476864
gpgpu_n_store_insn = 507392
gpgpu_n_shmem_insn = 16600680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3866
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289588	W0_Idle:1260925	W0_Scoreboard:1444762	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:72852	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:738525	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 566576 {8:70822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283264 {72:31712,}
traffic_breakdown_coretomem[INST_ACC_R] = 20192 {8:2524,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11331520 {40:283288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507392 {8:63424,}
traffic_breakdown_memtocore[INST_ACC_R] = 403840 {40:10096,}
maxmflatency = 1022 
max_icnt2mem_latency = 1021 
maxmrqlatency = 533 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 60 
mrq_lat_table:23474 	10568 	6613 	7362 	12254 	9832 	5129 	1621 	366 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	199322 	132364 	15056 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2330 	156 	51 	93312 	4398 	3914 	763 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36884 	50665 	49885 	64982 	108831 	35314 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	185 	68 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       152       160       104       128       128       160       128       152       136       160       146       152       152       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       122       160       152       128       119       160       128       152       128       160       141       152       146       160       152 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       128       128       152       160       108       128       129       160       128       153       137       160       146       153       152       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     13823     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     18333     25457 
dram[1]:     13294     15709     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     18339     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  9.900000 16.431372 12.058824 29.533333 11.370787 26.352942 13.542857 20.363636 12.177216 26.352942 18.317074 61.454544 18.555555 36.625000 43.357143 146.500000 
dram[1]: 21.150000 18.217392 26.000000 18.081633 22.400000 22.400000 23.578947 23.578947 22.400000 26.352942 40.941177 45.066666 42.000000 41.857143 147.000000 146.500000 
dram[2]: 18.000000  9.920000 25.257143 11.647727 21.333334 12.858974 20.363636 12.600000 29.866667 12.760000 53.538460 19.157894 49.000000 17.421053 147.000000 37.687500 
dram[3]: 18.391304 20.190475 18.808510 26.058823 20.363636 20.363636 21.333334 26.352942 26.352942 23.578947 40.941177 45.066666 42.000000 36.750000 147.000000 146.500000 
dram[4]: 10.510638 19.090910 11.781610 26.058823 11.471265 24.888889 13.666667 22.400000 12.415585 29.866667 20.742857 52.000000 19.470589 42.000000 49.750000 146.500000 
dram[5]: 20.142857 20.799999 25.314285 19.688889 24.888889 21.333334 24.888889 24.216217 23.578947 24.888889 45.066666 45.066666 36.750000 36.750000 146.500000 146.500000 
average row locality = 77225/3582 = 21.559185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       197       188       243       236       259       256       259       256       256       256       186       168       149       148       142       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       176       168       152       148       152       148 
dram[2]:       188       202       232       247       256       258       256       259       256       255       176       177       152       147       152       138 
dram[3]:       188       192       232       236       256       256       256       256       256       256       176       168       152       152       152       148 
dram[4]:       199       192       245       236       258       256       261       256       256       256       180       168       147       152       138       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       168       168       152       152       148       148 
total dram writes = 20026
bank skew: 261/138 = 1.89
chip skew: 3351/3324 = 1.01
average mf latency per bank:
dram[0]:      15081      8489      9055      3869      7097      2348      7561      2048      7203      1906      7236      2161      7410      2126      8060      2131
dram[1]:       8593      8274      4346      3688      2490      2254      2267      2051      1995      1961      2203      2182      2198      2212      2167      2150
dram[2]:       8583     13826      4323      8550      2283      6863      2087      6972      1965      6341      2150      6882      2248      6507      2175      7103
dram[3]:       8401      8413      4131      4089      2251      2515      2066      2281      2016      1889      2216      2240      2121      2164      2159      2402
dram[4]:      16517      8382      9690      4044      7321      2440      7305      2031      6953      1873      7223      2193      7850      2264      8881      2267
dram[5]:       8579      8183      4013      3793      2464      2234      2205      2147      1906      1946      2200      2219      2202      2140      2329      2255
maximum mf latency per bank:
dram[0]:        761       448       919       550      1005       907      1008       831       939       422       678       362       616       410       654       406
dram[1]:        481       446       597       491       896       794       813       731       643       554       369       363       402       383       439       383
dram[2]:        482       684       590       980       708      1016       639       968       471       808       372       649       489       587       453       576
dram[3]:        430       489       475       620       958       926       625       875       544       467       375       403       385       429       419       437
dram[4]:        748       462       930       612       927       883       884       691       958       428       621       376       719       501       733       440
dram[5]:        480       431       597       512      1022       948       945       852       607       500       419       378       420       409       439       433
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308026 n_nop=291841 n_act=749 n_pre=733 n_ref_event=94701154270800 n_req=13223 n_rd=11386 n_rd_L2_A=0 n_write=0 n_wr_bk=3347 bw_util=0.09566
n_activity=63153 dram_eff=0.4666
bk0: 870a 301358i bk1: 744a 302956i bk2: 876a 301412i bk3: 768a 303033i bk4: 850a 300849i bk5: 768a 302051i bk6: 792a 301819i bk7: 768a 302512i bk8: 810a 301231i bk9: 768a 302630i bk10: 644a 303020i bk11: 592a 303712i bk12: 584a 304421i bk13: 512a 305326i bk14: 528a 304725i bk15: 512a 305028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944188
Row_Buffer_Locality_read = 0.969700
Row_Buffer_Locality_write = 0.786064
Bank_Level_Parallism = 1.815548
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.140430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.095661 
total_CMD = 308026 
util_bw = 29466 
Wasted_Col = 18281 
Wasted_Row = 5604 
Idle = 254675 

BW Util Bottlenecks: 
RCDc_limit = 3520 
RCDWRc_limit = 2007 
WTRc_limit = 3056 
RTWc_limit = 9486 
CCDLc_limit = 11478 
rwq = 0 
CCDLc_limit_alone = 8245 
WTRc_limit_alone = 2511 
RTWc_limit_alone = 6798 

Commands details: 
total_CMD = 308026 
n_nop = 291841 
Read = 11386 
Write = 0 
L2_Alloc = 0 
L2_WB = 3347 
n_act = 749 
n_pre = 733 
n_ref = 94701154270800 
n_req = 13223 
total_req = 14733 

Dual Bus Interface Util: 
issued_total_row = 1482 
issued_total_col = 14733 
Row_Bus_Util =  0.004811 
CoL_Bus_Util = 0.047830 
Either_Row_CoL_Bus_Util = 0.052544 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.001854 
queue_avg = 1.195208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19521
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308026 n_nop=292886 n_act=481 n_pre=465 n_ref_event=4560869750798743682 n_req=12550 n_rd=10888 n_rd_L2_A=0 n_write=0 n_wr_bk=3324 bw_util=0.09228
n_activity=54342 dram_eff=0.5231
bk0: 752a 303173i bk1: 744a 302779i bk2: 768a 302869i bk3: 768a 302602i bk4: 768a 301678i bk5: 768a 301999i bk6: 768a 302353i bk7: 768a 302360i bk8: 768a 302723i bk9: 768a 302764i bk10: 608a 304003i bk11: 592a 304193i bk12: 512a 304753i bk13: 512a 304754i bk14: 512a 304987i bk15: 512a 305145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962789
Row_Buffer_Locality_read = 0.978876
Row_Buffer_Locality_write = 0.857401
Bank_Level_Parallism = 1.880309
Bank_Level_Parallism_Col = 1.853380
Bank_Level_Parallism_Ready = 1.136782
write_to_read_ratio_blp_rw_average = 0.396495
GrpLevelPara = 1.481387 

BW Util details:
bwutil = 0.092278 
total_CMD = 308026 
util_bw = 28424 
Wasted_Col = 15503 
Wasted_Row = 3431 
Idle = 260668 

BW Util Bottlenecks: 
RCDc_limit = 2241 
RCDWRc_limit = 1051 
WTRc_limit = 3121 
RTWc_limit = 8915 
CCDLc_limit = 10946 
rwq = 0 
CCDLc_limit_alone = 7665 
WTRc_limit_alone = 2490 
RTWc_limit_alone = 6265 

Commands details: 
total_CMD = 308026 
n_nop = 292886 
Read = 10888 
Write = 0 
L2_Alloc = 0 
L2_WB = 3324 
n_act = 481 
n_pre = 465 
n_ref = 4560869750798743682 
n_req = 12550 
total_req = 14212 

Dual Bus Interface Util: 
issued_total_row = 946 
issued_total_col = 14212 
Row_Bus_Util =  0.003071 
CoL_Bus_Util = 0.046139 
Either_Row_CoL_Bus_Util = 0.049152 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001189 
queue_avg = 1.216771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308026 n_nop=291846 n_act=749 n_pre=733 n_ref_event=0 n_req=13205 n_rd=11368 n_rd_L2_A=0 n_write=0 n_wr_bk=3351 bw_util=0.09557
n_activity=62986 dram_eff=0.4674
bk0: 752a 303334i bk1: 868a 301149i bk2: 768a 302729i bk3: 874a 301174i bk4: 768a 302226i bk5: 842a 300931i bk6: 768a 302419i bk7: 790a 301329i bk8: 768a 303182i bk9: 806a 301506i bk10: 608a 303955i bk11: 626a 303539i bk12: 512a 304535i bk13: 580a 304006i bk14: 512a 304920i bk15: 526a 304744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944339
Row_Buffer_Locality_read = 0.969916
Row_Buffer_Locality_write = 0.786064
Bank_Level_Parallism = 1.831753
Bank_Level_Parallism_Col = 1.791894
Bank_Level_Parallism_Ready = 1.137663
write_to_read_ratio_blp_rw_average = 0.416335
GrpLevelPara = 1.443131 

BW Util details:
bwutil = 0.095570 
total_CMD = 308026 
util_bw = 29438 
Wasted_Col = 18398 
Wasted_Row = 5323 
Idle = 254867 

BW Util Bottlenecks: 
RCDc_limit = 3505 
RCDWRc_limit = 1894 
WTRc_limit = 2672 
RTWc_limit = 10452 
CCDLc_limit = 11355 
rwq = 0 
CCDLc_limit_alone = 8048 
WTRc_limit_alone = 2232 
RTWc_limit_alone = 7585 

Commands details: 
total_CMD = 308026 
n_nop = 291846 
Read = 11368 
Write = 0 
L2_Alloc = 0 
L2_WB = 3351 
n_act = 749 
n_pre = 733 
n_ref = 0 
n_req = 13205 
total_req = 14719 

Dual Bus Interface Util: 
issued_total_row = 1482 
issued_total_col = 14719 
Row_Bus_Util =  0.004811 
CoL_Bus_Util = 0.047785 
Either_Row_CoL_Bus_Util = 0.052528 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.001298 
queue_avg = 1.167333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16733
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308026 n_nop=292844 n_act=490 n_pre=474 n_ref_event=13984 n_req=12562 n_rd=10896 n_rd_L2_A=0 n_write=0 n_wr_bk=3332 bw_util=0.09238
n_activity=54753 dram_eff=0.5197
bk0: 752a 302850i bk1: 752a 303258i bk2: 768a 302671i bk3: 768a 303066i bk4: 768a 301751i bk5: 768a 302155i bk6: 768a 302636i bk7: 768a 302713i bk8: 768a 302680i bk9: 768a 302206i bk10: 608a 303985i bk11: 592a 303827i bk12: 512a 304728i bk13: 512a 304807i bk14: 512a 305058i bk15: 512a 304637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962188
Row_Buffer_Locality_read = 0.978708
Row_Buffer_Locality_write = 0.854142
Bank_Level_Parallism = 1.869927
Bank_Level_Parallism_Col = 1.841138
Bank_Level_Parallism_Ready = 1.145000
write_to_read_ratio_blp_rw_average = 0.406068
GrpLevelPara = 1.474531 

BW Util details:
bwutil = 0.092382 
total_CMD = 308026 
util_bw = 28456 
Wasted_Col = 15807 
Wasted_Row = 3440 
Idle = 260323 

BW Util Bottlenecks: 
RCDc_limit = 2306 
RCDWRc_limit = 1080 
WTRc_limit = 2781 
RTWc_limit = 9002 
CCDLc_limit = 10978 
rwq = 0 
CCDLc_limit_alone = 7806 
WTRc_limit_alone = 2275 
RTWc_limit_alone = 6336 

Commands details: 
total_CMD = 308026 
n_nop = 292844 
Read = 10896 
Write = 0 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 490 
n_pre = 474 
n_ref = 13984 
n_req = 12562 
total_req = 14228 

Dual Bus Interface Util: 
issued_total_row = 964 
issued_total_col = 14228 
Row_Bus_Util =  0.003130 
CoL_Bus_Util = 0.046191 
Either_Row_CoL_Bus_Util = 0.049288 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000659 
queue_avg = 1.208992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308026 n_nop=291946 n_act=725 n_pre=709 n_ref_event=0 n_req=13159 n_rd=11322 n_rd_L2_A=0 n_write=0 n_wr_bk=3348 bw_util=0.09525
n_activity=62020 dram_eff=0.4731
bk0: 866a 301417i bk1: 744a 302776i bk2: 874a 301359i bk3: 768a 303040i bk4: 836a 301114i bk5: 768a 302172i bk6: 786a 302125i bk7: 768a 302589i bk8: 804a 301276i bk9: 768a 303002i bk10: 624a 303400i bk11: 592a 303813i bk12: 580a 304334i bk13: 512a 304743i bk14: 520a 304901i bk15: 512a 305166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946045
Row_Buffer_Locality_read = 0.971471
Row_Buffer_Locality_write = 0.789330
Bank_Level_Parallism = 1.823413
Bank_Level_Parallism_Col = 1.785832
Bank_Level_Parallism_Ready = 1.120704
write_to_read_ratio_blp_rw_average = 0.412066
GrpLevelPara = 1.440130 

BW Util details:
bwutil = 0.095252 
total_CMD = 308026 
util_bw = 29340 
Wasted_Col = 17934 
Wasted_Row = 5208 
Idle = 255544 

BW Util Bottlenecks: 
RCDc_limit = 3299 
RCDWRc_limit = 1924 
WTRc_limit = 2825 
RTWc_limit = 9983 
CCDLc_limit = 11289 
rwq = 0 
CCDLc_limit_alone = 7972 
WTRc_limit_alone = 2360 
RTWc_limit_alone = 7131 

Commands details: 
total_CMD = 308026 
n_nop = 291946 
Read = 11322 
Write = 0 
L2_Alloc = 0 
L2_WB = 3348 
n_act = 725 
n_pre = 709 
n_ref = 0 
n_req = 13159 
total_req = 14670 

Dual Bus Interface Util: 
issued_total_row = 1434 
issued_total_col = 14670 
Row_Bus_Util =  0.004655 
CoL_Bus_Util = 0.047626 
Either_Row_CoL_Bus_Util = 0.052203 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001493 
queue_avg = 1.136216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13622
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308026 n_nop=292925 n_act=472 n_pre=456 n_ref_event=94701156861968 n_req=12526 n_rd=10864 n_rd_L2_A=0 n_write=0 n_wr_bk=3324 bw_util=0.09212
n_activity=53914 dram_eff=0.5263
bk0: 752a 302976i bk1: 736a 303146i bk2: 768a 302866i bk3: 768a 302762i bk4: 768a 302414i bk5: 768a 302091i bk6: 768a 302878i bk7: 768a 302161i bk8: 768a 302596i bk9: 768a 302906i bk10: 592a 303803i bk11: 592a 303739i bk12: 512a 304580i bk13: 512a 304736i bk14: 512a 304911i bk15: 512a 305363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963516
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = 0.859807
Bank_Level_Parallism = 1.878987
Bank_Level_Parallism_Col = 1.839726
Bank_Level_Parallism_Ready = 1.150039
write_to_read_ratio_blp_rw_average = 0.402476
GrpLevelPara = 1.479363 

BW Util details:
bwutil = 0.092122 
total_CMD = 308026 
util_bw = 28376 
Wasted_Col = 15554 
Wasted_Row = 3047 
Idle = 261049 

BW Util Bottlenecks: 
RCDc_limit = 2184 
RCDWRc_limit = 1068 
WTRc_limit = 3023 
RTWc_limit = 8769 
CCDLc_limit = 10870 
rwq = 0 
CCDLc_limit_alone = 7673 
WTRc_limit_alone = 2437 
RTWc_limit_alone = 6158 

Commands details: 
total_CMD = 308026 
n_nop = 292925 
Read = 10864 
Write = 0 
L2_Alloc = 0 
L2_WB = 3324 
n_act = 472 
n_pre = 456 
n_ref = 94701156861968 
n_req = 12526 
total_req = 14188 

Dual Bus Interface Util: 
issued_total_row = 928 
issued_total_col = 14188 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.046061 
Either_Row_CoL_Bus_Util = 0.049025 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000993 
queue_avg = 1.192724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43582, Miss = 6412, Miss_rate = 0.147, Pending_hits = 2944, Reservation_fails = 2085
L2_cache_bank[1]: Access = 25392, Miss = 5432, Miss_rate = 0.214, Pending_hits = 2399, Reservation_fails = 1379
L2_cache_bank[2]: Access = 25372, Miss = 5456, Miss_rate = 0.215, Pending_hits = 2374, Reservation_fails = 1099
L2_cache_bank[3]: Access = 25064, Miss = 5432, Miss_rate = 0.217, Pending_hits = 2118, Reservation_fails = 1712
L2_cache_bank[4]: Access = 25608, Miss = 5456, Miss_rate = 0.213, Pending_hits = 2357, Reservation_fails = 1110
L2_cache_bank[5]: Access = 43256, Miss = 6360, Miss_rate = 0.147, Pending_hits = 3078, Reservation_fails = 2467
L2_cache_bank[6]: Access = 25260, Miss = 5456, Miss_rate = 0.216, Pending_hits = 2020, Reservation_fails = 1120
L2_cache_bank[7]: Access = 25152, Miss = 5440, Miss_rate = 0.216, Pending_hits = 2403, Reservation_fails = 1383
L2_cache_bank[8]: Access = 43004, Miss = 6348, Miss_rate = 0.148, Pending_hits = 3015, Reservation_fails = 2258
L2_cache_bank[9]: Access = 25304, Miss = 5432, Miss_rate = 0.215, Pending_hits = 2356, Reservation_fails = 1336
L2_cache_bank[10]: Access = 25060, Miss = 5440, Miss_rate = 0.217, Pending_hits = 2351, Reservation_fails = 1099
L2_cache_bank[11]: Access = 24784, Miss = 5424, Miss_rate = 0.219, Pending_hits = 2059, Reservation_fails = 1117
L2_total_cache_accesses = 356838
L2_total_cache_misses = 68088
L2_total_cache_miss_rate = 0.1908
L2_total_cache_pending_hits = 29474
L2_total_cache_reservation_fails = 18165
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49687
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 682
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7620
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1684
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 198
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14996
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 594
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 434
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2735
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14996
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=356838
icnt_total_pkts_simt_to_mem=136785
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 461862
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 493423
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000230021
	minimum = 0 (at node 0)
	maximum = 0.00144353 (at node 2)
Accepted packet rate average = 0.000230021
	minimum = 0 (at node 0)
	maximum = 0.00476702 (at node 2)
Injected flit rate average = 0.000248671
	minimum = 0 (at node 0)
	maximum = 0.00194709 (at node 2)
Accepted flit rate average= 0.000248671
	minimum = 0 (at node 0)
	maximum = 0.00476702 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.794 (7 samples)
	minimum = 5 (7 samples)
	maximum = 282.286 (7 samples)
Network latency average = 16.8721 (7 samples)
	minimum = 5 (7 samples)
	maximum = 279.286 (7 samples)
Flit latency average = 16.2674 (7 samples)
	minimum = 5 (7 samples)
	maximum = 278.571 (7 samples)
Fragmentation average = 0.000687772 (7 samples)
	minimum = 0 (7 samples)
	maximum = 60.4286 (7 samples)
Injected packet rate average = 0.0683235 (7 samples)
	minimum = 0.0267299 (7 samples)
	maximum = 0.174133 (7 samples)
Accepted packet rate average = 0.0683235 (7 samples)
	minimum = 0.0297712 (7 samples)
	maximum = 0.10229 (7 samples)
Injected flit rate average = 0.0730141 (7 samples)
	minimum = 0.0349402 (7 samples)
	maximum = 0.174349 (7 samples)
Accepted flit rate average = 0.0730141 (7 samples)
	minimum = 0.0404933 (7 samples)
	maximum = 0.10229 (7 samples)
Injected packet size average = 1.06865 (7 samples)
Accepted packet size average = 1.06865 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 542462 (inst/sec)
gpgpu_simulation_rate = 2778 (cycle/sec)
gpgpu_silicon_slowdown = 251979x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (29,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 33888
gpu_sim_insn = 570720
gpu_ipc =      16.8414
gpu_tot_sim_cycle = 267246
gpu_tot_sim_insn = 46137528
gpu_tot_ipc =     172.6407
gpu_tot_issued_cta = 1954
gpu_occupancy = 4.0276% 
gpu_tot_occupancy = 33.0533% 
max_total_param_size = 0
gpu_stall_dramfull = 20987
gpu_stall_icnt2sh    = 54432
partiton_level_parallism =       0.0950
partiton_level_parallism_total  =       0.4052
partiton_level_parallism_util =       1.1231
partiton_level_parallism_util_total  =       1.7919
L2_BW  =       7.3252 GB/Sec
L2_BW_total  =      30.8383 GB/Sec
gpu_total_sim_rate=518399

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 759652
	L1I_total_cache_misses = 10619
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6147
L1D_cache:
	L1D_cache_core[0]: Access = 8505, Miss = 4936, Miss_rate = 0.580, Pending_hits = 656, Reservation_fails = 3005
	L1D_cache_core[1]: Access = 8553, Miss = 4926, Miss_rate = 0.576, Pending_hits = 597, Reservation_fails = 1816
	L1D_cache_core[2]: Access = 8362, Miss = 4929, Miss_rate = 0.589, Pending_hits = 529, Reservation_fails = 3639
	L1D_cache_core[3]: Access = 8569, Miss = 5128, Miss_rate = 0.598, Pending_hits = 478, Reservation_fails = 2376
	L1D_cache_core[4]: Access = 8474, Miss = 4911, Miss_rate = 0.580, Pending_hits = 529, Reservation_fails = 1077
	L1D_cache_core[5]: Access = 8346, Miss = 4927, Miss_rate = 0.590, Pending_hits = 519, Reservation_fails = 2809
	L1D_cache_core[6]: Access = 8282, Miss = 4844, Miss_rate = 0.585, Pending_hits = 537, Reservation_fails = 1867
	L1D_cache_core[7]: Access = 8282, Miss = 4787, Miss_rate = 0.578, Pending_hits = 587, Reservation_fails = 2544
	L1D_cache_core[8]: Access = 8410, Miss = 5009, Miss_rate = 0.596, Pending_hits = 592, Reservation_fails = 3444
	L1D_cache_core[9]: Access = 8538, Miss = 4982, Miss_rate = 0.584, Pending_hits = 588, Reservation_fails = 1513
	L1D_cache_core[10]: Access = 8410, Miss = 4926, Miss_rate = 0.586, Pending_hits = 576, Reservation_fails = 2510
	L1D_cache_core[11]: Access = 8602, Miss = 4975, Miss_rate = 0.578, Pending_hits = 552, Reservation_fails = 2194
	L1D_cache_core[12]: Access = 8346, Miss = 4960, Miss_rate = 0.594, Pending_hits = 558, Reservation_fails = 3405
	L1D_cache_core[13]: Access = 8474, Miss = 4869, Miss_rate = 0.575, Pending_hits = 688, Reservation_fails = 2210
	L1D_cache_core[14]: Access = 8154, Miss = 4711, Miss_rate = 0.578, Pending_hits = 582, Reservation_fails = 2108
	L1D_total_cache_accesses = 126307
	L1D_total_cache_misses = 73820
	L1D_total_cache_miss_rate = 0.5844
	L1D_total_cache_pending_hits = 8568
	L1D_total_cache_reservation_fails = 36517
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 45492
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45402
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 749033
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10619
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6147
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32611
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 759652

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 36447
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6147
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8985, 6036, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2139, 2139, 2139, 2139, 2139, 2139, 2139, 2139, 
gpgpu_n_tot_thrd_icount = 48063072
gpgpu_n_tot_w_icount = 1501971
gpgpu_n_stall_shd_mem = 85090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71974
gpgpu_n_mem_write_global = 32611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1499136
gpgpu_n_store_insn = 521776
gpgpu_n_shmem_insn = 16785352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1446816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3866
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:297580	W0_Idle:1783481	W0_Scoreboard:1894908	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1387014
single_issue_nums: WS0:756615	WS1:745356	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575792 {8:71974,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2347992 {72:32611,}
traffic_breakdown_coretomem[INST_ACC_R] = 29544 {8:3693,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11515840 {40:287896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 521776 {8:65222,}
traffic_breakdown_memtocore[INST_ACC_R] = 590880 {40:14772,}
maxmflatency = 1022 
max_icnt2mem_latency = 1021 
maxmrqlatency = 533 
max_icnt2sh_latency = 318 
averagemflatency = 257 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 59 
mrq_lat_table:25221 	10929 	6653 	7447 	12835 	9900 	5132 	1621 	366 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	204942 	133150 	15056 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3439 	194 	73 	95133 	4628 	3914 	763 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	42822 	51133 	49885 	64982 	108831 	35314 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	217 	72 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       152       160       104       128       128       160       128       152       136       160       146       152       152       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       128       160       152       128       119       160       128       152       128       160       141       152       146       160       152 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       128       128       152       160       108       128       129       160       128       153       137       160       146       153       152       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     13823     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     18333     25457 
dram[1]:     13294     15709     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     18339     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  8.000000 16.730770  9.563025 32.466667 10.046729 26.352942 11.802325 20.363636  9.769231 26.352942 14.105263 58.166668 17.512196 37.125000 34.052631 146.500000 
dram[1]: 21.750000 18.510639 28.352942 19.480000 22.400000 22.400000 23.578947 23.578947 22.400000 26.352942 39.777779 43.625000 42.428570 42.428570 147.000000 146.500000 
dram[2]: 18.510639  8.194030 26.777779  9.393442 21.333334 11.361702 20.363636 11.477273 29.866667  9.931373 51.142857 14.218182 49.500000 17.365854 147.000000 30.619047 
dram[3]: 18.913044 20.279070 20.083334 28.647058 20.363636 20.363636 21.333334 26.352942 26.352942 23.578947 39.777779 43.625000 42.428570 37.125000 147.000000 146.500000 
dram[4]:  8.295455 19.200001 10.098214 28.647058 10.182693 24.888889 11.952381 22.400000  9.815534 29.866667 15.877551 49.857143 17.365854 42.428570 39.812500 146.500000 
dram[5]: 20.714285 20.878048 27.055555 21.173914 24.888889 21.333334 24.888889 24.216217 23.578947 24.888889 43.625000 43.625000 37.125000 37.125000 146.500000 146.500000 
average row locality = 80110/4052 = 19.770483
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       233       188       291       236       286       256       298       256       293       256       228       212       183       164       158       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       216       212       164       164       152       148 
dram[2]:       188       238       232       295       256       290       256       295       256       295       216       220       164       180       152       154 
dram[3]:       188       192       232       236       256       256       256       256       256       256       216       212       164       164       152       148 
dram[4]:       237       192       288       236       289       256       297       256       295       256       220       212       180       164       154       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       212       212       164       164       148       148 
total dram writes = 21365
bank skew: 298/148 = 2.01
chip skew: 3687/3436 = 1.07
average mf latency per bank:
dram[0]:      12850      8489      7856      4096      6518      2348      6657      2048      6376      1906      5991      1712      6128      1919      7354      2131
dram[1]:       8593      8274      4560      3915      2490      2254      2267      2051      1995      1961      1795      1729      2037      1996      2167      2150
dram[2]:       8583     11830      4538      7456      2283      6196      2087      6207      1965      5562      1752      5628      2083      5410      2175      6478
dram[3]:       8401      8413      4345      4313      2251      2515      2066      2281      2016      1889      1805      1775      1966      2006      2159      2402
dram[4]:      13965      8382      8571      4272      6625      2440      6503      2031      6115      1873      5997      1738      6508      2098      8070      2267
dram[5]:       8579      8183      4242      4021      2464      2234      2205      2147      1906      1946      1743      1758      2041      1983      2329      2255
maximum mf latency per bank:
dram[0]:        761       448       919       550      1005       907      1008       831       939       422       678       362       616       410       654       406
dram[1]:        481       446       597       491       896       794       813       731       643       554       369       363       402       383       439       383
dram[2]:        482       684       590       980       708      1016       639       968       471       808       372       649       489       587       453       576
dram[3]:        430       489       475       620       958       926       625       875       544       467       375       403       385       429       419       437
dram[4]:        748       462       930       612       927       883       884       691       958       428       621       376       719       501       733       440
dram[5]:        480       431       597       512      1022       948       945       852       607       500       419       378       420       409       439       433
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 267283 -   mf: uid=1320600, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267183), 
Ready @ 267288 -   mf: uid=1320601, sid4294967295:w4294967295, part=0, addr=0xc00f7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267188), 
Ready @ 267295 -   mf: uid=1320604, sid4294967295:w4294967295, part=0, addr=0xc007f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267195), 
Ready @ 267302 -   mf: uid=1320606, sid4294967295:w4294967295, part=0, addr=0xc00df880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267202), 
Ready @ 267334 -   mf: uid=1320611, sid4294967295:w4294967295, part=0, addr=0xc001f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267234), 
Ready @ 267337 -   mf: uid=1320612, sid4294967295:w4294967295, part=0, addr=0xc0097880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267237), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352757 n_nop=335411 n_act=907 n_pre=891 n_ref_event=94701154270800 n_req=13919 n_rd=11898 n_rd_L2_A=0 n_write=0 n_wr_bk=3686 bw_util=0.08836
n_activity=69117 dram_eff=0.4509
bk0: 958a 344723i bk1: 776a 347620i bk2: 960a 344903i bk3: 856a 347597i bk4: 898a 344850i bk5: 768a 346752i bk6: 836a 345863i bk7: 768a 347214i bk8: 842a 345104i bk9: 768a 347314i bk10: 676a 346939i bk11: 592a 347953i bk12: 616a 348822i bk13: 512a 349895i bk14: 560a 349124i bk15: 512a 349806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935628
Row_Buffer_Locality_read = 0.966465
Row_Buffer_Locality_write = 0.754082
Bank_Level_Parallism = 1.801874
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.136268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088355 
total_CMD = 352757 
util_bw = 31168 
Wasted_Col = 20487 
Wasted_Row = 6528 
Idle = 294574 

BW Util Bottlenecks: 
RCDc_limit = 4093 
RCDWRc_limit = 2593 
WTRc_limit = 3303 
RTWc_limit = 10617 
CCDLc_limit = 12366 
rwq = 0 
CCDLc_limit_alone = 8801 
WTRc_limit_alone = 2730 
RTWc_limit_alone = 7625 

Commands details: 
total_CMD = 352757 
n_nop = 335411 
Read = 11898 
Write = 0 
L2_Alloc = 0 
L2_WB = 3686 
n_act = 907 
n_pre = 891 
n_ref = 94701154270800 
n_req = 13919 
total_req = 15584 

Dual Bus Interface Util: 
issued_total_row = 1798 
issued_total_col = 15584 
Row_Bus_Util =  0.005097 
CoL_Bus_Util = 0.044178 
Either_Row_CoL_Bus_Util = 0.049173 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.002075 
queue_avg = 1.063593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06359
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352757 n_nop=337273 n_act=485 n_pre=469 n_ref_event=4560869750798743682 n_req=12830 n_rd=11112 n_rd_L2_A=0 n_write=0 n_wr_bk=3436 bw_util=0.08248
n_activity=56092 dram_eff=0.5187
bk0: 776a 347879i bk1: 776a 347452i bk2: 848a 347500i bk3: 856a 347200i bk4: 768a 346407i bk5: 768a 346729i bk6: 768a 347083i bk7: 768a 347092i bk8: 768a 347455i bk9: 768a 347496i bk10: 608a 348297i bk11: 592a 348331i bk12: 512a 349347i bk13: 512a 349325i bk14: 512a 349717i bk15: 512a 349877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963289
Row_Buffer_Locality_read = 0.979122
Row_Buffer_Locality_write = 0.860885
Bank_Level_Parallism = 1.868570
Bank_Level_Parallism_Col = 1.841180
Bank_Level_Parallism_Ready = 1.133905
write_to_read_ratio_blp_rw_average = 0.407862
GrpLevelPara = 1.470297 

BW Util details:
bwutil = 0.082482 
total_CMD = 352757 
util_bw = 29096 
Wasted_Col = 16184 
Wasted_Row = 3451 
Idle = 304026 

BW Util Bottlenecks: 
RCDc_limit = 2265 
RCDWRc_limit = 1060 
WTRc_limit = 3124 
RTWc_limit = 9566 
CCDLc_limit = 11347 
rwq = 0 
CCDLc_limit_alone = 7859 
WTRc_limit_alone = 2493 
RTWc_limit_alone = 6709 

Commands details: 
total_CMD = 352757 
n_nop = 337273 
Read = 11112 
Write = 0 
L2_Alloc = 0 
L2_WB = 3436 
n_act = 485 
n_pre = 469 
n_ref = 4560869750798743682 
n_req = 12830 
total_req = 14548 

Dual Bus Interface Util: 
issued_total_row = 954 
issued_total_col = 14548 
Row_Bus_Util =  0.002704 
CoL_Bus_Util = 0.041241 
Either_Row_CoL_Bus_Util = 0.043894 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001162 
queue_avg = 1.064325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 267277 -   mf: uid=1320599, sid4294967295:w4294967295, part=2, addr=0xc00ff880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267177), 
Ready @ 267291 -   mf: uid=1320602, sid4294967295:w4294967295, part=2, addr=0xc00e7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267191), 
Ready @ 267321 -   mf: uid=1320607, sid4294967295:w4294967295, part=2, addr=0xc003f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267221), 
Ready @ 267324 -   mf: uid=1320608, sid4294967295:w4294967295, part=2, addr=0xc00b7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267224), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352757 n_nop=335441 n_act=900 n_pre=884 n_ref_event=0 n_req=13892 n_rd=11872 n_rd_L2_A=0 n_write=0 n_wr_bk=3687 bw_util=0.08821
n_activity=68780 dram_eff=0.4524
bk0: 776a 348057i bk1: 956a 344589i bk2: 848a 347322i bk3: 966a 344750i bk4: 768a 346912i bk5: 890a 344982i bk6: 768a 347120i bk7: 834a 345499i bk8: 768a 347887i bk9: 838a 345374i bk10: 608a 348192i bk11: 658a 347419i bk12: 512a 349116i bk13: 612a 348418i bk14: 512a 349663i bk15: 558a 349192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936222
Row_Buffer_Locality_read = 0.966897
Row_Buffer_Locality_write = 0.755941
Bank_Level_Parallism = 1.816795
Bank_Level_Parallism_Col = 1.759138
Bank_Level_Parallism_Ready = 1.133197
write_to_read_ratio_blp_rw_average = 0.430534
GrpLevelPara = 1.414787 

BW Util details:
bwutil = 0.088214 
total_CMD = 352757 
util_bw = 31118 
Wasted_Col = 20557 
Wasted_Row = 6094 
Idle = 294988 

BW Util Bottlenecks: 
RCDc_limit = 4065 
RCDWRc_limit = 2429 
WTRc_limit = 2883 
RTWc_limit = 11563 
CCDLc_limit = 12249 
rwq = 0 
CCDLc_limit_alone = 8606 
WTRc_limit_alone = 2409 
RTWc_limit_alone = 8394 

Commands details: 
total_CMD = 352757 
n_nop = 335441 
Read = 11872 
Write = 0 
L2_Alloc = 0 
L2_WB = 3687 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 13892 
total_req = 15559 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 15559 
Row_Bus_Util =  0.005057 
CoL_Bus_Util = 0.044107 
Either_Row_CoL_Bus_Util = 0.049088 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.001559 
queue_avg = 1.036753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03675
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352757 n_nop=337243 n_act=494 n_pre=478 n_ref_event=13984 n_req=12832 n_rd=11112 n_rd_L2_A=0 n_write=0 n_wr_bk=3440 bw_util=0.0825
n_activity=56408 dram_eff=0.516
bk0: 776a 347552i bk1: 776a 347936i bk2: 848a 347282i bk3: 856a 347670i bk4: 768a 346482i bk5: 768a 346886i bk6: 768a 347368i bk7: 768a 347446i bk8: 768a 347413i bk9: 768a 346939i bk10: 608a 348148i bk11: 592a 348065i bk12: 512a 349319i bk13: 512a 349408i bk14: 512a 349787i bk15: 512a 349366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962671
Row_Buffer_Locality_read = 0.978942
Row_Buffer_Locality_write = 0.857558
Bank_Level_Parallism = 1.861500
Bank_Level_Parallism_Col = 1.832463
Bank_Level_Parallism_Ready = 1.142397
write_to_read_ratio_blp_rw_average = 0.416310
GrpLevelPara = 1.466188 

BW Util details:
bwutil = 0.082504 
total_CMD = 352757 
util_bw = 29104 
Wasted_Col = 16434 
Wasted_Row = 3460 
Idle = 303759 

BW Util Bottlenecks: 
RCDc_limit = 2330 
RCDWRc_limit = 1089 
WTRc_limit = 2784 
RTWc_limit = 9637 
CCDLc_limit = 11351 
rwq = 0 
CCDLc_limit_alone = 7987 
WTRc_limit_alone = 2278 
RTWc_limit_alone = 6779 

Commands details: 
total_CMD = 352757 
n_nop = 337243 
Read = 11112 
Write = 0 
L2_Alloc = 0 
L2_WB = 3440 
n_act = 494 
n_pre = 478 
n_ref = 13984 
n_req = 12832 
total_req = 14552 

Dual Bus Interface Util: 
issued_total_row = 972 
issued_total_col = 14552 
Row_Bus_Util =  0.002755 
CoL_Bus_Util = 0.041252 
Either_Row_CoL_Bus_Util = 0.043979 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000645 
queue_avg = 1.057603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0576
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 267291 -   mf: uid=1320603, sid4294967295:w4294967295, part=4, addr=0xc0077880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267191), 
Ready @ 267298 -   mf: uid=1320605, sid4294967295:w4294967295, part=4, addr=0xc00ef880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267198), 
Ready @ 267327 -   mf: uid=1320609, sid4294967295:w4294967295, part=4, addr=0xc0017880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267227), 
Ready @ 267330 -   mf: uid=1320610, sid4294967295:w4294967295, part=4, addr=0xc008f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267230), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352757 n_nop=335565 n_act=873 n_pre=857 n_ref_event=0 n_req=13831 n_rd=11814 n_rd_L2_A=0 n_write=0 n_wr_bk=3680 bw_util=0.08785
n_activity=67771 dram_eff=0.4572
bk0: 954a 344794i bk1: 768a 347430i bk2: 954a 345203i bk3: 856a 347587i bk4: 880a 345114i bk5: 768a 346881i bk6: 826a 346263i bk7: 768a 347297i bk8: 836a 345122i bk9: 768a 347703i bk10: 656a 347395i bk11: 592a 348095i bk12: 612a 348605i bk13: 512a 349358i bk14: 552a 349335i bk15: 512a 349923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937965
Row_Buffer_Locality_read = 0.968343
Row_Buffer_Locality_write = 0.760040
Bank_Level_Parallism = 1.809860
Bank_Level_Parallism_Col = 1.752611
Bank_Level_Parallism_Ready = 1.116520
write_to_read_ratio_blp_rw_average = 0.426847
GrpLevelPara = 1.411007 

BW Util details:
bwutil = 0.087845 
total_CMD = 352757 
util_bw = 30988 
Wasted_Col = 20121 
Wasted_Row = 5912 
Idle = 295736 

BW Util Bottlenecks: 
RCDc_limit = 3852 
RCDWRc_limit = 2471 
WTRc_limit = 3093 
RTWc_limit = 11090 
CCDLc_limit = 12187 
rwq = 0 
CCDLc_limit_alone = 8522 
WTRc_limit_alone = 2592 
RTWc_limit_alone = 7926 

Commands details: 
total_CMD = 352757 
n_nop = 335565 
Read = 11814 
Write = 0 
L2_Alloc = 0 
L2_WB = 3680 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 13831 
total_req = 15494 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 15494 
Row_Bus_Util =  0.004904 
CoL_Bus_Util = 0.043923 
Either_Row_CoL_Bus_Util = 0.048736 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.001861 
queue_avg = 1.009808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00981
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352757 n_nop=337310 n_act=477 n_pre=461 n_ref_event=94701156861968 n_req=12806 n_rd=11088 n_rd_L2_A=0 n_write=0 n_wr_bk=3436 bw_util=0.08235
n_activity=55645 dram_eff=0.522
bk0: 776a 347681i bk1: 760a 347824i bk2: 856a 347468i bk3: 856a 347341i bk4: 768a 347143i bk5: 768a 346822i bk6: 768a 347610i bk7: 768a 346893i bk8: 768a 347328i bk9: 768a 347638i bk10: 592a 348031i bk11: 592a 347904i bk12: 512a 349173i bk13: 512a 349322i bk14: 512a 349642i bk15: 512a 350094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963923
Row_Buffer_Locality_read = 0.979527
Row_Buffer_Locality_write = 0.863213
Bank_Level_Parallism = 1.868754
Bank_Level_Parallism_Col = 1.829088
Bank_Level_Parallism_Ready = 1.146978
write_to_read_ratio_blp_rw_average = 0.413248
GrpLevelPara = 1.469232 

BW Util details:
bwutil = 0.082346 
total_CMD = 352757 
util_bw = 29048 
Wasted_Col = 16228 
Wasted_Row = 3066 
Idle = 304415 

BW Util Bottlenecks: 
RCDc_limit = 2218 
RCDWRc_limit = 1080 
WTRc_limit = 3048 
RTWc_limit = 9413 
CCDLc_limit = 11262 
rwq = 0 
CCDLc_limit_alone = 7857 
WTRc_limit_alone = 2460 
RTWc_limit_alone = 6596 

Commands details: 
total_CMD = 352757 
n_nop = 337310 
Read = 11088 
Write = 0 
L2_Alloc = 0 
L2_WB = 3436 
n_act = 477 
n_pre = 461 
n_ref = 94701156861968 
n_req = 12806 
total_req = 14524 

Dual Bus Interface Util: 
issued_total_row = 938 
issued_total_col = 14524 
Row_Bus_Util =  0.002659 
CoL_Bus_Util = 0.041173 
Either_Row_CoL_Bus_Util = 0.043789 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000971 
queue_avg = 1.043863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45362, Miss = 7042, Miss_rate = 0.155, Pending_hits = 3028, Reservation_fails = 2485
L2_cache_bank[1]: Access = 26128, Miss = 5552, Miss_rate = 0.212, Pending_hits = 2568, Reservation_fails = 1856
L2_cache_bank[2]: Access = 25972, Miss = 5560, Miss_rate = 0.214, Pending_hits = 2502, Reservation_fails = 1482
L2_cache_bank[3]: Access = 25800, Miss = 5552, Miss_rate = 0.215, Pending_hits = 2302, Reservation_fails = 2503
L2_cache_bank[4]: Access = 26208, Miss = 5560, Miss_rate = 0.212, Pending_hits = 2485, Reservation_fails = 1464
L2_cache_bank[5]: Access = 44992, Miss = 6994, Miss_rate = 0.155, Pending_hits = 3162, Reservation_fails = 2869
L2_cache_bank[6]: Access = 25860, Miss = 5560, Miss_rate = 0.215, Pending_hits = 2148, Reservation_fails = 1502
L2_cache_bank[7]: Access = 25768, Miss = 5552, Miss_rate = 0.215, Pending_hits = 2533, Reservation_fails = 1767
L2_cache_bank[8]: Access = 44778, Miss = 6958, Miss_rate = 0.155, Pending_hits = 3103, Reservation_fails = 2655
L2_cache_bank[9]: Access = 25920, Miss = 5544, Miss_rate = 0.214, Pending_hits = 2492, Reservation_fails = 1721
L2_cache_bank[10]: Access = 25732, Miss = 5552, Miss_rate = 0.216, Pending_hits = 2483, Reservation_fails = 1477
L2_cache_bank[11]: Access = 25400, Miss = 5536, Miss_rate = 0.218, Pending_hits = 2195, Reservation_fails = 1502
L2_total_cache_accesses = 367920
L2_total_cache_misses = 70962
L2_total_cache_miss_rate = 0.1929
L2_total_cache_pending_hits = 31001
L2_total_cache_reservation_fails = 23283
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 191447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51088
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1033
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11326
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2350
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 274
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20114
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 822
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 287896
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65222
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 434
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2735
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20114
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=367920
icnt_total_pkts_simt_to_mem=140904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.83114
	minimum = 5
	maximum = 67
Network latency average = 5.80856
	minimum = 5
	maximum = 66
Slowest packet = 475550
Flit latency average = 6.31491
	minimum = 5
	maximum = 65
Slowest flit = 508082
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.015631
	minimum = 0.0046034 (at node 2)
	maximum = 0.052526 (at node 15)
Accepted packet rate average = 0.015631
	minimum = 0.00501653 (at node 17)
	maximum = 0.0223088 (at node 0)
Injected flit rate average = 0.0166136
	minimum = 0.00551818 (at node 2)
	maximum = 0.052526 (at node 15)
Accepted flit rate average= 0.0166136
	minimum = 0.00619688 (at node 17)
	maximum = 0.0223088 (at node 0)
Injected packet length average = 1.06286
Accepted packet length average = 1.06286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2986 (8 samples)
	minimum = 5 (8 samples)
	maximum = 255.375 (8 samples)
Network latency average = 15.4891 (8 samples)
	minimum = 5 (8 samples)
	maximum = 252.625 (8 samples)
Flit latency average = 15.0233 (8 samples)
	minimum = 5 (8 samples)
	maximum = 251.875 (8 samples)
Fragmentation average = 0.000601801 (8 samples)
	minimum = 0 (8 samples)
	maximum = 52.875 (8 samples)
Injected packet rate average = 0.061737 (8 samples)
	minimum = 0.0239641 (8 samples)
	maximum = 0.158933 (8 samples)
Accepted packet rate average = 0.061737 (8 samples)
	minimum = 0.0266768 (8 samples)
	maximum = 0.0922925 (8 samples)
Injected flit rate average = 0.065964 (8 samples)
	minimum = 0.0312624 (8 samples)
	maximum = 0.159121 (8 samples)
Accepted flit rate average = 0.065964 (8 samples)
	minimum = 0.0362063 (8 samples)
	maximum = 0.0922925 (8 samples)
Injected packet size average = 1.06847 (8 samples)
Accepted packet size average = 1.06847 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 518399 (inst/sec)
gpgpu_simulation_rate = 3002 (cycle/sec)
gpgpu_silicon_slowdown = 233177x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (29,29,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 31040
gpu_sim_insn = 20022528
gpu_ipc =     645.0557
gpu_tot_sim_cycle = 298286
gpu_tot_sim_insn = 66160056
gpu_tot_ipc =     221.8007
gpu_tot_issued_cta = 2795
gpu_occupancy = 78.4698% 
gpu_tot_occupancy = 39.6126% 
max_total_param_size = 0
gpu_stall_dramfull = 26177
gpu_stall_icnt2sh    = 74888
partiton_level_parallism =       1.4365
partiton_level_parallism_total  =       0.5125
partiton_level_parallism_util =       1.9506
partiton_level_parallism_util_total  =       1.8355
L2_BW  =     109.2924 GB/Sec
L2_BW_total  =      39.0023 GB/Sec
gpu_total_sim_rate=542295

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1075868
	L1I_total_cache_misses = 12459
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8742
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 7110, Miss_rate = 0.585, Pending_hits = 788, Reservation_fails = 3377
	L1D_cache_core[1]: Access = 12201, Miss = 7173, Miss_rate = 0.588, Pending_hits = 769, Reservation_fails = 2913
	L1D_cache_core[2]: Access = 12010, Miss = 6996, Miss_rate = 0.583, Pending_hits = 626, Reservation_fails = 3912
	L1D_cache_core[3]: Access = 12089, Miss = 7231, Miss_rate = 0.598, Pending_hits = 713, Reservation_fails = 2647
	L1D_cache_core[4]: Access = 12058, Miss = 6922, Miss_rate = 0.574, Pending_hits = 714, Reservation_fails = 1692
	L1D_cache_core[5]: Access = 11930, Miss = 7112, Miss_rate = 0.596, Pending_hits = 651, Reservation_fails = 3254
	L1D_cache_core[6]: Access = 11802, Miss = 6825, Miss_rate = 0.578, Pending_hits = 766, Reservation_fails = 2716
	L1D_cache_core[7]: Access = 11866, Miss = 6813, Miss_rate = 0.574, Pending_hits = 876, Reservation_fails = 3354
	L1D_cache_core[8]: Access = 11994, Miss = 7137, Miss_rate = 0.595, Pending_hits = 842, Reservation_fails = 4415
	L1D_cache_core[9]: Access = 12122, Miss = 7059, Miss_rate = 0.582, Pending_hits = 860, Reservation_fails = 2532
	L1D_cache_core[10]: Access = 11994, Miss = 7045, Miss_rate = 0.587, Pending_hits = 752, Reservation_fails = 3075
	L1D_cache_core[11]: Access = 12250, Miss = 7067, Miss_rate = 0.577, Pending_hits = 721, Reservation_fails = 2571
	L1D_cache_core[12]: Access = 11802, Miss = 7130, Miss_rate = 0.604, Pending_hits = 791, Reservation_fails = 4276
	L1D_cache_core[13]: Access = 12122, Miss = 6993, Miss_rate = 0.577, Pending_hits = 805, Reservation_fails = 2613
	L1D_cache_core[14]: Access = 11738, Miss = 6909, Miss_rate = 0.589, Pending_hits = 762, Reservation_fails = 3263
	L1D_total_cache_accesses = 180131
	L1D_total_cache_misses = 105522
	L1D_total_cache_miss_rate = 0.5858
	L1D_total_cache_pending_hits = 11436
	L1D_total_cache_reservation_fails = 46610
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 65676
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65586
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1063409
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12459
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8742
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46067
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1075868

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 46528
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8742
ctas_completed 2795, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10101, 7152, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3162, 3162, 3162, 3162, 3162, 3162, 3162, 3162, 
gpgpu_n_tot_thrd_icount = 68085600
gpgpu_n_tot_w_icount = 2127675
gpgpu_n_stall_shd_mem = 113012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103033
gpgpu_n_mem_write_global = 46067
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145024
gpgpu_n_store_insn = 737072
gpgpu_n_shmem_insn = 24105416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4876
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:415627	W0_Idle:1793202	W0_Scoreboard:2066150	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1069467	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 824264 {8:103033,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3316824 {72:46067,}
traffic_breakdown_coretomem[INST_ACC_R] = 30144 {8:3768,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16485280 {40:412132,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737072 {8:92134,}
traffic_breakdown_memtocore[INST_ACC_R] = 602880 {40:15072,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 543 
max_icnt2sh_latency = 318 
averagemflatency = 254 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 59 
mrq_lat_table:35790 	14379 	9544 	10719 	17534 	14795 	8491 	2307 	652 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	296079 	189148 	18747 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3500 	206 	75 	137324 	5880 	4810 	899 	188 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53272 	74343 	73320 	95198 	157240 	50742 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	263 	85 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13823     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     18333     25457 
dram[1]:     13294     15709     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     18339     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  9.163120 21.428572 11.146341 38.352940 10.071428 24.140350 13.485148 24.571428 10.162963 26.461538 15.367647 53.400002 20.466667 52.705883 40.809525 179.199997 
dram[1]: 27.227272 23.529411 34.105263 24.148148 24.140350 23.724138 26.461538 28.666666 22.933332 23.724138 34.250000 41.076923 59.733334 59.733334 179.199997 179.199997 
dram[2]: 23.490196  9.449275 32.400002 10.928572 20.848484 11.192000 25.481482 13.570000 29.913044 10.550387 49.818180 14.236111 68.923080 20.311111 179.199997 37.173912 
dram[3]: 23.959999 25.744680 24.923077 34.315788 21.841270 22.557377 26.461538 29.913044 24.571428 23.724138 39.142857 38.142857 59.733334 52.705883 179.199997 179.199997 
dram[4]:  9.492647 24.448980 11.618644 34.315788 10.288889 24.140350 13.445544 25.481482 10.496124 29.913044 16.419355 48.545456 20.333334 59.733334 49.823528 179.199997 
dram[5]: 26.086956 26.355556 32.599998 26.080000 25.481482 21.841270 29.913044 28.666666 23.724138 22.933332 36.827587 39.555557 52.705883 52.705883 179.199997 179.199997 
average row locality = 114241/5004 = 22.829937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       305       336       372       384       411       448       418       448       414       448       325       360       233       256       223       256 
dram[1]:       332       336       384       384       448       448       448       448       448       448       368       360       256       256       256       256 
dram[2]:       332       314       384       372       448       412       448       418       448       411       368       317       256       230       256       223 
dram[3]:       332       340       384       384       448       448       448       448       448       448       368       360       256       256       256       256 
dram[4]:       309       340       373       384       411       448       420       448       411       448       318       360       231       256       220       256 
dram[5]:       336       340       384       384       448       448       448       448       448       448       360       360       256       256       256       256 
total dram writes = 34539
bank skew: 448/220 = 2.04
chip skew: 5880/5633 = 1.04
average mf latency per bank:
dram[0]:      11221      5273      8804      5067      6151      1970      6774      1807      6008      1668      5563      1542      6402      1850      7355      1899
dram[1]:       5366      5110      4988      4965      2111      1937      1974      1889      1692      1645      1565      1540      1925      1946      1890      1941
dram[2]:       5374     10417      4964      9017      1929      6077      1820      6468      1697      5584      1550      5315      1941      5927      1952      6743
dram[3]:       5243      5225      4928      5078      1957      2120      1869      1992      1665      1632      1565      1589      1894      1914      1925      2013
dram[4]:      12196      5241      9656      5234      6456      2007      6649      1795      5913      1621      5506      1585      6655      1996      7604      2007
dram[5]:       5296      5106      5105      5093      2080      1956      1993      1921      1642      1639      1604      1557      1947      1927      2000      1997
maximum mf latency per bank:
dram[0]:        761       456       919       550      1005       907      1197       831       939       422       678       381       616       410       654       422
dram[1]:        481       446       597       507       896       794       813       731       643       554       369       363       402       424       439       398
dram[2]:        482       684       590       980       708      1016       639      1182       471       808       432       772       489       587       453       608
dram[3]:        430       489       475       620       958       926       718       875       544       467       375       417       400       429       419       437
dram[4]:        748       474       930       612       955       883      1116       691       958       428       621       401       719       501       733       440
dram[5]:        480       496       597       513      1022       948       945       852       607       500       448       378       420       409       439       433
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393729 n_nop=369893 n_act=1082 n_pre=1066 n_ref_event=94701154270800 n_req=19122 n_rd=16090 n_rd_L2_A=0 n_write=0 n_wr_bk=5637 bw_util=0.1104
n_activity=91856 dram_eff=0.4731
bk0: 1118a 383374i bk1: 1032a 385248i bk2: 1150a 383688i bk3: 1112a 385822i bk4: 1164a 382939i bk5: 1152a 383586i bk6: 1114a 383869i bk7: 1152a 384741i bk8: 1126a 382948i bk9: 1152a 384504i bk10: 866a 385774i bk11: 888a 386169i bk12: 792a 387904i bk13: 768a 388741i bk14: 736a 388518i bk15: 768a 388752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943991
Row_Buffer_Locality_read = 0.970914
Row_Buffer_Locality_write = 0.801121
Bank_Level_Parallism = 1.953468
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.159086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110365 
total_CMD = 393729 
util_bw = 43454 
Wasted_Col = 27817 
Wasted_Row = 7562 
Idle = 314896 

BW Util Bottlenecks: 
RCDc_limit = 4681 
RCDWRc_limit = 3050 
WTRc_limit = 5214 
RTWc_limit = 17245 
CCDLc_limit = 18041 
rwq = 0 
CCDLc_limit_alone = 11935 
WTRc_limit_alone = 4245 
RTWc_limit_alone = 12108 

Commands details: 
total_CMD = 393729 
n_nop = 369893 
Read = 16090 
Write = 0 
L2_Alloc = 0 
L2_WB = 5637 
n_act = 1082 
n_pre = 1066 
n_ref = 94701154270800 
n_req = 19122 
total_req = 21727 

Dual Bus Interface Util: 
issued_total_row = 2148 
issued_total_col = 21727 
Row_Bus_Util =  0.005456 
CoL_Bus_Util = 0.055183 
Either_Row_CoL_Bus_Util = 0.060539 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.001636 
queue_avg = 1.355953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35595
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393729 n_nop=370564 n_act=632 n_pre=616 n_ref_event=4560869750798743682 n_req=19002 n_rd=16064 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.1114
n_activity=80990 dram_eff=0.5418
bk0: 1032a 385351i bk1: 1032a 385107i bk2: 1104a 385098i bk3: 1112a 384905i bk4: 1152a 382967i bk5: 1152a 383482i bk6: 1152a 384040i bk7: 1152a 383866i bk8: 1152a 384927i bk9: 1152a 384342i bk10: 912a 386045i bk11: 888a 386640i bk12: 768a 387539i bk13: 768a 387636i bk14: 768a 388508i bk15: 768a 388696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967477
Row_Buffer_Locality_read = 0.981823
Row_Buffer_Locality_write = 0.889040
Bank_Level_Parallism = 2.092535
Bank_Level_Parallism_Col = 2.073126
Bank_Level_Parallism_Ready = 1.171017
write_to_read_ratio_blp_rw_average = 0.454599
GrpLevelPara = 1.536796 

BW Util details:
bwutil = 0.111447 
total_CMD = 393729 
util_bw = 43880 
Wasted_Col = 24270 
Wasted_Row = 4143 
Idle = 321436 

BW Util Bottlenecks: 
RCDc_limit = 2768 
RCDWRc_limit = 1403 
WTRc_limit = 5668 
RTWc_limit = 16749 
CCDLc_limit = 18094 
rwq = 0 
CCDLc_limit_alone = 11547 
WTRc_limit_alone = 4436 
RTWc_limit_alone = 11434 

Commands details: 
total_CMD = 393729 
n_nop = 370564 
Read = 16064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 632 
n_pre = 616 
n_ref = 4560869750798743682 
n_req = 19002 
total_req = 21940 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 21940 
Row_Bus_Util =  0.003170 
CoL_Bus_Util = 0.055724 
Either_Row_CoL_Bus_Util = 0.058835 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.000993 
queue_avg = 1.566966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56697
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393729 n_nop=369929 n_act=1069 n_pre=1053 n_ref_event=0 n_req=19102 n_rd=16072 n_rd_L2_A=0 n_write=0 n_wr_bk=5637 bw_util=0.1103
n_activity=91509 dram_eff=0.4745
bk0: 1032a 385940i bk1: 1124a 383416i bk2: 1104a 385242i bk3: 1156a 383492i bk4: 1152a 384270i bk5: 1154a 383115i bk6: 1152a 384419i bk7: 1110a 383106i bk8: 1152a 385180i bk9: 1118a 383413i bk10: 912a 386896i bk11: 848a 386424i bk12: 768a 387524i bk13: 788a 387586i bk14: 768a 388522i bk15: 734a 388529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944770
Row_Buffer_Locality_read = 0.971317
Row_Buffer_Locality_write = 0.803960
Bank_Level_Parallism = 1.961351
Bank_Level_Parallism_Col = 1.924889
Bank_Level_Parallism_Ready = 1.157315
write_to_read_ratio_blp_rw_average = 0.463255
GrpLevelPara = 1.475710 

BW Util details:
bwutil = 0.110274 
total_CMD = 393729 
util_bw = 43418 
Wasted_Col = 27802 
Wasted_Row = 7146 
Idle = 315363 

BW Util Bottlenecks: 
RCDc_limit = 4669 
RCDWRc_limit = 2875 
WTRc_limit = 4952 
RTWc_limit = 17857 
CCDLc_limit = 17779 
rwq = 0 
CCDLc_limit_alone = 11652 
WTRc_limit_alone = 4018 
RTWc_limit_alone = 12664 

Commands details: 
total_CMD = 393729 
n_nop = 369929 
Read = 16072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5637 
n_act = 1069 
n_pre = 1053 
n_ref = 0 
n_req = 19102 
total_req = 21709 

Dual Bus Interface Util: 
issued_total_row = 2122 
issued_total_col = 21709 
Row_Bus_Util =  0.005389 
CoL_Bus_Util = 0.055137 
Either_Row_CoL_Bus_Util = 0.060448 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001303 
queue_avg = 1.344501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3445
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393729 n_nop=370537 n_act=636 n_pre=620 n_ref_event=13984 n_req=19012 n_rd=16072 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.1115
n_activity=81584 dram_eff=0.5381
bk0: 1032a 385064i bk1: 1040a 385631i bk2: 1104a 385163i bk3: 1112a 385332i bk4: 1152a 383515i bk5: 1152a 383563i bk6: 1152a 384267i bk7: 1152a 383937i bk8: 1152a 384389i bk9: 1152a 384238i bk10: 912a 386398i bk11: 888a 385926i bk12: 768a 387670i bk13: 768a 387589i bk14: 768a 388702i bk15: 768a 388029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967336
Row_Buffer_Locality_read = 0.981832
Row_Buffer_Locality_write = 0.888095
Bank_Level_Parallism = 2.081053
Bank_Level_Parallism_Col = 2.061721
Bank_Level_Parallism_Ready = 1.174154
write_to_read_ratio_blp_rw_average = 0.468974
GrpLevelPara = 1.531911 

BW Util details:
bwutil = 0.111508 
total_CMD = 393729 
util_bw = 43904 
Wasted_Col = 24558 
Wasted_Row = 4171 
Idle = 321096 

BW Util Bottlenecks: 
RCDc_limit = 2843 
RCDWRc_limit = 1388 
WTRc_limit = 5015 
RTWc_limit = 17355 
CCDLc_limit = 18099 
rwq = 0 
CCDLc_limit_alone = 11639 
WTRc_limit_alone = 3988 
RTWc_limit_alone = 11922 

Commands details: 
total_CMD = 393729 
n_nop = 370537 
Read = 16072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 636 
n_pre = 620 
n_ref = 13984 
n_req = 19012 
total_req = 21952 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 21952 
Row_Bus_Util =  0.003190 
CoL_Bus_Util = 0.055754 
Either_Row_CoL_Bus_Util = 0.058903 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000690 
queue_avg = 1.538139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393729 n_nop=370052 n_act=1044 n_pre=1028 n_ref_event=0 n_req=19033 n_rd=16006 n_rd_L2_A=0 n_write=0 n_wr_bk=5633 bw_util=0.1099
n_activity=90455 dram_eff=0.4784
bk0: 1114a 383178i bk1: 1028a 385292i bk2: 1148a 383715i bk3: 1112a 385541i bk4: 1144a 383256i bk5: 1152a 384156i bk6: 1108a 383990i bk7: 1152a 384723i bk8: 1112a 383229i bk9: 1152a 385292i bk10: 844a 386160i bk11: 888a 386407i bk12: 788a 387752i bk13: 768a 388029i bk14: 728a 388961i bk15: 768a 388883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945936
Row_Buffer_Locality_read = 0.972385
Row_Buffer_Locality_write = 0.806079
Bank_Level_Parallism = 1.954907
Bank_Level_Parallism_Col = 1.919562
Bank_Level_Parallism_Ready = 1.140390
write_to_read_ratio_blp_rw_average = 0.468236
GrpLevelPara = 1.467725 

BW Util details:
bwutil = 0.109918 
total_CMD = 393729 
util_bw = 43278 
Wasted_Col = 27506 
Wasted_Row = 6971 
Idle = 315974 

BW Util Bottlenecks: 
RCDc_limit = 4492 
RCDWRc_limit = 2923 
WTRc_limit = 4881 
RTWc_limit = 17724 
CCDLc_limit = 17803 
rwq = 0 
CCDLc_limit_alone = 11600 
WTRc_limit_alone = 4004 
RTWc_limit_alone = 12398 

Commands details: 
total_CMD = 393729 
n_nop = 370052 
Read = 16006 
Write = 0 
L2_Alloc = 0 
L2_WB = 5633 
n_act = 1044 
n_pre = 1028 
n_ref = 0 
n_req = 19033 
total_req = 21639 

Dual Bus Interface Util: 
issued_total_row = 2072 
issued_total_col = 21639 
Row_Bus_Util =  0.005263 
CoL_Bus_Util = 0.054959 
Either_Row_CoL_Bus_Util = 0.060135 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001436 
queue_avg = 1.318613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31861
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393729 n_nop=370607 n_act=625 n_pre=609 n_ref_event=94701156861968 n_req=18970 n_rd=16032 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.1113
n_activity=80413 dram_eff=0.5449
bk0: 1032a 385467i bk1: 1016a 385678i bk2: 1112a 385461i bk3: 1112a 384810i bk4: 1152a 383741i bk5: 1152a 383650i bk6: 1152a 384356i bk7: 1152a 383576i bk8: 1152a 384863i bk9: 1152a 384002i bk10: 888a 385813i bk11: 888a 385885i bk12: 768a 387360i bk13: 768a 387422i bk14: 768a 388274i bk15: 768a 388987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967844
Row_Buffer_Locality_read = 0.982098
Row_Buffer_Locality_write = 0.890061
Bank_Level_Parallism = 2.113840
Bank_Level_Parallism_Col = 2.086053
Bank_Level_Parallism_Ready = 1.180109
write_to_read_ratio_blp_rw_average = 0.465266
GrpLevelPara = 1.549988 

BW Util details:
bwutil = 0.111285 
total_CMD = 393729 
util_bw = 43816 
Wasted_Col = 23929 
Wasted_Row = 3784 
Idle = 322200 

BW Util Bottlenecks: 
RCDc_limit = 2703 
RCDWRc_limit = 1390 
WTRc_limit = 5421 
RTWc_limit = 16807 
CCDLc_limit = 17715 
rwq = 0 
CCDLc_limit_alone = 11321 
WTRc_limit_alone = 4295 
RTWc_limit_alone = 11539 

Commands details: 
total_CMD = 393729 
n_nop = 370607 
Read = 16032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 625 
n_pre = 609 
n_ref = 94701156861968 
n_req = 18970 
total_req = 21908 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 21908 
Row_Bus_Util =  0.003134 
CoL_Bus_Util = 0.055642 
Either_Row_CoL_Bus_Util = 0.058726 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.000865 
queue_avg = 1.547493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61600, Miss = 8762, Miss_rate = 0.142, Pending_hits = 4061, Reservation_fails = 2949
L2_cache_bank[1]: Access = 37688, Miss = 8024, Miss_rate = 0.213, Pending_hits = 3653, Reservation_fails = 1896
L2_cache_bank[2]: Access = 36900, Miss = 8040, Miss_rate = 0.218, Pending_hits = 3489, Reservation_fails = 1519
L2_cache_bank[3]: Access = 37360, Miss = 8024, Miss_rate = 0.215, Pending_hits = 3181, Reservation_fails = 2541
L2_cache_bank[4]: Access = 37412, Miss = 8040, Miss_rate = 0.215, Pending_hits = 3550, Reservation_fails = 1503
L2_cache_bank[5]: Access = 61678, Miss = 8714, Miss_rate = 0.141, Pending_hits = 4310, Reservation_fails = 3595
L2_cache_bank[6]: Access = 37052, Miss = 8040, Miss_rate = 0.217, Pending_hits = 3004, Reservation_fails = 1538
L2_cache_bank[7]: Access = 37164, Miss = 8032, Miss_rate = 0.216, Pending_hits = 3594, Reservation_fails = 1901
L2_cache_bank[8]: Access = 61046, Miss = 8674, Miss_rate = 0.142, Pending_hits = 4144, Reservation_fails = 3234
L2_cache_bank[9]: Access = 37536, Miss = 8020, Miss_rate = 0.214, Pending_hits = 3531, Reservation_fails = 1864
L2_cache_bank[10]: Access = 36984, Miss = 8024, Miss_rate = 0.217, Pending_hits = 3497, Reservation_fails = 1516
L2_cache_bank[11]: Access = 36948, Miss = 8008, Miss_rate = 0.217, Pending_hits = 3039, Reservation_fails = 1545
L2_total_cache_accesses = 519368
L2_total_cache_misses = 98402
L2_total_cache_miss_rate = 0.1895
L2_total_cache_pending_hits = 43053
L2_total_cache_reservation_fails = 25601
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1033
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11546
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 279
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20481
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 837
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 412132
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 92134
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 826
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4294
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20481
L2_cache_data_port_util = 0.106
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=519368
icnt_total_pkts_simt_to_mem=198950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.813
	minimum = 5
	maximum = 962
Network latency average = 44.3887
	minimum = 5
	maximum = 962
Slowest packet = 481306
Flit latency average = 41.8108
	minimum = 5
	maximum = 962
Slowest flit = 513917
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.233913
	minimum = 0.0919137 (at node 6)
	maximum = 0.537564 (at node 20)
Accepted packet rate average = 0.233913
	minimum = 0.10799 (at node 17)
	maximum = 0.340077 (at node 1)
Injected flit rate average = 0.249969
	minimum = 0.120264 (at node 6)
	maximum = 0.537564 (at node 20)
Accepted flit rate average= 0.249969
	minimum = 0.147938 (at node 17)
	maximum = 0.340077 (at node 1)
Injected packet length average = 1.06864
Accepted packet length average = 1.06864
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6891 (9 samples)
	minimum = 5 (9 samples)
	maximum = 333.889 (9 samples)
Network latency average = 18.7002 (9 samples)
	minimum = 5 (9 samples)
	maximum = 331.444 (9 samples)
Flit latency average = 17.9997 (9 samples)
	minimum = 5 (9 samples)
	maximum = 330.778 (9 samples)
Fragmentation average = 0.000534934 (9 samples)
	minimum = 0 (9 samples)
	maximum = 47 (9 samples)
Injected packet rate average = 0.0808677 (9 samples)
	minimum = 0.031514 (9 samples)
	maximum = 0.201003 (9 samples)
Accepted packet rate average = 0.0808677 (9 samples)
	minimum = 0.0357116 (9 samples)
	maximum = 0.119824 (9 samples)
Injected flit rate average = 0.086409 (9 samples)
	minimum = 0.0411515 (9 samples)
	maximum = 0.20117 (9 samples)
Accepted flit rate average = 0.086409 (9 samples)
	minimum = 0.0486209 (9 samples)
	maximum = 0.119824 (9 samples)
Injected packet size average = 1.06852 (9 samples)
Accepted packet size average = 1.06852 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 2 sec (122 sec)
gpgpu_simulation_rate = 542295 (inst/sec)
gpgpu_simulation_rate = 2444 (cycle/sec)
gpgpu_silicon_slowdown = 286415x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 29669
gpu_sim_insn = 19880
gpu_ipc =       0.6701
gpu_tot_sim_cycle = 327955
gpu_tot_sim_insn = 66179936
gpu_tot_ipc =     201.7958
gpu_tot_issued_cta = 2796
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.2680% 
max_total_param_size = 0
gpu_stall_dramfull = 26177
gpu_stall_icnt2sh    = 74888
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4663
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8350
L2_BW  =       0.1072 GB/Sec
L2_BW_total  =      35.4836 GB/Sec
gpu_total_sim_rate=533709

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1077540
	L1I_total_cache_misses = 12471
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8742
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 7110, Miss_rate = 0.585, Pending_hits = 788, Reservation_fails = 3377
	L1D_cache_core[1]: Access = 12201, Miss = 7173, Miss_rate = 0.588, Pending_hits = 769, Reservation_fails = 2913
	L1D_cache_core[2]: Access = 12010, Miss = 6996, Miss_rate = 0.583, Pending_hits = 626, Reservation_fails = 3912
	L1D_cache_core[3]: Access = 12089, Miss = 7231, Miss_rate = 0.598, Pending_hits = 713, Reservation_fails = 2647
	L1D_cache_core[4]: Access = 12058, Miss = 6922, Miss_rate = 0.574, Pending_hits = 714, Reservation_fails = 1692
	L1D_cache_core[5]: Access = 11930, Miss = 7112, Miss_rate = 0.596, Pending_hits = 651, Reservation_fails = 3254
	L1D_cache_core[6]: Access = 11802, Miss = 6825, Miss_rate = 0.578, Pending_hits = 766, Reservation_fails = 2716
	L1D_cache_core[7]: Access = 11866, Miss = 6813, Miss_rate = 0.574, Pending_hits = 876, Reservation_fails = 3354
	L1D_cache_core[8]: Access = 11994, Miss = 7137, Miss_rate = 0.595, Pending_hits = 842, Reservation_fails = 4415
	L1D_cache_core[9]: Access = 12122, Miss = 7059, Miss_rate = 0.582, Pending_hits = 860, Reservation_fails = 2532
	L1D_cache_core[10]: Access = 12025, Miss = 7061, Miss_rate = 0.587, Pending_hits = 752, Reservation_fails = 3075
	L1D_cache_core[11]: Access = 12250, Miss = 7067, Miss_rate = 0.577, Pending_hits = 721, Reservation_fails = 2571
	L1D_cache_core[12]: Access = 11802, Miss = 7130, Miss_rate = 0.604, Pending_hits = 791, Reservation_fails = 4276
	L1D_cache_core[13]: Access = 12122, Miss = 6993, Miss_rate = 0.577, Pending_hits = 805, Reservation_fails = 2613
	L1D_cache_core[14]: Access = 11738, Miss = 6909, Miss_rate = 0.589, Pending_hits = 762, Reservation_fails = 3263
	L1D_total_cache_accesses = 180162
	L1D_total_cache_misses = 105538
	L1D_total_cache_miss_rate = 0.5858
	L1D_total_cache_pending_hits = 11436
	L1D_total_cache_reservation_fails = 46610
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 65682
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1065069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12471
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8742
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134080
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46082
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1077540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 46528
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8742
ctas_completed 2796, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10101, 7152, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3162, 3162, 3162, 3162, 3162, 3162, 3162, 3162, 
gpgpu_n_tot_thrd_icount = 68179968
gpgpu_n_tot_w_icount = 2130624
gpgpu_n_stall_shd_mem = 113516
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103049
gpgpu_n_mem_write_global = 46082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145280
gpgpu_n_store_insn = 737312
gpgpu_n_shmem_insn = 24110112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4876
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:415627	W0_Idle:1828006	W0_Scoreboard:2087733	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:107354	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1072416	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 824392 {8:103049,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3317904 {72:46082,}
traffic_breakdown_coretomem[INST_ACC_R] = 30240 {8:3780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16487840 {40:412196,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737312 {8:92164,}
traffic_breakdown_memtocore[INST_ACC_R] = 604800 {40:15120,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 543 
max_icnt2sh_latency = 318 
averagemflatency = 254 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 59 
mrq_lat_table:35879 	14397 	9544 	10719 	17562 	14795 	8491 	2307 	652 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	296161 	189160 	18747 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3512 	206 	75 	137355 	5880 	4810 	899 	188 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53366 	74343 	73320 	95198 	157240 	50742 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	88 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13823     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     18333     25457 
dram[1]:     13294     15709     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     18339     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  9.069930 21.428572 11.146341 38.352940 10.170213 24.140350 13.485148 24.571428 10.162963 26.461538 15.367647 53.400002 20.152174 52.705883 40.809525 179.199997 
dram[1]: 26.799999 23.529411 34.105263 24.148148 24.140350 23.724138 26.461538 28.666666 22.933332 23.724138 34.250000 41.076923 56.125000 59.733334 179.199997 179.199997 
dram[2]: 23.192308  9.449275 32.400002 10.928572 20.848484 11.261905 25.481482 13.570000 29.913044 10.550387 49.818180 14.236111 64.142860 19.978260 179.199997 37.173912 
dram[3]: 23.647058 25.744680 24.923077 34.315788 21.841270 22.557377 26.461538 29.913044 24.571428 23.724138 39.142857 38.142857 56.125000 52.705883 179.199997 179.199997 
dram[4]:  9.481751 24.448980 11.618644 34.315788 10.360294 24.140350 13.445544 25.481482 10.496124 29.913044 16.419355 48.545456 20.043478 59.733334 49.823528 179.199997 
dram[5]: 25.702127 26.355556 32.599998 26.080000 25.481482 21.841270 29.913044 28.666666 23.724138 22.933332 36.827587 39.555557 49.888889 52.705883 179.199997 179.199997 
average row locality = 114376/5021 = 22.779526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       307       336       372       384       411       448       418       448       414       448       325       360       245       256       223       256 
dram[1]:       332       336       384       384       448       448       448       448       448       448       368       360       260       256       256       256 
dram[2]:       332       314       384       372       448       412       448       418       448       411       368       317       260       240       256       223 
dram[3]:       332       340       384       384       448       448       448       448       448       448       368       360       260       256       256       256 
dram[4]:       309       340       373       384       411       448       420       448       411       448       318       360       245       256       220       256 
dram[5]:       336       340       384       384       448       448       448       448       448       448       360       360       260       256       256       256 
total dram writes = 34593
bank skew: 448/220 = 2.04
chip skew: 5884/5647 = 1.04
average mf latency per bank:
dram[0]:      11147      5273      8804      5067      6169      1970      6774      1807      6008      1668      5563      1542      6089      1850      7355      1899
dram[1]:       5366      5110      4988      4965      2111      1937      1974      1889      1692      1645      1565      1540      1896      1946      1890      1941
dram[2]:       5374     10417      4964      9017      1929      6092      1820      6468      1697      5584      1550      5315      1911      5680      1952      6743
dram[3]:       5243      5225      4928      5078      1957      2120      1869      1992      1665      1632      1565      1589      1865      1914      1925      2013
dram[4]:      12196      5241      9656      5234      6472      2007      6649      1795      5913      1621      5506      1585      6275      1996      7604      2007
dram[5]:       5296      5106      5105      5093      2080      1956      1993      1921      1642      1639      1604      1557      1918      1927      2000      1997
maximum mf latency per bank:
dram[0]:        761       456       919       550      1005       907      1197       831       939       422       678       381       616       410       654       422
dram[1]:        481       446       597       507       896       794       813       731       643       554       369       363       402       424       439       398
dram[2]:        482       684       590       980       708      1016       639      1182       471       808       432       772       489       587       453       608
dram[3]:        430       489       475       620       958       926       718       875       544       467       375       417       400       429       419       437
dram[4]:        748       474       930       612       955       883      1116       691       958       428       621       401       719       501       733       440
dram[5]:        480       496       597       513      1022       948       945       852       607       500       448       378       420       409       439       433
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432891 n_nop=409005 n_act=1086 n_pre=1070 n_ref_event=94701154270800 n_req=19157 n_rd=16118 n_rd_L2_A=0 n_write=0 n_wr_bk=5651 bw_util=0.1006
n_activity=92182 dram_eff=0.4723
bk0: 1122a 422478i bk1: 1032a 424409i bk2: 1150a 422849i bk3: 1112a 424983i bk4: 1188a 422047i bk5: 1152a 422747i bk6: 1114a 423031i bk7: 1152a 423903i bk8: 1126a 422110i bk9: 1152a 423666i bk10: 866a 424937i bk11: 888a 425332i bk12: 792a 426906i bk13: 768a 427903i bk14: 736a 427680i bk15: 768a 427914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943885
Row_Buffer_Locality_read = 0.970840
Row_Buffer_Locality_write = 0.800921
Bank_Level_Parallism = 1.951468
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.158780
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.100575 
total_CMD = 432891 
util_bw = 43538 
Wasted_Col = 27936 
Wasted_Row = 7603 
Idle = 353814 

BW Util Bottlenecks: 
RCDc_limit = 4705 
RCDWRc_limit = 3063 
WTRc_limit = 5214 
RTWc_limit = 17323 
CCDLc_limit = 18091 
rwq = 0 
CCDLc_limit_alone = 11961 
WTRc_limit_alone = 4245 
RTWc_limit_alone = 12162 

Commands details: 
total_CMD = 432891 
n_nop = 409005 
Read = 16118 
Write = 0 
L2_Alloc = 0 
L2_WB = 5651 
n_act = 1086 
n_pre = 1070 
n_ref = 94701154270800 
n_req = 19157 
total_req = 21769 

Dual Bus Interface Util: 
issued_total_row = 2156 
issued_total_col = 21769 
Row_Bus_Util =  0.004980 
CoL_Bus_Util = 0.050287 
Either_Row_CoL_Bus_Util = 0.055178 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.001633 
queue_avg = 1.233717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23372
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432891 n_nop=409710 n_act=634 n_pre=618 n_ref_event=4560869750798743682 n_req=19012 n_rd=16072 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.1014
n_activity=81084 dram_eff=0.5415
bk0: 1040a 424479i bk1: 1032a 424266i bk2: 1104a 424258i bk3: 1112a 424065i bk4: 1152a 422128i bk5: 1152a 422644i bk6: 1152a 423202i bk7: 1152a 423028i bk8: 1152a 424090i bk9: 1152a 423506i bk10: 912a 425209i bk11: 888a 425804i bk12: 768a 426631i bk13: 768a 426797i bk14: 768a 427670i bk15: 768a 427858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967389
Row_Buffer_Locality_read = 0.981770
Row_Buffer_Locality_write = 0.888776
Bank_Level_Parallism = 2.091960
Bank_Level_Parallism_Col = 2.072471
Bank_Level_Parallism_Ready = 1.170923
write_to_read_ratio_blp_rw_average = 0.454828
GrpLevelPara = 1.536303 

BW Util details:
bwutil = 0.101420 
total_CMD = 432891 
util_bw = 43904 
Wasted_Col = 24310 
Wasted_Row = 4155 
Idle = 360522 

BW Util Bottlenecks: 
RCDc_limit = 2780 
RCDWRc_limit = 1409 
WTRc_limit = 5668 
RTWc_limit = 16775 
CCDLc_limit = 18109 
rwq = 0 
CCDLc_limit_alone = 11554 
WTRc_limit_alone = 4436 
RTWc_limit_alone = 11452 

Commands details: 
total_CMD = 432891 
n_nop = 409710 
Read = 16072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 634 
n_pre = 618 
n_ref = 4560869750798743682 
n_req = 19012 
total_req = 21952 

Dual Bus Interface Util: 
issued_total_row = 1252 
issued_total_col = 21952 
Row_Bus_Util =  0.002892 
CoL_Bus_Util = 0.050710 
Either_Row_CoL_Bus_Util = 0.053549 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.000992 
queue_avg = 1.425380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42538
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432891 n_nop=409041 n_act=1073 n_pre=1057 n_ref_event=0 n_req=19137 n_rd=16100 n_rd_L2_A=0 n_write=0 n_wr_bk=5651 bw_util=0.1005
n_activity=91802 dram_eff=0.4739
bk0: 1040a 425068i bk1: 1124a 422576i bk2: 1104a 424403i bk3: 1156a 422653i bk4: 1152a 423431i bk5: 1174a 422230i bk6: 1152a 423580i bk7: 1110a 422268i bk8: 1152a 424343i bk9: 1118a 422577i bk10: 912a 426060i bk11: 848a 425588i bk12: 768a 426616i bk13: 788a 426610i bk14: 768a 427682i bk15: 734a 427690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944662
Row_Buffer_Locality_read = 0.971242
Row_Buffer_Locality_write = 0.803754
Bank_Level_Parallism = 1.959915
Bank_Level_Parallism_Col = 1.923225
Bank_Level_Parallism_Ready = 1.157012
write_to_read_ratio_blp_rw_average = 0.464051
GrpLevelPara = 1.474360 

BW Util details:
bwutil = 0.100492 
total_CMD = 432891 
util_bw = 43502 
Wasted_Col = 27924 
Wasted_Row = 7170 
Idle = 354295 

BW Util Bottlenecks: 
RCDc_limit = 4693 
RCDWRc_limit = 2887 
WTRc_limit = 4952 
RTWc_limit = 17948 
CCDLc_limit = 17831 
rwq = 0 
CCDLc_limit_alone = 11676 
WTRc_limit_alone = 4018 
RTWc_limit_alone = 12727 

Commands details: 
total_CMD = 432891 
n_nop = 409041 
Read = 16100 
Write = 0 
L2_Alloc = 0 
L2_WB = 5651 
n_act = 1073 
n_pre = 1057 
n_ref = 0 
n_req = 19137 
total_req = 21751 

Dual Bus Interface Util: 
issued_total_row = 2130 
issued_total_col = 21751 
Row_Bus_Util =  0.004920 
CoL_Bus_Util = 0.050246 
Either_Row_CoL_Bus_Util = 0.055095 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.001300 
queue_avg = 1.223222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432891 n_nop=409683 n_act=638 n_pre=622 n_ref_event=13984 n_req=19022 n_rd=16080 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.1015
n_activity=81678 dram_eff=0.5378
bk0: 1040a 424192i bk1: 1040a 424790i bk2: 1104a 424323i bk3: 1112a 424492i bk4: 1152a 422675i bk5: 1152a 422724i bk6: 1152a 423428i bk7: 1152a 423099i bk8: 1152a 423552i bk9: 1152a 423402i bk10: 912a 425562i bk11: 888a 425091i bk12: 768a 426763i bk13: 768a 426751i bk14: 768a 427864i bk15: 768a 427191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967248
Row_Buffer_Locality_read = 0.981779
Row_Buffer_Locality_write = 0.887831
Bank_Level_Parallism = 2.080493
Bank_Level_Parallism_Col = 2.061080
Bank_Level_Parallism_Ready = 1.174059
write_to_read_ratio_blp_rw_average = 0.469190
GrpLevelPara = 1.531425 

BW Util details:
bwutil = 0.101476 
total_CMD = 432891 
util_bw = 43928 
Wasted_Col = 24598 
Wasted_Row = 4183 
Idle = 360182 

BW Util Bottlenecks: 
RCDc_limit = 2855 
RCDWRc_limit = 1394 
WTRc_limit = 5015 
RTWc_limit = 17381 
CCDLc_limit = 18114 
rwq = 0 
CCDLc_limit_alone = 11646 
WTRc_limit_alone = 3988 
RTWc_limit_alone = 11940 

Commands details: 
total_CMD = 432891 
n_nop = 409683 
Read = 16080 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 638 
n_pre = 622 
n_ref = 13984 
n_req = 19022 
total_req = 21964 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 21964 
Row_Bus_Util =  0.002911 
CoL_Bus_Util = 0.050738 
Either_Row_CoL_Bus_Util = 0.053612 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000689 
queue_avg = 1.399165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432891 n_nop=409166 n_act=1047 n_pre=1031 n_ref_event=0 n_req=19068 n_rd=16034 n_rd_L2_A=0 n_write=0 n_wr_bk=5647 bw_util=0.1002
n_activity=90741 dram_eff=0.4779
bk0: 1122a 422304i bk1: 1028a 424451i bk2: 1148a 422875i bk3: 1112a 424701i bk4: 1164a 422370i bk5: 1152a 423317i bk6: 1108a 423153i bk7: 1152a 423886i bk8: 1112a 422392i bk9: 1152a 424455i bk10: 844a 425323i bk11: 888a 425570i bk12: 788a 426751i bk13: 768a 427191i bk14: 728a 428123i bk15: 768a 428045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945878
Row_Buffer_Locality_read = 0.972309
Row_Buffer_Locality_write = 0.806196
Bank_Level_Parallism = 1.953274
Bank_Level_Parallism_Col = 1.917833
Bank_Level_Parallism_Ready = 1.140119
write_to_read_ratio_blp_rw_average = 0.468827
GrpLevelPara = 1.466459 

BW Util details:
bwutil = 0.100168 
total_CMD = 432891 
util_bw = 43362 
Wasted_Col = 27618 
Wasted_Row = 6990 
Idle = 354921 

BW Util Bottlenecks: 
RCDc_limit = 4516 
RCDWRc_limit = 2929 
WTRc_limit = 4884 
RTWc_limit = 17802 
CCDLc_limit = 17852 
rwq = 0 
CCDLc_limit_alone = 11625 
WTRc_limit_alone = 4007 
RTWc_limit_alone = 12452 

Commands details: 
total_CMD = 432891 
n_nop = 409166 
Read = 16034 
Write = 0 
L2_Alloc = 0 
L2_WB = 5647 
n_act = 1047 
n_pre = 1031 
n_ref = 0 
n_req = 19068 
total_req = 21681 

Dual Bus Interface Util: 
issued_total_row = 2078 
issued_total_col = 21681 
Row_Bus_Util =  0.004800 
CoL_Bus_Util = 0.050084 
Either_Row_CoL_Bus_Util = 0.054806 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001433 
queue_avg = 1.199683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432891 n_nop=409753 n_act=627 n_pre=611 n_ref_event=94701156861968 n_req=18980 n_rd=16040 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.1013
n_activity=80507 dram_eff=0.5445
bk0: 1040a 424595i bk1: 1016a 424837i bk2: 1112a 424622i bk3: 1112a 423971i bk4: 1152a 422902i bk5: 1152a 422812i bk6: 1152a 423518i bk7: 1152a 422738i bk8: 1152a 424026i bk9: 1152a 423166i bk10: 888a 424977i bk11: 888a 425049i bk12: 768a 426453i bk13: 768a 426583i bk14: 768a 427435i bk15: 768a 428148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967756
Row_Buffer_Locality_read = 0.982045
Row_Buffer_Locality_write = 0.889796
Bank_Level_Parallism = 2.113252
Bank_Level_Parallism_Col = 2.085399
Bank_Level_Parallism_Ready = 1.180011
write_to_read_ratio_blp_rw_average = 0.465479
GrpLevelPara = 1.549488 

BW Util details:
bwutil = 0.101273 
total_CMD = 432891 
util_bw = 43840 
Wasted_Col = 23969 
Wasted_Row = 3796 
Idle = 361286 

BW Util Bottlenecks: 
RCDc_limit = 2715 
RCDWRc_limit = 1396 
WTRc_limit = 5421 
RTWc_limit = 16833 
CCDLc_limit = 17730 
rwq = 0 
CCDLc_limit_alone = 11328 
WTRc_limit_alone = 4295 
RTWc_limit_alone = 11557 

Commands details: 
total_CMD = 432891 
n_nop = 409753 
Read = 16040 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 627 
n_pre = 611 
n_ref = 94701156861968 
n_req = 18980 
total_req = 21920 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 21920 
Row_Bus_Util =  0.002860 
CoL_Bus_Util = 0.050636 
Either_Row_CoL_Bus_Util = 0.053450 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000864 
queue_avg = 1.407668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40767

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61642, Miss = 8790, Miss_rate = 0.143, Pending_hits = 4061, Reservation_fails = 2949
L2_cache_bank[1]: Access = 37688, Miss = 8024, Miss_rate = 0.213, Pending_hits = 3653, Reservation_fails = 1896
L2_cache_bank[2]: Access = 36908, Miss = 8048, Miss_rate = 0.218, Pending_hits = 3489, Reservation_fails = 1519
L2_cache_bank[3]: Access = 37360, Miss = 8024, Miss_rate = 0.215, Pending_hits = 3181, Reservation_fails = 2541
L2_cache_bank[4]: Access = 37420, Miss = 8048, Miss_rate = 0.215, Pending_hits = 3550, Reservation_fails = 1503
L2_cache_bank[5]: Access = 61708, Miss = 8734, Miss_rate = 0.142, Pending_hits = 4310, Reservation_fails = 3595
L2_cache_bank[6]: Access = 37060, Miss = 8048, Miss_rate = 0.217, Pending_hits = 3004, Reservation_fails = 1538
L2_cache_bank[7]: Access = 37164, Miss = 8032, Miss_rate = 0.216, Pending_hits = 3594, Reservation_fails = 1901
L2_cache_bank[8]: Access = 61084, Miss = 8702, Miss_rate = 0.142, Pending_hits = 4144, Reservation_fails = 3234
L2_cache_bank[9]: Access = 37536, Miss = 8020, Miss_rate = 0.214, Pending_hits = 3531, Reservation_fails = 1864
L2_cache_bank[10]: Access = 36992, Miss = 8032, Miss_rate = 0.217, Pending_hits = 3497, Reservation_fails = 1516
L2_cache_bank[11]: Access = 36948, Miss = 8008, Miss_rate = 0.217, Pending_hits = 3039, Reservation_fails = 1545
L2_total_cache_accesses = 519510
L2_total_cache_misses = 98510
L2_total_cache_miss_rate = 0.1896
L2_total_cache_pending_hits = 43053
L2_total_cache_reservation_fails = 25601
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71789
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1033
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11550
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 290
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20481
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 870
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 412196
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 92164
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 826
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4294
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20481
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=519510
icnt_total_pkts_simt_to_mem=199008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 672387
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 718318
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000230943
	minimum = 0 (at node 0)
	maximum = 0.00144932 (at node 10)
Accepted packet rate average = 0.000230943
	minimum = 0 (at node 0)
	maximum = 0.00478614 (at node 10)
Injected flit rate average = 0.000249668
	minimum = 0 (at node 0)
	maximum = 0.0019549 (at node 10)
Accepted flit rate average= 0.000249668
	minimum = 0 (at node 0)
	maximum = 0.00478614 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2505 (10 samples)
	minimum = 5 (10 samples)
	maximum = 301.7 (10 samples)
Network latency average = 17.3383 (10 samples)
	minimum = 5 (10 samples)
	maximum = 298.9 (10 samples)
Flit latency average = 16.6998 (10 samples)
	minimum = 5 (10 samples)
	maximum = 298.2 (10 samples)
Fragmentation average = 0.000481441 (10 samples)
	minimum = 0 (10 samples)
	maximum = 42.3 (10 samples)
Injected packet rate average = 0.072804 (10 samples)
	minimum = 0.0283626 (10 samples)
	maximum = 0.181047 (10 samples)
Accepted packet rate average = 0.072804 (10 samples)
	minimum = 0.0321404 (10 samples)
	maximum = 0.10832 (10 samples)
Injected flit rate average = 0.0777931 (10 samples)
	minimum = 0.0370363 (10 samples)
	maximum = 0.181249 (10 samples)
Accepted flit rate average = 0.0777931 (10 samples)
	minimum = 0.0437588 (10 samples)
	maximum = 0.10832 (10 samples)
Injected packet size average = 1.06853 (10 samples)
Accepted packet size average = 1.06853 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 533709 (inst/sec)
gpgpu_simulation_rate = 2644 (cycle/sec)
gpgpu_silicon_slowdown = 264750x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (28,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 36964
gpu_sim_insn = 551040
gpu_ipc =      14.9075
gpu_tot_sim_cycle = 364919
gpu_tot_sim_insn = 66730976
gpu_tot_ipc =     182.8652
gpu_tot_issued_cta = 2824
gpu_occupancy = 3.8888% 
gpu_tot_occupancy = 34.0890% 
max_total_param_size = 0
gpu_stall_dramfull = 26177
gpu_stall_icnt2sh    = 74888
partiton_level_parallism =       0.0858
partiton_level_parallism_total  =       0.4278
partiton_level_parallism_util =       1.1320
partiton_level_parallism_util_total  =       1.8122
L2_BW  =       6.6393 GB/Sec
L2_BW_total  =      32.5619 GB/Sec
gpu_total_sim_rate=513315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094620
	L1I_total_cache_misses = 14586
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8742
L1D_cache:
	L1D_cache_core[0]: Access = 12311, Miss = 7190, Miss_rate = 0.584, Pending_hits = 804, Reservation_fails = 3377
	L1D_cache_core[1]: Access = 12359, Miss = 7253, Miss_rate = 0.587, Pending_hits = 785, Reservation_fails = 2913
	L1D_cache_core[2]: Access = 12168, Miss = 7076, Miss_rate = 0.582, Pending_hits = 642, Reservation_fails = 3912
	L1D_cache_core[3]: Access = 12247, Miss = 7311, Miss_rate = 0.597, Pending_hits = 729, Reservation_fails = 2647
	L1D_cache_core[4]: Access = 12216, Miss = 7002, Miss_rate = 0.573, Pending_hits = 730, Reservation_fails = 1692
	L1D_cache_core[5]: Access = 12088, Miss = 7192, Miss_rate = 0.595, Pending_hits = 667, Reservation_fails = 3254
	L1D_cache_core[6]: Access = 11960, Miss = 6905, Miss_rate = 0.577, Pending_hits = 782, Reservation_fails = 2716
	L1D_cache_core[7]: Access = 12024, Miss = 6893, Miss_rate = 0.573, Pending_hits = 892, Reservation_fails = 3354
	L1D_cache_core[8]: Access = 12152, Miss = 7217, Miss_rate = 0.594, Pending_hits = 858, Reservation_fails = 4415
	L1D_cache_core[9]: Access = 12201, Miss = 7107, Miss_rate = 0.582, Pending_hits = 860, Reservation_fails = 2532
	L1D_cache_core[10]: Access = 12104, Miss = 7109, Miss_rate = 0.587, Pending_hits = 752, Reservation_fails = 3075
	L1D_cache_core[11]: Access = 12408, Miss = 7154, Miss_rate = 0.577, Pending_hits = 737, Reservation_fails = 2571
	L1D_cache_core[12]: Access = 11960, Miss = 7210, Miss_rate = 0.603, Pending_hits = 807, Reservation_fails = 4276
	L1D_cache_core[13]: Access = 12280, Miss = 7073, Miss_rate = 0.576, Pending_hits = 821, Reservation_fails = 2613
	L1D_cache_core[14]: Access = 11896, Miss = 6989, Miss_rate = 0.588, Pending_hits = 778, Reservation_fails = 3263
	L1D_total_cache_accesses = 182374
	L1D_total_cache_misses = 106681
	L1D_total_cache_miss_rate = 0.5850
	L1D_total_cache_pending_hits = 11644
	L1D_total_cache_reservation_fails = 46610
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 65934
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 104185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65844
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1080034
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14586
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8742
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46950
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1094620

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 46528
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8742
ctas_completed 2824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11307, 8358, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3162, 3162, 3162, 3162, 3162, 3162, 3162, 3162, 
gpgpu_n_tot_thrd_icount = 69260544
gpgpu_n_tot_w_icount = 2164392
gpgpu_n_stall_shd_mem = 119788
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 104185
gpgpu_n_mem_write_global = 46950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2166784
gpgpu_n_store_insn = 751200
gpgpu_n_shmem_insn = 24288416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2098176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4876
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:423557	W0_Idle:2455482	W0_Scoreboard:2526703	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2013474
single_issue_nums: WS0:1090506	WS1:1073886	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 833480 {8:104185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3380400 {72:46950,}
traffic_breakdown_coretomem[INST_ACC_R] = 39592 {8:4949,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16669600 {40:416740,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 751200 {8:93900,}
traffic_breakdown_memtocore[INST_ACC_R] = 791840 {40:19796,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 543 
max_icnt2sh_latency = 318 
averagemflatency = 253 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 58 
mrq_lat_table:37290 	14694 	9604 	10810 	18379 	14906 	8501 	2307 	652 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	301585 	190016 	18747 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4605 	263 	94 	139159 	6080 	4810 	899 	188 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	59134 	74855 	73320 	95198 	157240 	50742 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	311 	91 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13823     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  8.444445 17.714285 10.717557 38.352940  9.169591 25.241379 11.279070 24.571428  9.210191 26.461538 12.858824 53.400002 19.000000 51.000000 36.541668 179.199997 
dram[1]: 21.344828 19.076923 34.105263 24.148148 25.241379 25.241379 26.461538 28.666666 22.933332 23.724138 34.250000 41.076923 57.375000 57.375000 179.199997 179.199997 
dram[2]: 19.046154  8.832258 32.400002 10.522388 22.181818  9.987180 25.481482 11.507936 29.913044  9.392157 49.818180 12.588235 65.571426 18.169811 179.199997 34.840000 
dram[3]: 19.343750 21.016949 24.923077 34.315788 22.875000 23.483871 26.461538 29.913044 24.571428 23.724138 39.142857 38.142857 57.375000 50.888889 179.199997 179.199997 
dram[4]:  8.707006 20.131147 11.500000 34.315788  9.261905 25.103449 11.468254 25.481482  9.590604 29.913044 13.831169 48.545456 18.264151 57.250000 43.299999 179.199997 
dram[5]: 20.666666 21.333334 32.599998 26.080000 27.111111 22.750000 29.913044 28.666666 23.724138 22.933332 36.827587 39.555557 51.000000 50.888889 179.199997 179.199997 
average row locality = 117173/5533 = 21.177118
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       345       352       393       384       439       448       435       448       434       448       344       360       270       300       235       256 
dram[1]:       348       352       384       384       448       448       448       448       448       448       368       360       300       300       256       256 
dram[2]:       348       348       384       393       448       440       448       435       448       435       368       332       300       268       256       233 
dram[3]:       348       352       384       384       448       448       448       448       448       448       368       360       300       296       256       256 
dram[4]:       349       352       392       384       439       448       435       448       434       448       335       360       275       296       231       256 
dram[5]:       352       352       384       384       448       448       448       448       448       448       360       360       300       296       256       256 
total dram writes = 35633
bank skew: 448/231 = 1.94
chip skew: 5996/5882 = 1.02
average mf latency per bank:
dram[0]:       9969      5034      8372      5067      5998      2090      6578      1807      5793      1668      5313      1542      5585      1578      7040      1899
dram[1]:       5119      4878      4988      4965      2232      2056      1974      1889      1692      1645      1565      1540      1643      1660      1890      1941
dram[2]:       5126      9447      4964      8574      2049      5914      1820      6284      1697      5338      1550      5133      1656      5148      1952      6513
dram[3]:       5002      5047      4928      5078      2077      2232      1869      1992      1665      1632      1565      1589      1616      1655      1925      2013
dram[4]:      10847      5062      9228      5234      6275      2118      6487      1795      5660      1621      5281      1585      5650      1727      7305      2007
dram[5]:       5055      4932      5105      5093      2207      2067      1993      1921      1642      1639      1604      1557      1662      1666      2000      1997
maximum mf latency per bank:
dram[0]:        761       456       919       550      1005       907      1197       831       939       422       678       381       616       410       654       422
dram[1]:        481       446       597       507       896       794       813       731       643       554       369       363       402       424       439       398
dram[2]:        482       684       590       980       708      1016       639      1182       471       808       432       772       489       587       453       608
dram[3]:        430       489       475       620       958       926       718       875       544       467       375       417       400       429       419       437
dram[4]:        748       474       930       612       955       883      1116       691       958       428       621       401       719       501       733       440
dram[5]:        480       496       597       513      1022       948       945       852       607       500       448       378       420       409       439       433
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 365006 -   mf: uid=1905585, sid4294967295:w4294967295, part=0, addr=0xc0097880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (364906), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481683 n_nop=456756 n_act=1234 n_pre=1218 n_ref_event=94701154270800 n_req=19822 n_rd=16626 n_rd_L2_A=0 n_write=0 n_wr_bk=5891 bw_util=0.09349
n_activity=98167 dram_eff=0.4587
bk0: 1174a 470519i bk1: 1064a 472779i bk2: 1170a 471289i bk3: 1112a 473807i bk4: 1300a 469753i bk5: 1240a 471363i bk6: 1190a 470850i bk7: 1152a 472632i bk8: 1182a 470101i bk9: 1152a 472388i bk10: 898a 473104i bk11: 888a 474070i bk12: 820a 475246i bk13: 768a 476220i bk14: 748a 476363i bk15: 768a 476760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938301
Row_Buffer_Locality_read = 0.968303
Row_Buffer_Locality_write = 0.782228
Bank_Level_Parallism = 1.923723
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.155168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093493 
total_CMD = 481683 
util_bw = 45034 
Wasted_Col = 30056 
Wasted_Row = 8743 
Idle = 397850 

BW Util Bottlenecks: 
RCDc_limit = 5339 
RCDWRc_limit = 3618 
WTRc_limit = 5536 
RTWc_limit = 18215 
CCDLc_limit = 18906 
rwq = 0 
CCDLc_limit_alone = 12475 
WTRc_limit_alone = 4531 
RTWc_limit_alone = 12789 

Commands details: 
total_CMD = 481683 
n_nop = 456756 
Read = 16626 
Write = 0 
L2_Alloc = 0 
L2_WB = 5891 
n_act = 1234 
n_pre = 1218 
n_ref = 94701154270800 
n_req = 19822 
total_req = 22517 

Dual Bus Interface Util: 
issued_total_row = 2452 
issued_total_col = 22517 
Row_Bus_Util =  0.005090 
CoL_Bus_Util = 0.046747 
Either_Row_CoL_Bus_Util = 0.051750 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.001685 
queue_avg = 1.125547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12555
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481683 n_nop=458096 n_act=663 n_pre=647 n_ref_event=4560869750798743682 n_req=19302 n_rd=16304 n_rd_L2_A=0 n_write=0 n_wr_bk=5996 bw_util=0.09259
n_activity=83439 dram_eff=0.5345
bk0: 1064a 472837i bk1: 1064a 472618i bk2: 1104a 473026i bk3: 1112a 472841i bk4: 1240a 470754i bk5: 1240a 471302i bk6: 1152a 471990i bk7: 1152a 471818i bk8: 1152a 472880i bk9: 1152a 472298i bk10: 912a 474004i bk11: 888a 474599i bk12: 768a 474958i bk13: 768a 475110i bk14: 768a 476478i bk15: 768a 476669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966377
Row_Buffer_Locality_read = 0.981170
Row_Buffer_Locality_write = 0.885924
Bank_Level_Parallism = 2.073095
Bank_Level_Parallism_Col = 2.058441
Bank_Level_Parallism_Ready = 1.168441
write_to_read_ratio_blp_rw_average = 0.458643
GrpLevelPara = 1.527385 

BW Util details:
bwutil = 0.092592 
total_CMD = 481683 
util_bw = 44600 
Wasted_Col = 25081 
Wasted_Row = 4527 
Idle = 407475 

BW Util Bottlenecks: 
RCDc_limit = 2948 
RCDWRc_limit = 1508 
WTRc_limit = 5680 
RTWc_limit = 17232 
CCDLc_limit = 18510 
rwq = 0 
CCDLc_limit_alone = 11776 
WTRc_limit_alone = 4444 
RTWc_limit_alone = 11734 

Commands details: 
total_CMD = 481683 
n_nop = 458096 
Read = 16304 
Write = 0 
L2_Alloc = 0 
L2_WB = 5996 
n_act = 663 
n_pre = 647 
n_ref = 4560869750798743682 
n_req = 19302 
total_req = 22300 

Dual Bus Interface Util: 
issued_total_row = 1310 
issued_total_col = 22300 
Row_Bus_Util =  0.002720 
CoL_Bus_Util = 0.046296 
Either_Row_CoL_Bus_Util = 0.048968 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000975 
queue_avg = 1.285788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28579
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 364961 -   mf: uid=1905578, sid4294967295:w4294967295, part=2, addr=0xc0057880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (364861), 
Ready @ 364980 -   mf: uid=1905580, sid4294967295:w4294967295, part=2, addr=0xc009f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (364880), 
Ready @ 365000 -   mf: uid=1905583, sid4294967295:w4294967295, part=2, addr=0xc003f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (364900), 
Ready @ 365003 -   mf: uid=1905584, sid4294967295:w4294967295, part=2, addr=0xc00b7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (364903), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481683 n_nop=456827 n_act=1213 n_pre=1197 n_ref_event=0 n_req=19788 n_rd=16596 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.09334
n_activity=97510 dram_eff=0.4611
bk0: 1064a 473520i bk1: 1172a 470660i bk2: 1104a 473209i bk3: 1176a 471138i bk4: 1240a 472105i bk5: 1290a 469749i bk6: 1152a 472353i bk7: 1186a 470150i bk8: 1152a 473078i bk9: 1174a 470439i bk10: 912a 474785i bk11: 880a 473887i bk12: 768a 474976i bk13: 816a 474865i bk14: 768a 476477i bk15: 742a 476386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939408
Row_Buffer_Locality_read = 0.968848
Row_Buffer_Locality_write = 0.786341
Bank_Level_Parallism = 1.934989
Bank_Level_Parallism_Col = 1.897359
Bank_Level_Parallism_Ready = 1.155330
write_to_read_ratio_blp_rw_average = 0.466412
GrpLevelPara = 1.453362 

BW Util details:
bwutil = 0.093339 
total_CMD = 481683 
util_bw = 44960 
Wasted_Col = 29967 
Wasted_Row = 8236 
Idle = 398520 

BW Util Bottlenecks: 
RCDc_limit = 5271 
RCDWRc_limit = 3412 
WTRc_limit = 5293 
RTWc_limit = 18853 
CCDLc_limit = 18691 
rwq = 0 
CCDLc_limit_alone = 12221 
WTRc_limit_alone = 4307 
RTWc_limit_alone = 13369 

Commands details: 
total_CMD = 481683 
n_nop = 456827 
Read = 16596 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 1213 
n_pre = 1197 
n_ref = 0 
n_req = 19788 
total_req = 22480 

Dual Bus Interface Util: 
issued_total_row = 2410 
issued_total_col = 22480 
Row_Bus_Util =  0.005003 
CoL_Bus_Util = 0.046670 
Either_Row_CoL_Bus_Util = 0.051602 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.001368 
queue_avg = 1.116155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11616
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481683 n_nop=458095 n_act=666 n_pre=650 n_ref_event=13984 n_req=19292 n_rd=16296 n_rd_L2_A=0 n_write=0 n_wr_bk=5992 bw_util=0.09254
n_activity=83912 dram_eff=0.5312
bk0: 1064a 472580i bk1: 1064a 473220i bk2: 1104a 473095i bk3: 1112a 473268i bk4: 1240a 471288i bk5: 1232a 471353i bk6: 1152a 472216i bk7: 1152a 471888i bk8: 1152a 472341i bk9: 1152a 472194i bk10: 912a 474355i bk11: 888a 473886i bk12: 768a 475147i bk13: 768a 475053i bk14: 768a 476672i bk15: 768a 476001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966255
Row_Buffer_Locality_read = 0.981161
Row_Buffer_Locality_write = 0.885180
Bank_Level_Parallism = 2.063261
Bank_Level_Parallism_Col = 2.048923
Bank_Level_Parallism_Ready = 1.171804
write_to_read_ratio_blp_rw_average = 0.471951
GrpLevelPara = 1.523454 

BW Util details:
bwutil = 0.092542 
total_CMD = 481683 
util_bw = 44576 
Wasted_Col = 25305 
Wasted_Row = 4555 
Idle = 407247 

BW Util Bottlenecks: 
RCDc_limit = 3023 
RCDWRc_limit = 1490 
WTRc_limit = 5038 
RTWc_limit = 17763 
CCDLc_limit = 18461 
rwq = 0 
CCDLc_limit_alone = 11842 
WTRc_limit_alone = 4005 
RTWc_limit_alone = 12177 

Commands details: 
total_CMD = 481683 
n_nop = 458095 
Read = 16296 
Write = 0 
L2_Alloc = 0 
L2_WB = 5992 
n_act = 666 
n_pre = 650 
n_ref = 13984 
n_req = 19292 
total_req = 22288 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 22288 
Row_Bus_Util =  0.002732 
CoL_Bus_Util = 0.046271 
Either_Row_CoL_Bus_Util = 0.048970 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.000678 
queue_avg = 1.262361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 364978 -   mf: uid=1905579, sid4294967295:w4294967295, part=4, addr=0xc00a7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (364878), 
Ready @ 364981 -   mf: uid=1905581, sid4294967295:w4294967295, part=4, addr=0xc00d7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (364881), 
Ready @ 364990 -   mf: uid=1905582, sid4294967295:w4294967295, part=4, addr=0xc00ef880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (364890), 
Ready @ 365010 -   mf: uid=1905586, sid4294967295:w4294967295, part=4, addr=0xc0047880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (364910), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481683 n_nop=456951 n_act=1187 n_pre=1171 n_ref_event=0 n_req=19719 n_rd=16530 n_rd_L2_A=0 n_write=0 n_wr_bk=5882 bw_util=0.09306
n_activity=96405 dram_eff=0.465
bk0: 1170a 470196i bk1: 1052a 472904i bk2: 1168a 471385i bk3: 1112a 473522i bk4: 1288a 469906i bk5: 1232a 471959i bk6: 1180a 471095i bk7: 1152a 472626i bk8: 1168a 470472i bk9: 1152a 473194i bk10: 876a 473532i bk11: 888a 474314i bk12: 816a 474991i bk13: 768a 475534i bk14: 740a 476729i bk15: 768a 476883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940565
Row_Buffer_Locality_read = 0.969933
Row_Buffer_Locality_write = 0.788335
Bank_Level_Parallism = 1.930987
Bank_Level_Parallism_Col = 1.893613
Bank_Level_Parallism_Ready = 1.138525
write_to_read_ratio_blp_rw_average = 0.471454
GrpLevelPara = 1.445927 

BW Util details:
bwutil = 0.093057 
total_CMD = 481683 
util_bw = 44824 
Wasted_Col = 29661 
Wasted_Row = 7991 
Idle = 399207 

BW Util Bottlenecks: 
RCDc_limit = 5120 
RCDWRc_limit = 3439 
WTRc_limit = 5217 
RTWc_limit = 18784 
CCDLc_limit = 18721 
rwq = 0 
CCDLc_limit_alone = 12156 
WTRc_limit_alone = 4290 
RTWc_limit_alone = 13146 

Commands details: 
total_CMD = 481683 
n_nop = 456951 
Read = 16530 
Write = 0 
L2_Alloc = 0 
L2_WB = 5882 
n_act = 1187 
n_pre = 1171 
n_ref = 0 
n_req = 19719 
total_req = 22412 

Dual Bus Interface Util: 
issued_total_row = 2358 
issued_total_col = 22412 
Row_Bus_Util =  0.004895 
CoL_Bus_Util = 0.046529 
Either_Row_CoL_Bus_Util = 0.051345 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001536 
queue_avg = 1.095038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09504
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481683 n_nop=458167 n_act=654 n_pre=638 n_ref_event=94701156861968 n_req=19250 n_rd=16256 n_rd_L2_A=0 n_write=0 n_wr_bk=5988 bw_util=0.09236
n_activity=82751 dram_eff=0.5376
bk0: 1064a 473002i bk1: 1040a 473266i bk2: 1112a 473392i bk3: 1112a 472747i bk4: 1240a 471572i bk5: 1232a 471472i bk6: 1152a 472308i bk7: 1152a 471531i bk8: 1152a 472819i bk9: 1152a 471959i bk10: 888a 473770i bk11: 888a 473843i bk12: 768a 474773i bk13: 768a 474943i bk14: 768a 476240i bk15: 768a 476957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966805
Row_Buffer_Locality_read = 0.981484
Row_Buffer_Locality_write = 0.887108
Bank_Level_Parallism = 2.093569
Bank_Level_Parallism_Col = 2.071162
Bank_Level_Parallism_Ready = 1.177486
write_to_read_ratio_blp_rw_average = 0.468944
GrpLevelPara = 1.540255 

BW Util details:
bwutil = 0.092359 
total_CMD = 481683 
util_bw = 44488 
Wasted_Col = 24685 
Wasted_Row = 4160 
Idle = 408350 

BW Util Bottlenecks: 
RCDc_limit = 2871 
RCDWRc_limit = 1489 
WTRc_limit = 5421 
RTWc_limit = 17239 
CCDLc_limit = 18103 
rwq = 0 
CCDLc_limit_alone = 11541 
WTRc_limit_alone = 4295 
RTWc_limit_alone = 11803 

Commands details: 
total_CMD = 481683 
n_nop = 458167 
Read = 16256 
Write = 0 
L2_Alloc = 0 
L2_WB = 5988 
n_act = 654 
n_pre = 638 
n_ref = 94701156861968 
n_req = 19250 
total_req = 22244 

Dual Bus Interface Util: 
issued_total_row = 1292 
issued_total_col = 22244 
Row_Bus_Util =  0.002682 
CoL_Bus_Util = 0.046180 
Either_Row_CoL_Bus_Util = 0.048820 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000850 
queue_avg = 1.269378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63436, Miss = 9328, Miss_rate = 0.147, Pending_hits = 4161, Reservation_fails = 3542
L2_cache_bank[1]: Access = 38424, Miss = 8144, Miss_rate = 0.212, Pending_hits = 3825, Reservation_fails = 2683
L2_cache_bank[2]: Access = 37524, Miss = 8160, Miss_rate = 0.217, Pending_hits = 3649, Reservation_fails = 2204
L2_cache_bank[3]: Access = 38096, Miss = 8144, Miss_rate = 0.214, Pending_hits = 3365, Reservation_fails = 3430
L2_cache_bank[4]: Access = 38036, Miss = 8160, Miss_rate = 0.215, Pending_hits = 3710, Reservation_fails = 2136
L2_cache_bank[5]: Access = 63388, Miss = 9268, Miss_rate = 0.146, Pending_hits = 4398, Reservation_fails = 4056
L2_cache_bank[6]: Access = 37676, Miss = 8160, Miss_rate = 0.217, Pending_hits = 3164, Reservation_fails = 2217
L2_cache_bank[7]: Access = 37764, Miss = 8136, Miss_rate = 0.215, Pending_hits = 3746, Reservation_fails = 2590
L2_cache_bank[8]: Access = 62774, Miss = 9248, Miss_rate = 0.147, Pending_hits = 4240, Reservation_fails = 3691
L2_cache_bank[9]: Access = 38136, Miss = 8124, Miss_rate = 0.213, Pending_hits = 3683, Reservation_fails = 2559
L2_cache_bank[10]: Access = 37664, Miss = 8144, Miss_rate = 0.216, Pending_hits = 3657, Reservation_fails = 2200
L2_cache_bank[11]: Access = 37548, Miss = 8112, Miss_rate = 0.216, Pending_hits = 3191, Reservation_fails = 2223
L2_total_cache_accesses = 530466
L2_total_cache_misses = 101128
L2_total_cache_miss_rate = 0.1906
L2_total_cache_pending_hits = 44789
L2_total_cache_reservation_fails = 33531
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 278039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 73199
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1260
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3250
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 361
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28408
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1083
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 416740
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 93900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 829
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4294
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28408
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=530466
icnt_total_pkts_simt_to_mem=203049
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.75483
	minimum = 5
	maximum = 61
Network latency average = 5.73501
	minimum = 5
	maximum = 60
Slowest packet = 685925
Flit latency average = 6.18197
	minimum = 5
	maximum = 59
Slowest flit = 732799
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0141569
	minimum = 0.00422032 (at node 10)
	maximum = 0.0485337 (at node 15)
Accepted packet rate average = 0.0141569
	minimum = 0.00459907 (at node 22)
	maximum = 0.0204523 (at node 0)
Injected flit rate average = 0.0150266
	minimum = 0.00505898 (at node 10)
	maximum = 0.0485337 (at node 15)
Accepted flit rate average= 0.0150266
	minimum = 0.0056812 (at node 22)
	maximum = 0.0204523 (at node 0)
Injected packet length average = 1.06143
Accepted packet length average = 1.06143
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1145 (11 samples)
	minimum = 5 (11 samples)
	maximum = 279.818 (11 samples)
Network latency average = 16.2834 (11 samples)
	minimum = 5 (11 samples)
	maximum = 277.182 (11 samples)
Flit latency average = 15.7436 (11 samples)
	minimum = 5 (11 samples)
	maximum = 276.455 (11 samples)
Fragmentation average = 0.000437673 (11 samples)
	minimum = 0 (11 samples)
	maximum = 38.4545 (11 samples)
Injected packet rate average = 0.0674724 (11 samples)
	minimum = 0.0261679 (11 samples)
	maximum = 0.169001 (11 samples)
Accepted packet rate average = 0.0674724 (11 samples)
	minimum = 0.0296367 (11 samples)
	maximum = 0.100332 (11 samples)
Injected flit rate average = 0.072087 (11 samples)
	minimum = 0.0341293 (11 samples)
	maximum = 0.169184 (11 samples)
Accepted flit rate average = 0.072087 (11 samples)
	minimum = 0.0402972 (11 samples)
	maximum = 0.100332 (11 samples)
Injected packet size average = 1.06839 (11 samples)
Accepted packet size average = 1.06839 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 10 sec (130 sec)
gpgpu_simulation_rate = 513315 (inst/sec)
gpgpu_simulation_rate = 2807 (cycle/sec)
gpgpu_silicon_slowdown = 249376x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (28,28,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 29602
gpu_sim_insn = 18665472
gpu_ipc =     630.5477
gpu_tot_sim_cycle = 394521
gpu_tot_sim_insn = 85396448
gpu_tot_ipc =     216.4560
gpu_tot_issued_cta = 3608
gpu_occupancy = 78.3630% 
gpu_tot_occupancy = 38.7034% 
max_total_param_size = 0
gpu_stall_dramfull = 30017
gpu_stall_icnt2sh    = 93781
partiton_level_parallism =       1.4284
partiton_level_parallism_total  =       0.5028
partiton_level_parallism_util =       1.9366
partiton_level_parallism_util_total  =       1.8373
L2_BW  =     108.9989 GB/Sec
L2_BW_total  =      38.2971 GB/Sec
gpu_total_sim_rate=530412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1389404
	L1I_total_cache_misses = 16324
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10871
L1D_cache:
	L1D_cache_core[0]: Access = 15639, Miss = 9244, Miss_rate = 0.591, Pending_hits = 965, Reservation_fails = 4945
	L1D_cache_core[1]: Access = 15687, Miss = 9271, Miss_rate = 0.591, Pending_hits = 909, Reservation_fails = 3924
	L1D_cache_core[2]: Access = 15624, Miss = 9182, Miss_rate = 0.588, Pending_hits = 784, Reservation_fails = 4743
	L1D_cache_core[3]: Access = 15639, Miss = 9333, Miss_rate = 0.597, Pending_hits = 941, Reservation_fails = 3002
	L1D_cache_core[4]: Access = 15608, Miss = 8966, Miss_rate = 0.574, Pending_hits = 941, Reservation_fails = 1974
	L1D_cache_core[5]: Access = 15416, Miss = 9212, Miss_rate = 0.598, Pending_hits = 810, Reservation_fails = 4703
	L1D_cache_core[6]: Access = 15288, Miss = 8906, Miss_rate = 0.583, Pending_hits = 944, Reservation_fails = 3912
	L1D_cache_core[7]: Access = 15416, Miss = 9055, Miss_rate = 0.587, Pending_hits = 1087, Reservation_fails = 5206
	L1D_cache_core[8]: Access = 15480, Miss = 9280, Miss_rate = 0.599, Pending_hits = 973, Reservation_fails = 5516
	L1D_cache_core[9]: Access = 15529, Miss = 9134, Miss_rate = 0.588, Pending_hits = 1041, Reservation_fails = 3807
	L1D_cache_core[10]: Access = 15368, Miss = 9043, Miss_rate = 0.588, Pending_hits = 923, Reservation_fails = 4801
	L1D_cache_core[11]: Access = 15800, Miss = 9236, Miss_rate = 0.585, Pending_hits = 825, Reservation_fails = 3180
	L1D_cache_core[12]: Access = 15224, Miss = 9199, Miss_rate = 0.604, Pending_hits = 944, Reservation_fails = 4730
	L1D_cache_core[13]: Access = 15544, Miss = 8974, Miss_rate = 0.577, Pending_hits = 1100, Reservation_fails = 3533
	L1D_cache_core[14]: Access = 15288, Miss = 9099, Miss_rate = 0.595, Pending_hits = 908, Reservation_fails = 3752
	L1D_total_cache_accesses = 232550
	L1D_total_cache_misses = 137134
	L1D_total_cache_miss_rate = 0.5897
	L1D_total_cache_pending_hits = 14095
	L1D_total_cache_reservation_fails = 61728
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 84750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 133849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1373080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10871
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173056
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59494
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1389404

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 60515
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1150
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10871
ctas_completed 3608, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12330, 9381, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4092, 4092, 4092, 4092, 4092, 4092, 4092, 4092, 
gpgpu_n_tot_thrd_icount = 87926016
gpgpu_n_tot_w_icount = 2747688
gpgpu_n_stall_shd_mem = 146502
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 133849
gpgpu_n_mem_write_global = 59494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2768896
gpgpu_n_store_insn = 951904
gpgpu_n_shmem_insn = 31112352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6502
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:537507	W0_Idle:2465207	W0_Scoreboard:2700520	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1382154	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1070792 {8:133849,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4283568 {72:59494,}
traffic_breakdown_coretomem[INST_ACC_R] = 40192 {8:5024,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21415840 {40:535396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 951904 {8:118988,}
traffic_breakdown_memtocore[INST_ACC_R] = 803840 {40:20096,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 543 
max_icnt2sh_latency = 318 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 59 
mrq_lat_table:47433 	18114 	12353 	13866 	22970 	19450 	11688 	3024 	1040 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	390057 	240945 	23090 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4662 	278 	97 	178535 	7501 	5803 	1114 	391 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	68299 	94990 	95255 	127361 	203476 	64852 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	354 	106 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13823     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  9.731708 21.859156 11.697842 36.533333 10.060774 26.579710 11.805369 24.103895 10.219653 29.935484 14.031250 48.827587 21.796297 61.900002 37.241379 173.714279 
dram[1]: 26.271187 23.515152 33.387756 26.516129 26.970589 26.200001 26.514286 26.514286 27.701492 26.514286 38.315788 38.270271 68.777779 68.777779 173.714279 173.714279 
dram[2]: 23.484848 10.043750 32.720001 11.574468 23.512821 10.915663 24.421053 11.851352 32.561405 10.274854 44.121212 13.556701 77.375000 20.928572 173.714279 34.645161 
dram[3]: 23.846153 24.406250 26.819672 34.250000 24.131578 25.859156 25.081081 29.000000 27.701492 27.294117 38.315788 41.647060 68.777779 61.799999 173.714279 173.714279 
dram[4]: 10.031446 24.156250 12.573644 33.551022 10.129213 26.608696 12.082759 25.081081 10.542169 32.561405 15.172414 40.457142 20.982143 68.666664 46.695652 173.714279 
dram[5]: 25.442623 26.379311 32.880001 27.864407 29.580645 24.480000 28.121212 27.294117 27.294117 25.777779 41.647060 41.647060 61.900002 61.799999 173.714279 173.714279 
average row locality = 149968/6353 = 23.605856
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       409       464       485       552       526       596       547       640       544       640       402       464       342       428       306       384 
dram[1]:       460       464       552       552       596       596       640       640       640       640       480       464       428       428       384       384 
dram[2]:       460       417       552       485       596       528       640       547       640       543       480       386       428       342       384       305 
dram[3]:       460       468       552       552       596       600       640       640       640       640       480       464       428       424       384       384 
dram[4]:       413       468       485       552       522       600       550       640       543       640       394       464       346       424       303       384 
dram[5]:       464       468       552       552       596       600       640       640       640       640       464       464       428       424       384       384 
total dram writes = 48230
bank skew: 640/303 = 2.11
chip skew: 8352/7728 = 1.08
average mf latency per bank:
dram[0]:       9237      4187      7493      3848      6714      3424      6395      1786      5889      1627      5771      1636      5624      1495      6756      1747
dram[1]:       4252      4079      3796      3789      3517      3332      1834      1804      1690      1578      1600      1642      1564      1553      1723      1733
dram[2]:       4247      8746      3750      7711      3286      6480      1753      6131      1630      5488      1591      5671      1542      5107      1729      6327
dram[3]:       4195      4159      3783      3857      3382      3285      1817      1881      1590      1640      1610      1651      1547      1579      1722      1829
dram[4]:      10230      4154      8284      3943      7109      3224      6285      1775      5767      1582      5671      1671      5590      1588      7126      1803
dram[5]:       4214      4063      3880      3881      3473      3139      1837      1846      1639      1567      1655      1625      1573      1540      1822      1760
maximum mf latency per bank:
dram[0]:        761       456       919       550      1005       907      1197       831       939       549       678       505       616       410       654       519
dram[1]:        508       446       597       507       896       794       813       768       795       764       414       450       402       424       490       422
dram[2]:        482       684       590       980       708      1016       639      1182       552       954       432       772       489       587       453       608
dram[3]:        475       489       488       620       958       926       723       875       635       832       382       544       449       429       426       526
dram[4]:        748       474       930       612       955       883      1116       691       958       540       628       463       719       501       733       492
dram[5]:        509       496       597       513      1022       948       945       852       778       744       477       446       420       418       518       433
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520757 n_nop=489704 n_act=1376 n_pre=1360 n_ref_event=94701154270800 n_req=24786 n_rd=20634 n_rd_L2_A=0 n_write=0 n_wr_bk=7729 bw_util=0.1089
n_activity=119114 dram_eff=0.4762
bk0: 1366a 507651i bk1: 1320a 509844i bk2: 1342a 508566i bk3: 1368a 509849i bk4: 1504a 506916i bk5: 1536a 507519i bk6: 1430a 507239i bk7: 1536a 508582i bk8: 1442a 506392i bk9: 1536a 507617i bk10: 1122a 510075i bk11: 1184a 510725i bk12: 988a 512245i bk13: 1024a 512496i bk14: 912a 513554i bk15: 1024a 513547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944929
Row_Buffer_Locality_read = 0.971746
Row_Buffer_Locality_write = 0.811657
Bank_Level_Parallism = 2.002443
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.160859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108930 
total_CMD = 520757 
util_bw = 56726 
Wasted_Col = 36785 
Wasted_Row = 9514 
Idle = 417732 

BW Util Bottlenecks: 
RCDc_limit = 5790 
RCDWRc_limit = 3956 
WTRc_limit = 7631 
RTWc_limit = 24215 
CCDLc_limit = 24294 
rwq = 0 
CCDLc_limit_alone = 15404 
WTRc_limit_alone = 6188 
RTWc_limit_alone = 16768 

Commands details: 
total_CMD = 520757 
n_nop = 489704 
Read = 20634 
Write = 0 
L2_Alloc = 0 
L2_WB = 7729 
n_act = 1376 
n_pre = 1360 
n_ref = 94701154270800 
n_req = 24786 
total_req = 28363 

Dual Bus Interface Util: 
issued_total_row = 2736 
issued_total_col = 28363 
Row_Bus_Util =  0.005254 
CoL_Bus_Util = 0.054465 
Either_Row_CoL_Bus_Util = 0.059630 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.001481 
queue_avg = 1.351166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35117
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520757 n_nop=489792 n_act=790 n_pre=774 n_ref_event=4560869750798743682 n_req=25254 n_rd=21080 n_rd_L2_A=0 n_write=0 n_wr_bk=8348 bw_util=0.113
n_activity=107141 dram_eff=0.5493
bk0: 1320a 509607i bk1: 1320a 509244i bk2: 1360a 508759i bk3: 1368a 508815i bk4: 1536a 506465i bk5: 1536a 506935i bk6: 1536a 507503i bk7: 1536a 506723i bk8: 1536a 507529i bk9: 1536a 507254i bk10: 1216a 510596i bk11: 1184a 510912i bk12: 1024a 510969i bk13: 1024a 510741i bk14: 1024a 512864i bk15: 1024a 513388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969272
Row_Buffer_Locality_read = 0.983159
Row_Buffer_Locality_write = 0.899137
Bank_Level_Parallism = 2.193027
Bank_Level_Parallism_Col = 2.179229
Bank_Level_Parallism_Ready = 1.189556
write_to_read_ratio_blp_rw_average = 0.485079
GrpLevelPara = 1.578502 

BW Util details:
bwutil = 0.113020 
total_CMD = 520757 
util_bw = 58856 
Wasted_Col = 32404 
Wasted_Row = 5103 
Idle = 424394 

BW Util Bottlenecks: 
RCDc_limit = 3312 
RCDWRc_limit = 1798 
WTRc_limit = 7842 
RTWc_limit = 24079 
CCDLc_limit = 24383 
rwq = 0 
CCDLc_limit_alone = 14949 
WTRc_limit_alone = 6159 
RTWc_limit_alone = 16328 

Commands details: 
total_CMD = 520757 
n_nop = 489792 
Read = 21080 
Write = 0 
L2_Alloc = 0 
L2_WB = 8348 
n_act = 790 
n_pre = 774 
n_ref = 4560869750798743682 
n_req = 25254 
total_req = 29428 

Dual Bus Interface Util: 
issued_total_row = 1564 
issued_total_col = 29428 
Row_Bus_Util =  0.003003 
CoL_Bus_Util = 0.056510 
Either_Row_CoL_Bus_Util = 0.059462 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.000872 
queue_avg = 1.631974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63197
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520757 n_nop=489732 n_act=1367 n_pre=1351 n_ref_event=0 n_req=24765 n_rd=20612 n_rd_L2_A=0 n_write=0 n_wr_bk=7733 bw_util=0.1089
n_activity=118835 dram_eff=0.477
bk0: 1320a 510500i bk1: 1372a 507818i bk2: 1360a 509667i bk3: 1348a 508072i bk4: 1536a 508533i bk5: 1494a 506656i bk6: 1536a 508093i bk7: 1426a 506414i bk8: 1536a 508091i bk9: 1434a 506618i bk10: 1216a 511313i bk11: 1096a 510847i bk12: 1024a 511398i bk13: 984a 511886i bk14: 1024a 513455i bk15: 906a 513602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945366
Row_Buffer_Locality_read = 0.972055
Row_Buffer_Locality_write = 0.812906
Bank_Level_Parallism = 2.010946
Bank_Level_Parallism_Col = 1.980629
Bank_Level_Parallism_Ready = 1.161314
write_to_read_ratio_blp_rw_average = 0.488857
GrpLevelPara = 1.490874 

BW Util details:
bwutil = 0.108861 
total_CMD = 520757 
util_bw = 56690 
Wasted_Col = 36828 
Wasted_Row = 9086 
Idle = 418153 

BW Util Bottlenecks: 
RCDc_limit = 5797 
RCDWRc_limit = 3800 
WTRc_limit = 7056 
RTWc_limit = 25163 
CCDLc_limit = 24157 
rwq = 0 
CCDLc_limit_alone = 15134 
WTRc_limit_alone = 5687 
RTWc_limit_alone = 17509 

Commands details: 
total_CMD = 520757 
n_nop = 489732 
Read = 20612 
Write = 0 
L2_Alloc = 0 
L2_WB = 7733 
n_act = 1367 
n_pre = 1351 
n_ref = 0 
n_req = 24765 
total_req = 28345 

Dual Bus Interface Util: 
issued_total_row = 2718 
issued_total_col = 28345 
Row_Bus_Util =  0.005219 
CoL_Bus_Util = 0.054430 
Either_Row_CoL_Bus_Util = 0.059577 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.001225 
queue_avg = 1.309471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30947
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520757 n_nop=489761 n_act=797 n_pre=781 n_ref_event=13984 n_req=25264 n_rd=21088 n_rd_L2_A=0 n_write=0 n_wr_bk=8352 bw_util=0.1131
n_activity=107897 dram_eff=0.5457
bk0: 1320a 508903i bk1: 1328a 509811i bk2: 1360a 509041i bk3: 1368a 509310i bk4: 1536a 506737i bk5: 1536a 507335i bk6: 1536a 507532i bk7: 1536a 507115i bk8: 1536a 507453i bk9: 1536a 506760i bk10: 1216a 510747i bk11: 1184a 510305i bk12: 1024a 511100i bk13: 1024a 510822i bk14: 1024a 513350i bk15: 1024a 512142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969047
Row_Buffer_Locality_read = 0.983118
Row_Buffer_Locality_write = 0.897988
Bank_Level_Parallism = 2.183998
Bank_Level_Parallism_Col = 2.172114
Bank_Level_Parallism_Ready = 1.187201
write_to_read_ratio_blp_rw_average = 0.495454
GrpLevelPara = 1.580738 

BW Util details:
bwutil = 0.113066 
total_CMD = 520757 
util_bw = 58880 
Wasted_Col = 32660 
Wasted_Row = 5217 
Idle = 424000 

BW Util Bottlenecks: 
RCDc_limit = 3430 
RCDWRc_limit = 1782 
WTRc_limit = 7221 
RTWc_limit = 24862 
CCDLc_limit = 24384 
rwq = 0 
CCDLc_limit_alone = 15020 
WTRc_limit_alone = 5731 
RTWc_limit_alone = 16988 

Commands details: 
total_CMD = 520757 
n_nop = 489761 
Read = 21088 
Write = 0 
L2_Alloc = 0 
L2_WB = 8352 
n_act = 797 
n_pre = 781 
n_ref = 13984 
n_req = 25264 
total_req = 29440 

Dual Bus Interface Util: 
issued_total_row = 1578 
issued_total_col = 29440 
Row_Bus_Util =  0.003030 
CoL_Bus_Util = 0.056533 
Either_Row_CoL_Bus_Util = 0.059521 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000710 
queue_avg = 1.643496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6435
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520757 n_nop=489882 n_act=1331 n_pre=1315 n_ref_event=0 n_req=24697 n_rd=20546 n_rd_L2_A=0 n_write=0 n_wr_bk=7728 bw_util=0.1086
n_activity=117534 dram_eff=0.4811
bk0: 1362a 507524i bk1: 1312a 509786i bk2: 1336a 508524i bk3: 1368a 509702i bk4: 1488a 507064i bk5: 1536a 507841i bk6: 1420a 507423i bk7: 1536a 508437i bk8: 1428a 506482i bk9: 1536a 508468i bk10: 1100a 510788i bk11: 1184a 510713i bk12: 984a 511952i bk13: 1024a 511661i bk14: 908a 513935i bk15: 1024a 513592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946714
Row_Buffer_Locality_read = 0.973133
Row_Buffer_Locality_write = 0.815948
Bank_Level_Parallism = 2.014694
Bank_Level_Parallism_Col = 1.984822
Bank_Level_Parallism_Ready = 1.148468
write_to_read_ratio_blp_rw_average = 0.491338
GrpLevelPara = 1.493346 

BW Util details:
bwutil = 0.108588 
total_CMD = 520757 
util_bw = 56548 
Wasted_Col = 36498 
Wasted_Row = 8812 
Idle = 418899 

BW Util Bottlenecks: 
RCDc_limit = 5584 
RCDWRc_limit = 3767 
WTRc_limit = 6976 
RTWc_limit = 25168 
CCDLc_limit = 24093 
rwq = 0 
CCDLc_limit_alone = 15090 
WTRc_limit_alone = 5681 
RTWc_limit_alone = 17460 

Commands details: 
total_CMD = 520757 
n_nop = 489882 
Read = 20546 
Write = 0 
L2_Alloc = 0 
L2_WB = 7728 
n_act = 1331 
n_pre = 1315 
n_ref = 0 
n_req = 24697 
total_req = 28274 

Dual Bus Interface Util: 
issued_total_row = 2646 
issued_total_col = 28274 
Row_Bus_Util =  0.005081 
CoL_Bus_Util = 0.054294 
Either_Row_CoL_Bus_Util = 0.059289 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001457 
queue_avg = 1.331331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520757 n_nop=489873 n_act=776 n_pre=760 n_ref_event=94701156861968 n_req=25202 n_rd=21032 n_rd_L2_A=0 n_write=0 n_wr_bk=8340 bw_util=0.1128
n_activity=106742 dram_eff=0.5503
bk0: 1320a 509777i bk1: 1296a 509816i bk2: 1368a 509277i bk3: 1368a 508946i bk4: 1536a 507308i bk5: 1536a 506823i bk6: 1536a 507521i bk7: 1536a 506414i bk8: 1536a 507621i bk9: 1536a 506943i bk10: 1184a 510422i bk11: 1184a 510350i bk12: 1024a 510799i bk13: 1024a 510801i bk14: 1024a 512353i bk15: 1024a 513779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969804
Row_Buffer_Locality_read = 0.983596
Row_Buffer_Locality_write = 0.900240
Bank_Level_Parallism = 2.203396
Bank_Level_Parallism_Col = 2.184549
Bank_Level_Parallism_Ready = 1.194778
write_to_read_ratio_blp_rw_average = 0.492099
GrpLevelPara = 1.586141 

BW Util details:
bwutil = 0.112805 
total_CMD = 520757 
util_bw = 58744 
Wasted_Col = 32167 
Wasted_Row = 4767 
Idle = 425079 

BW Util Bottlenecks: 
RCDc_limit = 3264 
RCDWRc_limit = 1748 
WTRc_limit = 7634 
RTWc_limit = 23958 
CCDLc_limit = 24130 
rwq = 0 
CCDLc_limit_alone = 14813 
WTRc_limit_alone = 5985 
RTWc_limit_alone = 16290 

Commands details: 
total_CMD = 520757 
n_nop = 489873 
Read = 21032 
Write = 0 
L2_Alloc = 0 
L2_WB = 8340 
n_act = 776 
n_pre = 760 
n_ref = 94701156861968 
n_req = 25202 
total_req = 29372 

Dual Bus Interface Util: 
issued_total_row = 1536 
issued_total_col = 29372 
Row_Bus_Util =  0.002950 
CoL_Bus_Util = 0.056403 
Either_Row_CoL_Bus_Util = 0.059306 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000777 
queue_avg = 1.633618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63362

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78060, Miss = 10952, Miss_rate = 0.140, Pending_hits = 5179, Reservation_fails = 3916
L2_cache_bank[1]: Access = 49684, Miss = 10528, Miss_rate = 0.212, Pending_hits = 4879, Reservation_fails = 2715
L2_cache_bank[2]: Access = 48676, Miss = 10552, Miss_rate = 0.217, Pending_hits = 4452, Reservation_fails = 2240
L2_cache_bank[3]: Access = 49284, Miss = 10528, Miss_rate = 0.214, Pending_hits = 4372, Reservation_fails = 3465
L2_cache_bank[4]: Access = 49276, Miss = 10552, Miss_rate = 0.214, Pending_hits = 4750, Reservation_fails = 2174
L2_cache_bank[5]: Access = 78100, Miss = 10892, Miss_rate = 0.139, Pending_hits = 5464, Reservation_fails = 4615
L2_cache_bank[6]: Access = 48900, Miss = 10552, Miss_rate = 0.216, Pending_hits = 4153, Reservation_fails = 2250
L2_cache_bank[7]: Access = 48644, Miss = 10536, Miss_rate = 0.217, Pending_hits = 4681, Reservation_fails = 2744
L2_cache_bank[8]: Access = 77610, Miss = 10868, Miss_rate = 0.140, Pending_hits = 5255, Reservation_fails = 4162
L2_cache_bank[9]: Access = 49092, Miss = 10520, Miss_rate = 0.214, Pending_hits = 4749, Reservation_fails = 2701
L2_cache_bank[10]: Access = 48792, Miss = 10528, Miss_rate = 0.216, Pending_hits = 4524, Reservation_fails = 2223
L2_cache_bank[11]: Access = 48392, Miss = 10504, Miss_rate = 0.217, Pending_hits = 4102, Reservation_fails = 2265
L2_total_cache_accesses = 674510
L2_total_cache_misses = 127512
L2_total_cache_miss_rate = 0.1890
L2_total_cache_pending_hits = 56560
L2_total_cache_reservation_fails = 35470
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 358620
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93060
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116468
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1260
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15322
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3310
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 366
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28854
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1098
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 535396
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118988
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1205
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5411
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28854
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=674510
icnt_total_pkts_simt_to_mem=257876
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.4985
	minimum = 5
	maximum = 679
Network latency average = 45.2563
	minimum = 5
	maximum = 679
Slowest packet = 693290
Flit latency average = 42.673
	minimum = 5
	maximum = 679
Slowest flit = 740240
Fragmentation average = 0.000128806
	minimum = 0
	maximum = 24
Injected packet rate average = 0.233126
	minimum = 0.0897574 (at node 13)
	maximum = 0.501182 (at node 23)
Accepted packet rate average = 0.233126
	minimum = 0.111783 (at node 26)
	maximum = 0.342139 (at node 14)
Injected flit rate average = 0.248821
	minimum = 0.117323 (at node 13)
	maximum = 0.501182 (at node 23)
Accepted flit rate average= 0.248821
	minimum = 0.152186 (at node 26)
	maximum = 0.342139 (at node 14)
Injected packet length average = 1.06732
Accepted packet length average = 1.06732
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6465 (12 samples)
	minimum = 5 (12 samples)
	maximum = 313.083 (12 samples)
Network latency average = 18.6979 (12 samples)
	minimum = 5 (12 samples)
	maximum = 310.667 (12 samples)
Flit latency average = 17.9877 (12 samples)
	minimum = 5 (12 samples)
	maximum = 310 (12 samples)
Fragmentation average = 0.000411934 (12 samples)
	minimum = 0 (12 samples)
	maximum = 37.25 (12 samples)
Injected packet rate average = 0.0812769 (12 samples)
	minimum = 0.031467 (12 samples)
	maximum = 0.196683 (12 samples)
Accepted packet rate average = 0.0812769 (12 samples)
	minimum = 0.0364822 (12 samples)
	maximum = 0.120483 (12 samples)
Injected flit rate average = 0.0868148 (12 samples)
	minimum = 0.0410621 (12 samples)
	maximum = 0.19685 (12 samples)
Accepted flit rate average = 0.0868148 (12 samples)
	minimum = 0.0496213 (12 samples)
	maximum = 0.120483 (12 samples)
Injected packet size average = 1.06814 (12 samples)
Accepted packet size average = 1.06814 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 41 sec (161 sec)
gpgpu_simulation_rate = 530412 (inst/sec)
gpgpu_simulation_rate = 2450 (cycle/sec)
gpgpu_silicon_slowdown = 285714x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 29724
gpu_sim_insn = 19880
gpu_ipc =       0.6688
gpu_tot_sim_cycle = 424245
gpu_tot_sim_insn = 85416328
gpu_tot_ipc =     201.3373
gpu_tot_issued_cta = 3609
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.4476% 
max_total_param_size = 0
gpu_stall_dramfull = 30017
gpu_stall_icnt2sh    = 93781
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4677
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8370
L2_BW  =       0.1070 GB/Sec
L2_BW_total  =      35.6214 GB/Sec
gpu_total_sim_rate=524026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1391076
	L1I_total_cache_misses = 16336
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10871
L1D_cache:
	L1D_cache_core[0]: Access = 15639, Miss = 9244, Miss_rate = 0.591, Pending_hits = 965, Reservation_fails = 4945
	L1D_cache_core[1]: Access = 15687, Miss = 9271, Miss_rate = 0.591, Pending_hits = 909, Reservation_fails = 3924
	L1D_cache_core[2]: Access = 15624, Miss = 9182, Miss_rate = 0.588, Pending_hits = 784, Reservation_fails = 4743
	L1D_cache_core[3]: Access = 15639, Miss = 9333, Miss_rate = 0.597, Pending_hits = 941, Reservation_fails = 3002
	L1D_cache_core[4]: Access = 15608, Miss = 8966, Miss_rate = 0.574, Pending_hits = 941, Reservation_fails = 1974
	L1D_cache_core[5]: Access = 15416, Miss = 9212, Miss_rate = 0.598, Pending_hits = 810, Reservation_fails = 4703
	L1D_cache_core[6]: Access = 15288, Miss = 8906, Miss_rate = 0.583, Pending_hits = 944, Reservation_fails = 3912
	L1D_cache_core[7]: Access = 15416, Miss = 9055, Miss_rate = 0.587, Pending_hits = 1087, Reservation_fails = 5206
	L1D_cache_core[8]: Access = 15480, Miss = 9280, Miss_rate = 0.599, Pending_hits = 973, Reservation_fails = 5516
	L1D_cache_core[9]: Access = 15529, Miss = 9134, Miss_rate = 0.588, Pending_hits = 1041, Reservation_fails = 3807
	L1D_cache_core[10]: Access = 15368, Miss = 9043, Miss_rate = 0.588, Pending_hits = 923, Reservation_fails = 4801
	L1D_cache_core[11]: Access = 15800, Miss = 9236, Miss_rate = 0.585, Pending_hits = 825, Reservation_fails = 3180
	L1D_cache_core[12]: Access = 15224, Miss = 9199, Miss_rate = 0.604, Pending_hits = 944, Reservation_fails = 4730
	L1D_cache_core[13]: Access = 15544, Miss = 8974, Miss_rate = 0.577, Pending_hits = 1100, Reservation_fails = 3533
	L1D_cache_core[14]: Access = 15319, Miss = 9115, Miss_rate = 0.595, Pending_hits = 908, Reservation_fails = 3752
	L1D_total_cache_accesses = 232581
	L1D_total_cache_misses = 137150
	L1D_total_cache_miss_rate = 0.5897
	L1D_total_cache_pending_hits = 14095
	L1D_total_cache_reservation_fails = 61728
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 84756
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 133865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84666
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1374740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16336
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10871
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173072
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59509
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1391076

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 60515
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1150
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10871
ctas_completed 3609, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12330, 9381, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4092, 4092, 4092, 4092, 4092, 4092, 4092, 4092, 
gpgpu_n_tot_thrd_icount = 88020384
gpgpu_n_tot_w_icount = 2750637
gpgpu_n_stall_shd_mem = 147006
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 133865
gpgpu_n_mem_write_global = 59509
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2769152
gpgpu_n_store_insn = 952144
gpgpu_n_shmem_insn = 31117048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6502
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:537507	W0_Idle:2500159	W0_Scoreboard:2722065	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:140677	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1385103	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1070920 {8:133865,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4284648 {72:59509,}
traffic_breakdown_coretomem[INST_ACC_R] = 40288 {8:5036,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21418400 {40:535460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 952144 {8:119018,}
traffic_breakdown_memtocore[INST_ACC_R] = 805760 {40:20144,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 543 
max_icnt2sh_latency = 318 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 59 
mrq_lat_table:47505 	18128 	12353 	13866 	23019 	19450 	11688 	3024 	1040 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	390143 	240953 	23090 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4674 	278 	97 	178566 	7501 	5803 	1114 	391 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	68393 	94990 	95255 	127361 	203476 	64852 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	368 	107 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13823     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     15813     15629     17619     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     15813     17904     17635     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     15813     15629     17624     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  9.696970 21.859156 11.697842 36.533333 10.060774 26.579710 11.805369 24.103895 10.219653 29.935484 14.031250 48.827587 21.814816 61.900002 37.241379 173.714279 
dram[1]: 24.761906 23.515152 33.387756 26.516129 26.695652 26.200001 26.685715 26.514286 27.701492 26.514286 38.315788 38.270271 68.888885 68.777779 152.375000 173.714279 
dram[2]: 22.285715 10.043750 32.720001 11.574468 23.512821 10.915663 24.421053 11.851352 32.561405 10.274854 44.121212 13.556701 77.375000 20.928572 173.714279 34.645161 
dram[3]: 22.608696 24.406250 26.819672 34.250000 24.131578 26.028170 25.081081 29.187500 27.701492 27.294117 38.315788 41.647060 68.777779 61.950001 173.714279 152.375000 
dram[4]:  9.846625 24.156250 12.573644 33.551022 10.129213 26.608696 12.082759 25.081081 10.542169 32.561405 15.172414 40.457142 20.982143 68.666664 46.695652 173.714279 
dram[5]: 24.030769 26.379311 32.880001 27.864407 29.301588 24.480000 28.242424 27.294117 27.294117 25.777779 41.647060 41.647060 62.049999 61.799999 152.250000 173.714279 
average row locality = 150103/6379 = 23.530804
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       409       464       485       552       526       596       547       640       544       640       402       464       343       428       306       384 
dram[1]:       464       464       552       552       596       596       640       640       640       640       480       464       432       428       390       384 
dram[2]:       464       417       552       485       596       528       640       547       640       543       480       386       428       342       384       305 
dram[3]:       464       468       552       552       596       600       640       640       640       640       480       464       428       430       384       390 
dram[4]:       417       468       485       552       522       600       550       640       543       640       394       464       346       424       303       384 
dram[5]:       468       468       552       552       596       600       640       640       640       640       464       464       434       424       388       384 
total dram writes = 48283
bank skew: 640/303 = 2.11
chip skew: 8368/7730 = 1.08
average mf latency per bank:
dram[0]:       9237      4187      7493      3848      6714      3424      6395      1786      5889      1627      5771      1636      5607      1495      6756      1747
dram[1]:       4216      4079      3796      3789      3521      3332      1840      1804      1690      1578      1600      1642      1550      1553      1697      1733
dram[2]:       4210      8746      3750      7711      3286      6480      1753      6131      1630      5488      1591      5671      1542      5107      1729      6327
dram[3]:       4158      4159      3783      3857      3382      3290      1817      1887      1590      1640      1610      1651      1547      1557      1722      1801
dram[4]:      10132      4154      8284      3943      7109      3224      6285      1775      5767      1582      5671      1671      5590      1588      7126      1803
dram[5]:       4178      4063      3880      3881      3480      3139      1841      1846      1639      1567      1655      1625      1551      1540      1803      1760
maximum mf latency per bank:
dram[0]:        761       456       919       550      1005       907      1197       831       939       549       678       505       616       410       654       519
dram[1]:        508       446       597       507       896       794       813       768       795       764       414       450       402       424       490       422
dram[2]:        482       684       590       980       708      1016       639      1182       552       954       432       772       489       587       453       608
dram[3]:        475       489       488       620       958       926       723       875       635       832       382       544       449       429       426       526
dram[4]:        748       474       930       612       955       883      1116       691       958       540       628       463       719       501       733       492
dram[5]:        509       496       597       513      1022       948       945       852       778       744       477       446       420       418       518       433
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=559992 n_nop=528932 n_act=1377 n_pre=1361 n_ref_event=94701154270800 n_req=24791 n_rd=20638 n_rd_L2_A=0 n_write=0 n_wr_bk=7730 bw_util=0.1013
n_activity=119166 dram_eff=0.4761
bk0: 1370a 546856i bk1: 1320a 549077i bk2: 1342a 547800i bk3: 1368a 549083i bk4: 1504a 546150i bk5: 1536a 546753i bk6: 1430a 546473i bk7: 1536a 547817i bk8: 1442a 545627i bk9: 1536a 546852i bk10: 1122a 549310i bk11: 1184a 549961i bk12: 988a 551481i bk13: 1024a 551732i bk14: 912a 552790i bk15: 1024a 552783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944899
Row_Buffer_Locality_read = 0.971703
Row_Buffer_Locality_write = 0.811702
Bank_Level_Parallism = 2.002116
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.160831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101316 
total_CMD = 559992 
util_bw = 56736 
Wasted_Col = 36800 
Wasted_Row = 9524 
Idle = 456932 

BW Util Bottlenecks: 
RCDc_limit = 5802 
RCDWRc_limit = 3956 
WTRc_limit = 7631 
RTWc_limit = 24215 
CCDLc_limit = 24297 
rwq = 0 
CCDLc_limit_alone = 15407 
WTRc_limit_alone = 6188 
RTWc_limit_alone = 16768 

Commands details: 
total_CMD = 559992 
n_nop = 528932 
Read = 20638 
Write = 0 
L2_Alloc = 0 
L2_WB = 7730 
n_act = 1377 
n_pre = 1361 
n_ref = 94701154270800 
n_req = 24791 
total_req = 28368 

Dual Bus Interface Util: 
issued_total_row = 2738 
issued_total_col = 28368 
Row_Bus_Util =  0.004889 
CoL_Bus_Util = 0.050658 
Either_Row_CoL_Bus_Util = 0.055465 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001481 
queue_avg = 1.256629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25663
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=559992 n_nop=528973 n_act=796 n_pre=780 n_ref_event=4560869750798743682 n_req=25289 n_rd=21108 n_rd_L2_A=0 n_write=0 n_wr_bk=8362 bw_util=0.1053
n_activity=107536 dram_eff=0.5481
bk0: 1328a 548724i bk1: 1320a 548473i bk2: 1360a 547989i bk3: 1368a 548047i bk4: 1544a 545661i bk5: 1536a 546166i bk6: 1548a 546722i bk7: 1536a 545957i bk8: 1536a 546763i bk9: 1536a 546490i bk10: 1216a 549832i bk11: 1184a 550150i bk12: 1024a 550182i bk13: 1024a 549982i bk14: 1024a 552035i bk15: 1024a 552625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969077
Row_Buffer_Locality_read = 0.983040
Row_Buffer_Locality_write = 0.898589
Bank_Level_Parallism = 2.190137
Bank_Level_Parallism_Col = 2.177109
Bank_Level_Parallism_Ready = 1.189287
write_to_read_ratio_blp_rw_average = 0.485160
GrpLevelPara = 1.577335 

BW Util details:
bwutil = 0.105252 
total_CMD = 559992 
util_bw = 58940 
Wasted_Col = 32518 
Wasted_Row = 5172 
Idle = 463362 

BW Util Bottlenecks: 
RCDc_limit = 3348 
RCDWRc_limit = 1819 
WTRc_limit = 7846 
RTWc_limit = 24125 
CCDLc_limit = 24421 
rwq = 0 
CCDLc_limit_alone = 14975 
WTRc_limit_alone = 6163 
RTWc_limit_alone = 16362 

Commands details: 
total_CMD = 559992 
n_nop = 528973 
Read = 21108 
Write = 0 
L2_Alloc = 0 
L2_WB = 8362 
n_act = 796 
n_pre = 780 
n_ref = 4560869750798743682 
n_req = 25289 
total_req = 29470 

Dual Bus Interface Util: 
issued_total_row = 1576 
issued_total_col = 29470 
Row_Bus_Util =  0.002814 
CoL_Bus_Util = 0.052626 
Either_Row_CoL_Bus_Util = 0.055392 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000870 
queue_avg = 1.518147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51815
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=559992 n_nop=528947 n_act=1371 n_pre=1355 n_ref_event=0 n_req=24775 n_rd=20620 n_rd_L2_A=0 n_write=0 n_wr_bk=7737 bw_util=0.1013
n_activity=119019 dram_eff=0.4765
bk0: 1328a 549619i bk1: 1372a 547049i bk2: 1360a 548899i bk3: 1348a 547305i bk4: 1536a 547766i bk5: 1494a 545891i bk6: 1536a 547328i bk7: 1426a 545649i bk8: 1536a 547326i bk9: 1434a 545853i bk10: 1216a 550548i bk11: 1096a 550082i bk12: 1024a 550633i bk13: 984a 551123i bk14: 1024a 552692i bk15: 906a 552840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945227
Row_Buffer_Locality_read = 0.971969
Row_Buffer_Locality_write = 0.812515
Bank_Level_Parallism = 2.009681
Bank_Level_Parallism_Col = 1.979955
Bank_Level_Parallism_Ready = 1.161246
write_to_read_ratio_blp_rw_average = 0.488742
GrpLevelPara = 1.490537 

BW Util details:
bwutil = 0.101276 
total_CMD = 559992 
util_bw = 56714 
Wasted_Col = 36874 
Wasted_Row = 9144 
Idle = 457260 

BW Util Bottlenecks: 
RCDc_limit = 5821 
RCDWRc_limit = 3814 
WTRc_limit = 7056 
RTWc_limit = 25163 
CCDLc_limit = 24165 
rwq = 0 
CCDLc_limit_alone = 15142 
WTRc_limit_alone = 5687 
RTWc_limit_alone = 17509 

Commands details: 
total_CMD = 559992 
n_nop = 528947 
Read = 20620 
Write = 0 
L2_Alloc = 0 
L2_WB = 7737 
n_act = 1371 
n_pre = 1355 
n_ref = 0 
n_req = 24775 
total_req = 28357 

Dual Bus Interface Util: 
issued_total_row = 2726 
issued_total_col = 28357 
Row_Bus_Util =  0.004868 
CoL_Bus_Util = 0.050638 
Either_Row_CoL_Bus_Util = 0.055438 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.001224 
queue_avg = 1.218101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=559992 n_nop=528938 n_act=802 n_pre=786 n_ref_event=13984 n_req=25304 n_rd=21120 n_rd_L2_A=0 n_write=0 n_wr_bk=8368 bw_util=0.1053
n_activity=108310 dram_eff=0.5445
bk0: 1328a 548020i bk1: 1328a 549040i bk2: 1360a 548271i bk3: 1368a 548541i bk4: 1536a 545969i bk5: 1548a 546556i bk6: 1536a 546766i bk7: 1548a 546337i bk8: 1536a 546688i bk9: 1536a 545995i bk10: 1216a 549982i bk11: 1184a 549541i bk12: 1024a 550337i bk13: 1024a 549994i bk14: 1024a 552590i bk15: 1024a 551312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968898
Row_Buffer_Locality_read = 0.983049
Row_Buffer_Locality_write = 0.897467
Bank_Level_Parallism = 2.181061
Bank_Level_Parallism_Col = 2.169869
Bank_Level_Parallism_Ready = 1.186898
write_to_read_ratio_blp_rw_average = 0.495777
GrpLevelPara = 1.579421 

BW Util details:
bwutil = 0.105316 
total_CMD = 559992 
util_bw = 58976 
Wasted_Col = 32786 
Wasted_Row = 5279 
Idle = 462951 

BW Util Bottlenecks: 
RCDc_limit = 3454 
RCDWRc_limit = 1803 
WTRc_limit = 7221 
RTWc_limit = 24934 
CCDLc_limit = 24432 
rwq = 0 
CCDLc_limit_alone = 15048 
WTRc_limit_alone = 5731 
RTWc_limit_alone = 17040 

Commands details: 
total_CMD = 559992 
n_nop = 528938 
Read = 21120 
Write = 0 
L2_Alloc = 0 
L2_WB = 8368 
n_act = 802 
n_pre = 786 
n_ref = 13984 
n_req = 25304 
total_req = 29488 

Dual Bus Interface Util: 
issued_total_row = 1588 
issued_total_col = 29488 
Row_Bus_Util =  0.002836 
CoL_Bus_Util = 0.052658 
Either_Row_CoL_Bus_Util = 0.055454 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000708 
queue_avg = 1.528743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=559992 n_nop=529097 n_act=1335 n_pre=1319 n_ref_event=0 n_req=24707 n_rd=20554 n_rd_L2_A=0 n_write=0 n_wr_bk=7732 bw_util=0.101
n_activity=117718 dram_eff=0.4806
bk0: 1370a 546643i bk1: 1312a 549017i bk2: 1336a 547757i bk3: 1368a 548935i bk4: 1488a 546297i bk5: 1536a 547076i bk6: 1420a 546658i bk7: 1536a 547672i bk8: 1428a 545717i bk9: 1536a 547703i bk10: 1100a 550023i bk11: 1184a 549948i bk12: 984a 551187i bk13: 1024a 550898i bk14: 908a 553172i bk15: 1024a 552829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946574
Row_Buffer_Locality_read = 0.973047
Row_Buffer_Locality_write = 0.815555
Bank_Level_Parallism = 2.013416
Bank_Level_Parallism_Col = 1.984142
Bank_Level_Parallism_Ready = 1.148405
write_to_read_ratio_blp_rw_average = 0.491222
GrpLevelPara = 1.493006 

BW Util details:
bwutil = 0.101023 
total_CMD = 559992 
util_bw = 56572 
Wasted_Col = 36544 
Wasted_Row = 8870 
Idle = 458006 

BW Util Bottlenecks: 
RCDc_limit = 5608 
RCDWRc_limit = 3781 
WTRc_limit = 6976 
RTWc_limit = 25168 
CCDLc_limit = 24101 
rwq = 0 
CCDLc_limit_alone = 15098 
WTRc_limit_alone = 5681 
RTWc_limit_alone = 17460 

Commands details: 
total_CMD = 559992 
n_nop = 529097 
Read = 20554 
Write = 0 
L2_Alloc = 0 
L2_WB = 7732 
n_act = 1335 
n_pre = 1319 
n_ref = 0 
n_req = 24707 
total_req = 28286 

Dual Bus Interface Util: 
issued_total_row = 2654 
issued_total_col = 28286 
Row_Bus_Util =  0.004739 
CoL_Bus_Util = 0.050511 
Either_Row_CoL_Bus_Util = 0.055170 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.001457 
queue_avg = 1.238432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23843
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=559992 n_nop=529054 n_act=782 n_pre=766 n_ref_event=94701156861968 n_req=25237 n_rd=21060 n_rd_L2_A=0 n_write=0 n_wr_bk=8354 bw_util=0.1051
n_activity=107137 dram_eff=0.5491
bk0: 1328a 548895i bk1: 1296a 549046i bk2: 1368a 548509i bk3: 1368a 548178i bk4: 1548a 546501i bk5: 1536a 546056i bk6: 1544a 546747i bk7: 1536a 545648i bk8: 1536a 546855i bk9: 1536a 546177i bk10: 1184a 549657i bk11: 1184a 549585i bk12: 1024a 549987i bk13: 1024a 550042i bk14: 1024a 551547i bk15: 1024a 553016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969608
Row_Buffer_Locality_read = 0.983476
Row_Buffer_Locality_write = 0.899689
Bank_Level_Parallism = 2.200456
Bank_Level_Parallism_Col = 2.182410
Bank_Level_Parallism_Ready = 1.194501
write_to_read_ratio_blp_rw_average = 0.492165
GrpLevelPara = 1.584960 

BW Util details:
bwutil = 0.105052 
total_CMD = 559992 
util_bw = 58828 
Wasted_Col = 32281 
Wasted_Row = 4836 
Idle = 464047 

BW Util Bottlenecks: 
RCDc_limit = 3300 
RCDWRc_limit = 1769 
WTRc_limit = 7638 
RTWc_limit = 24004 
CCDLc_limit = 24167 
rwq = 0 
CCDLc_limit_alone = 14838 
WTRc_limit_alone = 5989 
RTWc_limit_alone = 16324 

Commands details: 
total_CMD = 559992 
n_nop = 529054 
Read = 21060 
Write = 0 
L2_Alloc = 0 
L2_WB = 8354 
n_act = 782 
n_pre = 766 
n_ref = 94701156861968 
n_req = 25237 
total_req = 29414 

Dual Bus Interface Util: 
issued_total_row = 1548 
issued_total_col = 29414 
Row_Bus_Util =  0.002764 
CoL_Bus_Util = 0.052526 
Either_Row_CoL_Bus_Util = 0.055247 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000776 
queue_avg = 1.519679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78068, Miss = 10956, Miss_rate = 0.140, Pending_hits = 5179, Reservation_fails = 3916
L2_cache_bank[1]: Access = 49684, Miss = 10528, Miss_rate = 0.212, Pending_hits = 4879, Reservation_fails = 2715
L2_cache_bank[2]: Access = 48714, Miss = 10580, Miss_rate = 0.217, Pending_hits = 4452, Reservation_fails = 2240
L2_cache_bank[3]: Access = 49284, Miss = 10528, Miss_rate = 0.214, Pending_hits = 4372, Reservation_fails = 3465
L2_cache_bank[4]: Access = 49284, Miss = 10560, Miss_rate = 0.214, Pending_hits = 4750, Reservation_fails = 2174
L2_cache_bank[5]: Access = 78100, Miss = 10892, Miss_rate = 0.139, Pending_hits = 5464, Reservation_fails = 4615
L2_cache_bank[6]: Access = 48908, Miss = 10560, Miss_rate = 0.216, Pending_hits = 4153, Reservation_fails = 2250
L2_cache_bank[7]: Access = 48678, Miss = 10560, Miss_rate = 0.217, Pending_hits = 4681, Reservation_fails = 2744
L2_cache_bank[8]: Access = 77618, Miss = 10876, Miss_rate = 0.140, Pending_hits = 5255, Reservation_fails = 4162
L2_cache_bank[9]: Access = 49092, Miss = 10520, Miss_rate = 0.214, Pending_hits = 4749, Reservation_fails = 2701
L2_cache_bank[10]: Access = 48830, Miss = 10556, Miss_rate = 0.216, Pending_hits = 4524, Reservation_fails = 2223
L2_cache_bank[11]: Access = 48392, Miss = 10504, Miss_rate = 0.217, Pending_hits = 4102, Reservation_fails = 2265
L2_total_cache_accesses = 674652
L2_total_cache_misses = 127620
L2_total_cache_miss_rate = 0.1892
L2_total_cache_pending_hits = 56560
L2_total_cache_reservation_fails = 35470
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 358620
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93108
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116498
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1260
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15326
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3310
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 377
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28854
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1131
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 535460
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 119018
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1205
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5411
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28854
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=674652
icnt_total_pkts_simt_to_mem=257934
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 873028
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 932386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000230516
	minimum = 0 (at node 0)
	maximum = 0.00144664 (at node 14)
Accepted packet rate average = 0.000230516
	minimum = 0 (at node 0)
	maximum = 0.00477728 (at node 14)
Injected flit rate average = 0.000249206
	minimum = 0 (at node 0)
	maximum = 0.00195129 (at node 14)
Accepted flit rate average= 0.000249206
	minimum = 0 (at node 0)
	maximum = 0.00477728 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5431 (13 samples)
	minimum = 5 (13 samples)
	maximum = 289.923 (13 samples)
Network latency average = 17.6504 (13 samples)
	minimum = 5 (13 samples)
	maximum = 287.231 (13 samples)
Flit latency average = 16.9887 (13 samples)
	minimum = 5 (13 samples)
	maximum = 286.538 (13 samples)
Fragmentation average = 0.000380247 (13 samples)
	minimum = 0 (13 samples)
	maximum = 34.3846 (13 samples)
Injected packet rate average = 0.0750426 (13 samples)
	minimum = 0.0290465 (13 samples)
	maximum = 0.181664 (13 samples)
Accepted packet rate average = 0.0750426 (13 samples)
	minimum = 0.0336759 (13 samples)
	maximum = 0.111582 (13 samples)
Injected flit rate average = 0.0801559 (13 samples)
	minimum = 0.0379035 (13 samples)
	maximum = 0.181858 (13 samples)
Accepted flit rate average = 0.0801559 (13 samples)
	minimum = 0.0458043 (13 samples)
	maximum = 0.111582 (13 samples)
Injected packet size average = 1.06814 (13 samples)
Accepted packet size average = 1.06814 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 524026 (inst/sec)
gpgpu_simulation_rate = 2602 (cycle/sec)
gpgpu_silicon_slowdown = 269023x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (27,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 34535
gpu_sim_insn = 531360
gpu_ipc =      15.3861
gpu_tot_sim_cycle = 458780
gpu_tot_sim_insn = 85947688
gpu_tot_ipc =     187.3397
gpu_tot_issued_cta = 3636
gpu_occupancy = 3.7500% 
gpu_tot_occupancy = 34.6847% 
max_total_param_size = 0
gpu_stall_dramfull = 30017
gpu_stall_icnt2sh    = 93781
partiton_level_parallism =       0.0896
partiton_level_parallism_total  =       0.4392
partiton_level_parallism_util =       1.1434
partiton_level_parallism_util_total  =       1.8200
L2_BW  =       6.9415 GB/Sec
L2_BW_total  =      33.4625 GB/Sec
gpu_total_sim_rate=511593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1407546
	L1I_total_cache_misses = 18306
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10871
L1D_cache:
	L1D_cache_core[0]: Access = 15797, Miss = 9308, Miss_rate = 0.589, Pending_hits = 973, Reservation_fails = 4945
	L1D_cache_core[1]: Access = 15845, Miss = 9359, Miss_rate = 0.591, Pending_hits = 924, Reservation_fails = 3924
	L1D_cache_core[2]: Access = 15782, Miss = 9270, Miss_rate = 0.587, Pending_hits = 800, Reservation_fails = 4743
	L1D_cache_core[3]: Access = 15797, Miss = 9413, Miss_rate = 0.596, Pending_hits = 957, Reservation_fails = 3002
	L1D_cache_core[4]: Access = 15766, Miss = 9046, Miss_rate = 0.574, Pending_hits = 957, Reservation_fails = 1974
	L1D_cache_core[5]: Access = 15574, Miss = 9292, Miss_rate = 0.597, Pending_hits = 826, Reservation_fails = 4703
	L1D_cache_core[6]: Access = 15446, Miss = 8986, Miss_rate = 0.582, Pending_hits = 960, Reservation_fails = 3912
	L1D_cache_core[7]: Access = 15574, Miss = 9135, Miss_rate = 0.587, Pending_hits = 1103, Reservation_fails = 5206
	L1D_cache_core[8]: Access = 15638, Miss = 9360, Miss_rate = 0.599, Pending_hits = 989, Reservation_fails = 5516
	L1D_cache_core[9]: Access = 15687, Miss = 9214, Miss_rate = 0.587, Pending_hits = 1057, Reservation_fails = 3807
	L1D_cache_core[10]: Access = 15526, Miss = 9123, Miss_rate = 0.588, Pending_hits = 939, Reservation_fails = 4801
	L1D_cache_core[11]: Access = 15958, Miss = 9316, Miss_rate = 0.584, Pending_hits = 841, Reservation_fails = 3180
	L1D_cache_core[12]: Access = 15303, Miss = 9247, Miss_rate = 0.604, Pending_hits = 944, Reservation_fails = 4730
	L1D_cache_core[13]: Access = 15623, Miss = 9022, Miss_rate = 0.577, Pending_hits = 1100, Reservation_fails = 3533
	L1D_cache_core[14]: Access = 15398, Miss = 9163, Miss_rate = 0.595, Pending_hits = 908, Reservation_fails = 3752
	L1D_total_cache_accesses = 234714
	L1D_total_cache_misses = 138254
	L1D_total_cache_miss_rate = 0.5890
	L1D_total_cache_pending_hits = 14278
	L1D_total_cache_reservation_fails = 61728
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 84999
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84909
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1389240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18306
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10871
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 174368
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60346
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1407546

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 60515
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1150
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10871
ctas_completed 3636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13536, 10587, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4092, 4092, 4092, 4092, 4092, 4092, 4092, 4092, 
gpgpu_n_tot_thrd_icount = 89062368
gpgpu_n_tot_w_icount = 2783199
gpgpu_n_stall_shd_mem = 153054
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134953
gpgpu_n_mem_write_global = 60346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2789888
gpgpu_n_store_insn = 965536
gpgpu_n_shmem_insn = 31288984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2705568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6502
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:544244	W0_Idle:3073942	W0_Scoreboard:3144209	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2597499
single_issue_nums: WS0:1403193	WS1:1380006	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1079624 {8:134953,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4344912 {72:60346,}
traffic_breakdown_coretomem[INST_ACC_R] = 49640 {8:6205,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21592480 {40:539812,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 965536 {8:120692,}
traffic_breakdown_memtocore[INST_ACC_R] = 992800 {40:24820,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 543 
max_icnt2sh_latency = 318 
averagemflatency = 251 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 58 
mrq_lat_table:49168 	18477 	12415 	13942 	23556 	19579 	11696 	3024 	1040 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395606 	241516 	23090 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5773 	329 	115 	180288 	7705 	5803 	1114 	391 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74011 	95398 	95255 	127361 	203476 	64852 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	403 	110 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     21462     15629     17862     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     21186     17904     18619     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     21964     15629     18189     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]:  9.387283 18.298851 11.697842 36.533333 10.193370 27.159420 11.966443 24.307692 10.219653 29.935484 14.031250 48.827587 21.944445 62.400002 36.200001 153.250000 
dram[1]: 21.733334 19.414635 33.000000 26.516129 19.828283 26.394365 22.155556 27.085714 23.120481 26.514286 32.297871 38.270271 37.941177 69.333336 97.923080 153.250000 
dram[2]: 19.390244  9.848485 32.720001 11.574468 23.721519 11.060241 25.052631 11.959459 32.561405 10.274854 44.121212 13.556701 78.000000 21.071428 153.500000 33.687500 
dram[3]: 19.629629 21.207792 26.819672 33.820000 24.337662 19.534653 25.729731 23.630953 27.701492 22.360466 38.315788 34.325581 69.333336 37.970589 153.500000 97.769234 
dram[4]:  9.660714 20.736841 12.573644 33.551022 10.219101 27.304348 12.164384 25.621622 10.542169 32.561405 15.172414 40.457142 21.089285 69.333336 45.000000 153.250000 
dram[5]: 21.486841 22.285715 32.480770 27.864407 21.129032 25.120001 22.804598 27.882353 22.034483 25.777779 35.926830 41.647060 35.833332 62.400002 97.769234 153.250000 
average row locality = 152927/6823 = 22.413454
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       417       480       485       552       526       596       547       640       544       640       402       464       356       448       318       404 
dram[1]:       492       480       582       552       642       596       681       640       669       640       513       464       466       448       434       404 
dram[2]:       476       421       552       485       596       528       640       547       640       543       480       386       448       356       408       313 
dram[3]:       476       498       552       582       596       646       640       680       640       669       480       494       448       467       408       430 
dram[4]:       421       480       485       552       522       600       550       640       543       640       394       464       356       448       315       404 
dram[5]:       498       480       578       552       644       600       679       640       673       640       496       464       466       448       430       404 
total dram writes = 49553
bank skew: 681/313 = 2.18
chip skew: 8706/7814 = 1.11
average mf latency per bank:
dram[0]:       9060      4047      7493      3848      6739      3466      6422      1825      5889      1627      5771      1636      5403      1428      6501      1661
dram[1]:       4011      3943      3630      3789      3359      3374      1832      1843      1655      1578      1538      1642      1474      1483      1564      1647
dram[2]:       4104      8663      3750      7711      3326      6508      1799      6149      1630      5488      1591      5671      1473      4906      1627      6165
dram[3]:       4054      3942      3783      3687      3423      3164      1863      1872      1590      1608      1610      1592      1478      1470      1620      1673
dram[4]:      10035      4051      8284      3943      7128      3272      6312      1813      5767      1582      5671      1671      5433      1503      6855      1714
dram[5]:       3960      3961      3734      3881      3321      3187      1830      1885      1596      1567      1588      1625      1481      1457      1666      1673
maximum mf latency per bank:
dram[0]:        761       456       919       550      1005       907      1197       831       939       549       678       505       616       410       654       519
dram[1]:        508       446       597       507       896       794       813       768       795       764       414       450       402       424       490       422
dram[2]:        482       684       590       980       708      1016       639      1182       552       954       432       772       489       587       453       608
dram[3]:        475       489       488       620       958       926       723       875       635       832       382       544       449       429       426       526
dram[4]:        748       474       930       612       955       883      1116       691       958       540       628       463       719       501       733       492
dram[5]:        509       496       597       513      1022       948       945       852       778       744       477       446       420       418       518       433
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605577 n_nop=574194 n_act=1404 n_pre=1388 n_ref_event=94701154270800 n_req=25016 n_rd=20818 n_rd_L2_A=0 n_write=0 n_wr_bk=7819 bw_util=0.09458
n_activity=121361 dram_eff=0.4719
bk0: 1390a 592176i bk1: 1352a 594187i bk2: 1342a 593364i bk3: 1368a 594652i bk4: 1528a 591696i bk5: 1576a 592283i bk6: 1454a 592031i bk7: 1576a 593328i bk8: 1442a 591211i bk9: 1536a 592437i bk10: 1122a 594896i bk11: 1184a 595547i bk12: 988a 596913i bk13: 1024a 597116i bk14: 912a 598253i bk15: 1024a 598137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944316
Row_Buffer_Locality_read = 0.971323
Row_Buffer_Locality_write = 0.810386
Bank_Level_Parallism = 1.989321
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.159324
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094578 
total_CMD = 605577 
util_bw = 57274 
Wasted_Col = 37497 
Wasted_Row = 9932 
Idle = 500874 

BW Util Bottlenecks: 
RCDc_limit = 5958 
RCDWRc_limit = 4053 
WTRc_limit = 7631 
RTWc_limit = 24587 
CCDLc_limit = 24589 
rwq = 0 
CCDLc_limit_alone = 15571 
WTRc_limit_alone = 6188 
RTWc_limit_alone = 17012 

Commands details: 
total_CMD = 605577 
n_nop = 574194 
Read = 20818 
Write = 0 
L2_Alloc = 0 
L2_WB = 7819 
n_act = 1404 
n_pre = 1388 
n_ref = 94701154270800 
n_req = 25016 
total_req = 28637 

Dual Bus Interface Util: 
issued_total_row = 2792 
issued_total_col = 28637 
Row_Bus_Util =  0.004610 
CoL_Bus_Util = 0.047289 
Either_Row_CoL_Bus_Util = 0.051823 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.001466 
queue_avg = 1.165122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16512
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 458849 -   mf: uid=2455661, sid4294967295:w4294967295, part=1, addr=0xc00f7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (458749), 
Ready @ 458869 -   mf: uid=2455665, sid4294967295:w4294967295, part=1, addr=0xc0097900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (458769), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605577 n_nop=573416 n_act=924 n_pre=908 n_ref_event=4560869750798743682 n_req=26022 n_rd=21660 n_rd_L2_A=0 n_write=0 n_wr_bk=8703 bw_util=0.1003
n_activity=113780 dram_eff=0.5337
bk0: 1384a 593682i bk1: 1352a 593567i bk2: 1392a 593255i bk3: 1368a 593663i bk4: 1640a 590141i bk5: 1576a 591643i bk6: 1648a 591359i bk7: 1576a 591460i bk8: 1584a 591695i bk9: 1536a 592033i bk10: 1260a 594953i bk11: 1184a 595709i bk12: 1056a 595108i bk13: 1024a 595376i bk14: 1056a 597097i bk15: 1024a 597971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965030
Row_Buffer_Locality_read = 0.981394
Row_Buffer_Locality_write = 0.883769
Bank_Level_Parallism = 2.157273
Bank_Level_Parallism_Col = 2.145722
Bank_Level_Parallism_Ready = 1.185622
write_to_read_ratio_blp_rw_average = 0.488694
GrpLevelPara = 1.558750 

BW Util details:
bwutil = 0.100278 
total_CMD = 605577 
util_bw = 60726 
Wasted_Col = 34581 
Wasted_Row = 6148 
Idle = 504122 

BW Util Bottlenecks: 
RCDc_limit = 3808 
RCDWRc_limit = 2300 
WTRc_limit = 8149 
RTWc_limit = 25214 
CCDLc_limit = 25289 
rwq = 0 
CCDLc_limit_alone = 15526 
WTRc_limit_alone = 6423 
RTWc_limit_alone = 17177 

Commands details: 
total_CMD = 605577 
n_nop = 573416 
Read = 21660 
Write = 0 
L2_Alloc = 0 
L2_WB = 8703 
n_act = 924 
n_pre = 908 
n_ref = 4560869750798743682 
n_req = 26022 
total_req = 30363 

Dual Bus Interface Util: 
issued_total_row = 1832 
issued_total_col = 30363 
Row_Bus_Util =  0.003025 
CoL_Bus_Util = 0.050139 
Either_Row_CoL_Bus_Util = 0.053108 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001057 
queue_avg = 1.416669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41667
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605577 n_nop=574242 n_act=1391 n_pre=1375 n_ref_event=0 n_req=24985 n_rd=20788 n_rd_L2_A=0 n_write=0 n_wr_bk=7819 bw_util=0.09448
n_activity=120875 dram_eff=0.4733
bk0: 1352a 594854i bk1: 1388a 592450i bk2: 1360a 594469i bk3: 1348a 592879i bk4: 1576a 593250i bk5: 1518a 591444i bk6: 1584a 592838i bk7: 1442a 591212i bk8: 1536a 592911i bk9: 1434a 591438i bk10: 1216a 596135i bk11: 1096a 595670i bk12: 1024a 596052i bk13: 984a 596565i bk14: 1024a 598042i bk15: 906a 598343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944887
Row_Buffer_Locality_read = 0.971714
Row_Buffer_Locality_write = 0.812009
Bank_Level_Parallism = 1.998746
Bank_Level_Parallism_Col = 1.971299
Bank_Level_Parallism_Ready = 1.159841
write_to_read_ratio_blp_rw_average = 0.490157
GrpLevelPara = 1.484965 

BW Util details:
bwutil = 0.094478 
total_CMD = 605577 
util_bw = 57214 
Wasted_Col = 37488 
Wasted_Row = 9421 
Idle = 501454 

BW Util Bottlenecks: 
RCDc_limit = 5940 
RCDWRc_limit = 3880 
WTRc_limit = 7081 
RTWc_limit = 25496 
CCDLc_limit = 24439 
rwq = 0 
CCDLc_limit_alone = 15299 
WTRc_limit_alone = 5707 
RTWc_limit_alone = 17730 

Commands details: 
total_CMD = 605577 
n_nop = 574242 
Read = 20788 
Write = 0 
L2_Alloc = 0 
L2_WB = 7819 
n_act = 1391 
n_pre = 1375 
n_ref = 0 
n_req = 24985 
total_req = 28607 

Dual Bus Interface Util: 
issued_total_row = 2766 
issued_total_col = 28607 
Row_Bus_Util =  0.004568 
CoL_Bus_Util = 0.047239 
Either_Row_CoL_Bus_Util = 0.051744 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001213 
queue_avg = 1.128859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 458863 -   mf: uid=2455663, sid4294967295:w4294967295, part=3, addr=0xc0027900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (458763), 
Ready @ 458866 -   mf: uid=2455664, sid4294967295:w4294967295, part=3, addr=0xc009f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (458766), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605577 n_nop=573384 n_act=927 n_pre=911 n_ref_event=13984 n_req=26035 n_rd=21672 n_rd_L2_A=0 n_write=0 n_wr_bk=8706 bw_util=0.1003
n_activity=114587 dram_eff=0.5302
bk0: 1352a 593252i bk1: 1384a 594017i bk2: 1360a 593847i bk3: 1400a 593836i bk4: 1576a 591509i bk5: 1648a 591060i bk6: 1584a 592240i bk7: 1640a 591055i bk8: 1536a 592233i bk9: 1588a 590952i bk10: 1216a 595519i bk11: 1228a 594695i bk12: 1024a 595728i bk13: 1056a 594901i bk14: 1024a 597884i bk15: 1056a 596357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964970
Row_Buffer_Locality_read = 0.981543
Row_Buffer_Locality_write = 0.882650
Bank_Level_Parallism = 2.148114
Bank_Level_Parallism_Col = 2.137382
Bank_Level_Parallism_Ready = 1.182600
write_to_read_ratio_blp_rw_average = 0.499291
GrpLevelPara = 1.560850 

BW Util details:
bwutil = 0.100327 
total_CMD = 605577 
util_bw = 60756 
Wasted_Col = 34897 
Wasted_Row = 6143 
Idle = 503781 

BW Util Bottlenecks: 
RCDc_limit = 3903 
RCDWRc_limit = 2291 
WTRc_limit = 7472 
RTWc_limit = 26077 
CCDLc_limit = 25275 
rwq = 0 
CCDLc_limit_alone = 15587 
WTRc_limit_alone = 5953 
RTWc_limit_alone = 17908 

Commands details: 
total_CMD = 605577 
n_nop = 573384 
Read = 21672 
Write = 0 
L2_Alloc = 0 
L2_WB = 8706 
n_act = 927 
n_pre = 911 
n_ref = 13984 
n_req = 26035 
total_req = 30378 

Dual Bus Interface Util: 
issued_total_row = 1838 
issued_total_col = 30378 
Row_Bus_Util =  0.003035 
CoL_Bus_Util = 0.050164 
Either_Row_CoL_Bus_Util = 0.053161 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000714 
queue_avg = 1.424532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605577 n_nop=574392 n_act=1355 n_pre=1339 n_ref_event=0 n_req=24917 n_rd=20722 n_rd_L2_A=0 n_write=0 n_wr_bk=7814 bw_util=0.09424
n_activity=119520 dram_eff=0.4775
bk0: 1386a 592065i bk1: 1336a 594214i bk2: 1336a 593324i bk3: 1368a 594506i bk4: 1504a 591855i bk5: 1584a 592591i bk6: 1444a 592191i bk7: 1576a 593172i bk8: 1428a 591302i bk9: 1536a 593288i bk10: 1100a 595608i bk11: 1184a 595533i bk12: 984a 596664i bk13: 1024a 596244i bk14: 908a 598610i bk15: 1024a 598237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946221
Row_Buffer_Locality_read = 0.972783
Row_Buffer_Locality_write = 0.815018
Bank_Level_Parallism = 2.003186
Bank_Level_Parallism_Col = 1.976226
Bank_Level_Parallism_Ready = 1.147144
write_to_read_ratio_blp_rw_average = 0.492748
GrpLevelPara = 1.487821 

BW Util details:
bwutil = 0.094244 
total_CMD = 605577 
util_bw = 57072 
Wasted_Col = 37151 
Wasted_Row = 9150 
Idle = 502204 

BW Util Bottlenecks: 
RCDc_limit = 5728 
RCDWRc_limit = 3845 
WTRc_limit = 7000 
RTWc_limit = 25528 
CCDLc_limit = 24387 
rwq = 0 
CCDLc_limit_alone = 15256 
WTRc_limit_alone = 5697 
RTWc_limit_alone = 17700 

Commands details: 
total_CMD = 605577 
n_nop = 574392 
Read = 20722 
Write = 0 
L2_Alloc = 0 
L2_WB = 7814 
n_act = 1355 
n_pre = 1339 
n_ref = 0 
n_req = 24917 
total_req = 28536 

Dual Bus Interface Util: 
issued_total_row = 2694 
issued_total_col = 28536 
Row_Bus_Util =  0.004449 
CoL_Bus_Util = 0.047122 
Either_Row_CoL_Bus_Util = 0.051496 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.001443 
queue_avg = 1.147572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 458833 -   mf: uid=2455658, sid4294967295:w4294967295, part=5, addr=0xc00bf900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (458733), 
Ready @ 458838 -   mf: uid=2455659, sid4294967295:w4294967295, part=5, addr=0xc00d7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (458738), 
Ready @ 458845 -   mf: uid=2455660, sid4294967295:w4294967295, part=5, addr=0xc00ef900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (458745), 
Ready @ 458854 -   mf: uid=2455662, sid4294967295:w4294967295, part=5, addr=0xc002f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (458754), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605577 n_nop=573520 n_act=906 n_pre=890 n_ref_event=94701156861968 n_req=25952 n_rd=21596 n_rd_L2_A=0 n_write=0 n_wr_bk=8692 bw_util=0.1
n_activity=113243 dram_eff=0.5349
bk0: 1384a 593930i bk1: 1320a 594262i bk2: 1400a 593794i bk3: 1368a 593791i bk4: 1640a 591025i bk5: 1584a 591565i bk6: 1640a 591503i bk7: 1576a 591124i bk8: 1580a 591741i bk9: 1536a 591717i bk10: 1224a 594884i bk11: 1184a 595158i bk12: 1056a 594873i bk13: 1024a 595362i bk14: 1056a 596574i bk15: 1024a 598390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965667
Row_Buffer_Locality_read = 0.982034
Row_Buffer_Locality_write = 0.884527
Bank_Level_Parallism = 2.166104
Bank_Level_Parallism_Col = 2.148621
Bank_Level_Parallism_Ready = 1.189807
write_to_read_ratio_blp_rw_average = 0.496272
GrpLevelPara = 1.565425 

BW Util details:
bwutil = 0.100030 
total_CMD = 605577 
util_bw = 60576 
Wasted_Col = 34352 
Wasted_Row = 5711 
Idle = 504938 

BW Util Bottlenecks: 
RCDc_limit = 3713 
RCDWRc_limit = 2283 
WTRc_limit = 7857 
RTWc_limit = 25095 
CCDLc_limit = 25002 
rwq = 0 
CCDLc_limit_alone = 15377 
WTRc_limit_alone = 6187 
RTWc_limit_alone = 17140 

Commands details: 
total_CMD = 605577 
n_nop = 573520 
Read = 21596 
Write = 0 
L2_Alloc = 0 
L2_WB = 8692 
n_act = 906 
n_pre = 890 
n_ref = 94701156861968 
n_req = 25952 
total_req = 30288 

Dual Bus Interface Util: 
issued_total_row = 1796 
issued_total_col = 30288 
Row_Bus_Util =  0.002966 
CoL_Bus_Util = 0.050015 
Either_Row_CoL_Bus_Util = 0.052936 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000842 
queue_avg = 1.414790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41479

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78624, Miss = 11024, Miss_rate = 0.140, Pending_hits = 5263, Reservation_fails = 4299
L2_cache_bank[1]: Access = 50404, Miss = 10640, Miss_rate = 0.211, Pending_hits = 5039, Reservation_fails = 3299
L2_cache_bank[2]: Access = 50444, Miss = 11184, Miss_rate = 0.222, Pending_hits = 4548, Reservation_fails = 2791
L2_cache_bank[3]: Access = 50004, Miss = 10640, Miss_rate = 0.213, Pending_hits = 4548, Reservation_fails = 4396
L2_cache_bank[4]: Access = 49900, Miss = 10672, Miss_rate = 0.214, Pending_hits = 4886, Reservation_fails = 2609
L2_cache_bank[5]: Access = 78580, Miss = 10948, Miss_rate = 0.139, Pending_hits = 5540, Reservation_fails = 4997
L2_cache_bank[6]: Access = 49524, Miss = 10672, Miss_rate = 0.215, Pending_hits = 4289, Reservation_fails = 2701
L2_cache_bank[7]: Access = 50460, Miss = 11172, Miss_rate = 0.221, Pending_hits = 4781, Reservation_fails = 3201
L2_cache_bank[8]: Access = 78098, Miss = 10932, Miss_rate = 0.140, Pending_hits = 5331, Reservation_fails = 4546
L2_cache_bank[9]: Access = 49708, Miss = 10632, Miss_rate = 0.214, Pending_hits = 4881, Reservation_fails = 3159
L2_cache_bank[10]: Access = 50600, Miss = 11160, Miss_rate = 0.221, Pending_hits = 4632, Reservation_fails = 2685
L2_cache_bank[11]: Access = 49008, Miss = 10616, Miss_rate = 0.217, Pending_hits = 4238, Reservation_fails = 2720
L2_total_cache_accesses = 685354
L2_total_cache_misses = 130292
L2_total_cache_miss_rate = 0.1901
L2_total_cache_pending_hits = 57976
L2_total_cache_reservation_fails = 41403
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 360308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 94512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1518
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19094
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3934
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34787
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1344
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 539812
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120692
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24820
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1205
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5411
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34786
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=685354
icnt_total_pkts_simt_to_mem=261865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.75196
	minimum = 5
	maximum = 65
Network latency average = 5.73275
	minimum = 5
	maximum = 65
Slowest packet = 885583
Flit latency average = 6.18964
	minimum = 5
	maximum = 64
Slowest flit = 945638
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147955
	minimum = 0.00451716 (at node 14)
	maximum = 0.0515998 (at node 22)
Accepted packet rate average = 0.0147955
	minimum = 0.0037643 (at node 20)
	maximum = 0.0218908 (at node 1)
Injected flit rate average = 0.0156932
	minimum = 0.0054148 (at node 14)
	maximum = 0.0515998 (at node 22)
Accepted flit rate average= 0.0156932
	minimum = 0.00434342 (at node 20)
	maximum = 0.0218908 (at node 1)
Injected packet length average = 1.06067
Accepted packet length average = 1.06067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6295 (14 samples)
	minimum = 5 (14 samples)
	maximum = 273.857 (14 samples)
Network latency average = 16.7991 (14 samples)
	minimum = 5 (14 samples)
	maximum = 271.357 (14 samples)
Flit latency average = 16.2173 (14 samples)
	minimum = 5 (14 samples)
	maximum = 270.643 (14 samples)
Fragmentation average = 0.000353086 (14 samples)
	minimum = 0 (14 samples)
	maximum = 31.9286 (14 samples)
Injected packet rate average = 0.0707392 (14 samples)
	minimum = 0.0272944 (14 samples)
	maximum = 0.172374 (14 samples)
Accepted packet rate average = 0.0707392 (14 samples)
	minimum = 0.0315393 (14 samples)
	maximum = 0.105176 (14 samples)
Injected flit rate average = 0.0755515 (14 samples)
	minimum = 0.0355829 (14 samples)
	maximum = 0.172554 (14 samples)
Accepted flit rate average = 0.0755515 (14 samples)
	minimum = 0.0428428 (14 samples)
	maximum = 0.105176 (14 samples)
Injected packet size average = 1.06803 (14 samples)
Accepted packet size average = 1.06803 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 48 sec (168 sec)
gpgpu_simulation_rate = 511593 (inst/sec)
gpgpu_simulation_rate = 2730 (cycle/sec)
gpgpu_silicon_slowdown = 256410x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (27,27,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 30388
gpu_sim_insn = 17356032
gpu_ipc =     571.1476
gpu_tot_sim_cycle = 489168
gpu_tot_sim_insn = 103303720
gpu_tot_ipc =     211.1825
gpu_tot_issued_cta = 4365
gpu_occupancy = 78.4968% 
gpu_tot_occupancy = 38.4529% 
max_total_param_size = 0
gpu_stall_dramfull = 43900
gpu_stall_icnt2sh    = 120858
partiton_level_parallism =       1.2674
partiton_level_parallism_total  =       0.4907
partiton_level_parallism_util =       1.8629
partiton_level_parallism_util_total  =       1.8268
L2_BW  =      96.3669 GB/Sec
L2_BW_total  =      37.3702 GB/Sec
gpu_total_sim_rate=521735

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1681650
	L1I_total_cache_misses = 20553
	L1I_total_cache_miss_rate = 0.0122
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15741
L1D_cache:
	L1D_cache_core[0]: Access = 18869, Miss = 11138, Miss_rate = 0.590, Pending_hits = 1204, Reservation_fails = 6711
	L1D_cache_core[1]: Access = 18917, Miss = 11137, Miss_rate = 0.589, Pending_hits = 1150, Reservation_fails = 5089
	L1D_cache_core[2]: Access = 18918, Miss = 11080, Miss_rate = 0.586, Pending_hits = 977, Reservation_fails = 5173
	L1D_cache_core[3]: Access = 18869, Miss = 11316, Miss_rate = 0.600, Pending_hits = 1171, Reservation_fails = 4075
	L1D_cache_core[4]: Access = 18838, Miss = 10923, Miss_rate = 0.580, Pending_hits = 1186, Reservation_fails = 3267
	L1D_cache_core[5]: Access = 18710, Miss = 11152, Miss_rate = 0.596, Pending_hits = 1098, Reservation_fails = 5227
	L1D_cache_core[6]: Access = 18582, Miss = 10741, Miss_rate = 0.578, Pending_hits = 1211, Reservation_fails = 4572
	L1D_cache_core[7]: Access = 18646, Miss = 10831, Miss_rate = 0.581, Pending_hits = 1446, Reservation_fails = 6004
	L1D_cache_core[8]: Access = 18710, Miss = 11181, Miss_rate = 0.598, Pending_hits = 1186, Reservation_fails = 7043
	L1D_cache_core[9]: Access = 18887, Miss = 11089, Miss_rate = 0.587, Pending_hits = 1217, Reservation_fails = 4610
	L1D_cache_core[10]: Access = 18726, Miss = 11028, Miss_rate = 0.589, Pending_hits = 1153, Reservation_fails = 6074
	L1D_cache_core[11]: Access = 19030, Miss = 11120, Miss_rate = 0.584, Pending_hits = 1042, Reservation_fails = 4922
	L1D_cache_core[12]: Access = 18375, Miss = 11091, Miss_rate = 0.604, Pending_hits = 1141, Reservation_fails = 5692
	L1D_cache_core[13]: Access = 18823, Miss = 10964, Miss_rate = 0.582, Pending_hits = 1354, Reservation_fails = 5418
	L1D_cache_core[14]: Access = 18470, Miss = 11056, Miss_rate = 0.599, Pending_hits = 1146, Reservation_fails = 5137
	L1D_total_cache_accesses = 281370
	L1D_total_cache_misses = 165847
	L1D_total_cache_miss_rate = 0.5894
	L1D_total_cache_pending_hits = 17682
	L1D_total_cache_reservation_fails = 79014
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 102495
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 161729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102405
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1661097
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20553
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15741
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209360
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72010
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1681650

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 74908
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4021
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 26
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15741
ctas_completed 4365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14466, 11517, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4929, 4929, 4929, 4929, 4929, 4929, 4929, 4929, 
gpgpu_n_tot_thrd_icount = 106418400
gpgpu_n_tot_w_icount = 3325575
gpgpu_n_stall_shd_mem = 178121
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 161729
gpgpu_n_mem_write_global = 72010
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3349760
gpgpu_n_store_insn = 1152160
gpgpu_n_shmem_insn = 37634200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8241
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:654786	W0_Idle:3088856	W0_Scoreboard:3374637	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1674381	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1293832 {8:161729,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5184720 {72:72010,}
traffic_breakdown_coretomem[INST_ACC_R] = 50240 {8:6280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25876640 {40:646916,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152160 {8:144020,}
traffic_breakdown_memtocore[INST_ACC_R] = 1004800 {40:25120,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 543 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 60 
mrq_lat_table:58926 	21785 	15026 	16647 	27348 	23704 	13821 	3844 	1330 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	459842 	295728 	35037 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5822 	345 	115 	214412 	9605 	7466 	1721 	547 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83380 	113584 	112816 	148207 	251552 	81246 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	421 	149 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     21462     15629     17862     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     21186     17904     18619     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     21964     15629     18189     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]: 10.171429 21.636364 12.666667 41.787235 10.549738 27.333334 12.775641 24.484211 10.972677 32.901409 15.217822 52.529411 23.839285 70.272728 38.937500 154.600006 
dram[1]: 24.831169 22.939758 37.339622 30.687500 20.825687 27.333334 21.972477 25.844444 22.377359 26.850574 30.737705 42.523811 42.944443 77.300003 87.500000 154.600006 
dram[2]: 22.915663 10.473684 37.615383 12.531468 23.806452 11.528735 24.723404 12.838710 35.938461 11.156425 48.315788 14.656863 85.888885 22.931034 154.800003 36.411766 
dram[3]: 23.195122 22.916666 31.047619 36.796295 25.448277 20.576576 25.260870 23.320389 27.482353 22.168224 43.714287 31.982456 77.300003 43.222221 154.800003 87.333336 
dram[4]: 10.464705 23.974684 13.603053 38.509804 10.693548 26.795181 12.980392 25.282608 11.242938 35.938461 16.593407 44.650002 22.913794 77.400002 47.692307 154.600006 
dram[5]: 23.666666 26.394365 36.777779 32.196720 21.676191 26.164705 22.222221 27.364706 22.349056 26.247190 34.320755 47.000000 38.849998 70.363640 78.349998 154.600006 
average row locality = 182473/7509 = 24.300573
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       473       592       549       680       610       764       631       812       640       832       478       612       400       532       382       532 
dram[1]:       590       592       687       680       774       764       824       812       843       832       642       612       534       532       544       532 
dram[2]:       588       481       680       549       764       612       808       635       832       639       632       458       532       400       536       377 
dram[3]:       588       599       680       687       764       778       808       829       832       842       632       621       532       539       536       539 
dram[4]:       477       596       549       680       606       768       634       812       639       832       470       612       396       536       379       532 
dram[5]:       595       596       686       680       776       768       829       812       842       832       621       612       535       536       539       532 
total dram writes = 60951
bank skew: 843/377 = 2.24
chip skew: 10806/9518 = 1.14
average mf latency per bank:
dram[0]:       8145      3577      6757      3365      6235      3421      6058      2240      5206      1715      5084      1628      5004      1520      5615      1555
dram[1]:       4537      3493      4020      3299      4391      3317      3509      2235      2512      1662      2550      1587      2576      1641      2563      1576
dram[2]:       3617      7733      3292      6955      3312      6030      2346      5676      1697      4870      1601      5001      1564      4560      1547      5325
dram[3]:       3594      3893      3309      3696      3381      3907      2373      3003      1637      2327      1571      2315      1631      2119      1561      2127
dram[4]:       9014      3547      7457      3442      6442      3386      5909      2262      5104      1666      4987      1670      5075      1588      5895      1620
dram[5]:       4321      3506      3885      3390      4064      3298      3214      2317      2438      1631      2522      1603      2488      1605      2605      1609
maximum mf latency per bank:
dram[0]:        761       456       919       550      1005       907      1197       831       939      1042       678       917       616       473       654       519
dram[1]:        735       446       870       507       896       794       996       768       982      1051       984      1036       742       505       813       445
dram[2]:        482       684       590       980       708      1016       639      1182      1011       954       910       772       489       587       453       608
dram[3]:        475       520       488       620       958       926       723       962       997       957       976      1054       451       650       477       673
dram[4]:        748       474       930       612       955       883      1116       691       958      1036       637       992       719       501       733       492
dram[5]:        652       496       718       513      1022       948       971       852       964       974       938      1031       790       457       798       469
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=645688 n_nop=608974 n_act=1494 n_pre=1478 n_ref_event=94701154270800 n_req=29322 n_rd=24274 n_rd_L2_A=0 n_write=0 n_wr_bk=9519 bw_util=0.1047
n_activity=139571 dram_eff=0.4842
bk0: 1518a 630928i bk1: 1608a 632055i bk2: 1470a 632173i bk3: 1624a 632499i bk4: 1656a 629492i bk5: 1832a 629142i bk6: 1622a 630600i bk7: 1920a 630287i bk8: 1634a 628802i bk9: 1920a 628983i bk10: 1274a 632786i bk11: 1480a 632769i bk12: 1116a 636020i bk13: 1280a 635141i bk14: 1040a 637012i bk15: 1280a 635942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949424
Row_Buffer_Locality_read = 0.974541
Row_Buffer_Locality_write = 0.828645
Bank_Level_Parallism = 2.045196
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.172102
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.104673 
total_CMD = 645688 
util_bw = 67586 
Wasted_Col = 43532 
Wasted_Row = 10339 
Idle = 524231 

BW Util Bottlenecks: 
RCDc_limit = 6126 
RCDWRc_limit = 4322 
WTRc_limit = 9390 
RTWc_limit = 30183 
CCDLc_limit = 29583 
rwq = 0 
CCDLc_limit_alone = 18335 
WTRc_limit_alone = 7566 
RTWc_limit_alone = 20759 

Commands details: 
total_CMD = 645688 
n_nop = 608974 
Read = 24274 
Write = 0 
L2_Alloc = 0 
L2_WB = 9519 
n_act = 1494 
n_pre = 1478 
n_ref = 94701154270800 
n_req = 29322 
total_req = 33793 

Dual Bus Interface Util: 
issued_total_row = 2972 
issued_total_col = 33793 
Row_Bus_Util =  0.004603 
CoL_Bus_Util = 0.052336 
Either_Row_CoL_Bus_Util = 0.056860 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001389 
queue_avg = 1.326317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32632
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=645688 n_nop=606726 n_act=1060 n_pre=1044 n_ref_event=4560869750798743682 n_req=31546 n_rd=26104 n_rd_L2_A=0 n_write=0 n_wr_bk=10794 bw_util=0.1143
n_activity=136625 dram_eff=0.5401
bk0: 1616a 631033i bk1: 1608a 631219i bk2: 1632a 630787i bk3: 1624a 631468i bk4: 1878a 626569i bk5: 1832a 628487i bk6: 1972a 628408i bk7: 1920a 628291i bk8: 1944a 627254i bk9: 1920a 627646i bk10: 1546a 631471i bk11: 1480a 632632i bk12: 1276a 633345i bk13: 1280a 633348i bk14: 1296a 634744i bk15: 1280a 635716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966842
Row_Buffer_Locality_read = 0.982915
Row_Buffer_Locality_write = 0.889746
Bank_Level_Parallism = 2.228674
Bank_Level_Parallism_Col = 2.220478
Bank_Level_Parallism_Ready = 1.202384
write_to_read_ratio_blp_rw_average = 0.508048
GrpLevelPara = 1.585717 

BW Util details:
bwutil = 0.114290 
total_CMD = 645688 
util_bw = 73796 
Wasted_Col = 41731 
Wasted_Row = 6942 
Idle = 523219 

BW Util Bottlenecks: 
RCDc_limit = 4185 
RCDWRc_limit = 2666 
WTRc_limit = 9979 
RTWc_limit = 32360 
CCDLc_limit = 30852 
rwq = 0 
CCDLc_limit_alone = 18495 
WTRc_limit_alone = 7881 
RTWc_limit_alone = 22101 

Commands details: 
total_CMD = 645688 
n_nop = 606726 
Read = 26104 
Write = 0 
L2_Alloc = 0 
L2_WB = 10794 
n_act = 1060 
n_pre = 1044 
n_ref = 4560869750798743682 
n_req = 31546 
total_req = 36898 

Dual Bus Interface Util: 
issued_total_row = 2104 
issued_total_col = 36898 
Row_Bus_Util =  0.003259 
CoL_Bus_Util = 0.057145 
Either_Row_CoL_Bus_Util = 0.060342 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001027 
queue_avg = 1.615641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=645688 n_nop=609014 n_act=1483 n_pre=1467 n_ref_event=0 n_req=29301 n_rd=24252 n_rd_L2_A=0 n_write=0 n_wr_bk=9523 bw_util=0.1046
n_activity=139294 dram_eff=0.4849
bk0: 1608a 632491i bk1: 1524a 631202i bk2: 1616a 632425i bk3: 1476a 631524i bk4: 1832a 630172i bk5: 1646a 629569i bk6: 1920a 629830i bk7: 1618a 629770i bk8: 1920a 629359i bk9: 1626a 629233i bk10: 1520a 633041i bk11: 1240a 633499i bk12: 1280a 634102i bk13: 1112a 635599i bk14: 1280a 636018i bk15: 1034a 637195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949865
Row_Buffer_Locality_read = 0.974847
Row_Buffer_Locality_write = 0.829867
Bank_Level_Parallism = 2.048770
Bank_Level_Parallism_Col = 2.029269
Bank_Level_Parallism_Ready = 1.172931
write_to_read_ratio_blp_rw_average = 0.503485
GrpLevelPara = 1.500214 

BW Util details:
bwutil = 0.104617 
total_CMD = 645688 
util_bw = 67550 
Wasted_Col = 43485 
Wasted_Row = 10072 
Idle = 524581 

BW Util Bottlenecks: 
RCDc_limit = 6151 
RCDWRc_limit = 4147 
WTRc_limit = 8735 
RTWc_limit = 30963 
CCDLc_limit = 29394 
rwq = 0 
CCDLc_limit_alone = 17950 
WTRc_limit_alone = 7000 
RTWc_limit_alone = 21254 

Commands details: 
total_CMD = 645688 
n_nop = 609014 
Read = 24252 
Write = 0 
L2_Alloc = 0 
L2_WB = 9523 
n_act = 1483 
n_pre = 1467 
n_ref = 0 
n_req = 29301 
total_req = 33775 

Dual Bus Interface Util: 
issued_total_row = 2950 
issued_total_col = 33775 
Row_Bus_Util =  0.004569 
CoL_Bus_Util = 0.052309 
Either_Row_CoL_Bus_Util = 0.056798 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001391 
queue_avg = 1.283635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28364
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=645688 n_nop=606658 n_act=1066 n_pre=1050 n_ref_event=13984 n_req=31583 n_rd=26136 n_rd_L2_A=0 n_write=0 n_wr_bk=10806 bw_util=0.1144
n_activity=138027 dram_eff=0.5353
bk0: 1608a 630849i bk1: 1624a 631347i bk2: 1616a 631623i bk3: 1640a 631499i bk4: 1832a 628164i bk5: 1890a 627716i bk6: 1920a 629200i bk7: 1976a 628299i bk8: 1920a 627915i bk9: 1946a 626406i bk10: 1520a 632467i bk11: 1506a 631099i bk12: 1280a 633957i bk13: 1282a 632995i bk14: 1280a 635636i bk15: 1296a 634152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966723
Row_Buffer_Locality_read = 0.982935
Row_Buffer_Locality_write = 0.888930
Bank_Level_Parallism = 2.210419
Bank_Level_Parallism_Col = 2.203169
Bank_Level_Parallism_Ready = 1.200702
write_to_read_ratio_blp_rw_average = 0.511518
GrpLevelPara = 1.585916 

BW Util details:
bwutil = 0.114427 
total_CMD = 645688 
util_bw = 73884 
Wasted_Col = 42296 
Wasted_Row = 7002 
Idle = 522506 

BW Util Bottlenecks: 
RCDc_limit = 4325 
RCDWRc_limit = 2680 
WTRc_limit = 9674 
RTWc_limit = 33002 
CCDLc_limit = 30812 
rwq = 0 
CCDLc_limit_alone = 18562 
WTRc_limit_alone = 7736 
RTWc_limit_alone = 22690 

Commands details: 
total_CMD = 645688 
n_nop = 606658 
Read = 26136 
Write = 0 
L2_Alloc = 0 
L2_WB = 10806 
n_act = 1066 
n_pre = 1050 
n_ref = 13984 
n_req = 31583 
total_req = 36942 

Dual Bus Interface Util: 
issued_total_row = 2116 
issued_total_col = 36942 
Row_Bus_Util =  0.003277 
CoL_Bus_Util = 0.057213 
Either_Row_CoL_Bus_Util = 0.060447 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000717 
queue_avg = 1.613310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=645688 n_nop=609159 n_act=1447 n_pre=1431 n_ref_event=0 n_req=29229 n_rd=24182 n_rd_L2_A=0 n_write=0 n_wr_bk=9518 bw_util=0.1044
n_activity=137796 dram_eff=0.4891
bk0: 1514a 630568i bk1: 1596a 631756i bk2: 1464a 631975i bk3: 1624a 632196i bk4: 1632a 629836i bk5: 1840a 629441i bk6: 1612a 630737i bk7: 1920a 630015i bk8: 1620a 629054i bk9: 1920a 629524i bk10: 1252a 633259i bk11: 1480a 632512i bk12: 1112a 635770i bk13: 1280a 634348i bk14: 1036a 637685i bk15: 1280a 636257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951008
Row_Buffer_Locality_read = 0.975726
Row_Buffer_Locality_write = 0.832574
Bank_Level_Parallism = 2.063868
Bank_Level_Parallism_Col = 2.043165
Bank_Level_Parallism_Ready = 1.161962
write_to_read_ratio_blp_rw_average = 0.508828
GrpLevelPara = 1.511544 

BW Util details:
bwutil = 0.104385 
total_CMD = 645688 
util_bw = 67400 
Wasted_Col = 43157 
Wasted_Row = 9642 
Idle = 525489 

BW Util Bottlenecks: 
RCDc_limit = 5931 
RCDWRc_limit = 4116 
WTRc_limit = 8567 
RTWc_limit = 31611 
CCDLc_limit = 29391 
rwq = 0 
CCDLc_limit_alone = 17918 
WTRc_limit_alone = 6901 
RTWc_limit_alone = 21804 

Commands details: 
total_CMD = 645688 
n_nop = 609159 
Read = 24182 
Write = 0 
L2_Alloc = 0 
L2_WB = 9518 
n_act = 1447 
n_pre = 1431 
n_ref = 0 
n_req = 29229 
total_req = 33700 

Dual Bus Interface Util: 
issued_total_row = 2878 
issued_total_col = 33700 
Row_Bus_Util =  0.004457 
CoL_Bus_Util = 0.052192 
Either_Row_CoL_Bus_Util = 0.056574 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.001341 
queue_avg = 1.311970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31197
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=645688 n_nop=606808 n_act=1043 n_pre=1027 n_ref_event=94701156861968 n_req=31492 n_rd=26052 n_rd_L2_A=0 n_write=0 n_wr_bk=10791 bw_util=0.1141
n_activity=136337 dram_eff=0.5405
bk0: 1618a 631242i bk1: 1576a 631782i bk2: 1640a 631607i bk3: 1624a 631421i bk4: 1882a 627535i bk5: 1840a 628149i bk6: 1974a 628301i bk7: 1920a 627954i bk8: 1942a 627717i bk9: 1920a 627507i bk10: 1502a 631509i bk11: 1480a 631581i bk12: 1282a 633084i bk13: 1280a 633232i bk14: 1292a 634491i bk15: 1280a 636312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967357
Row_Buffer_Locality_read = 0.983610
Row_Buffer_Locality_write = 0.889522
Bank_Level_Parallism = 2.235369
Bank_Level_Parallism_Col = 2.221876
Bank_Level_Parallism_Ready = 1.205046
write_to_read_ratio_blp_rw_average = 0.509952
GrpLevelPara = 1.598129 

BW Util details:
bwutil = 0.114120 
total_CMD = 645688 
util_bw = 73686 
Wasted_Col = 41578 
Wasted_Row = 6466 
Idle = 523958 

BW Util Bottlenecks: 
RCDc_limit = 4086 
RCDWRc_limit = 2685 
WTRc_limit = 10134 
RTWc_limit = 32136 
CCDLc_limit = 30482 
rwq = 0 
CCDLc_limit_alone = 18305 
WTRc_limit_alone = 7999 
RTWc_limit_alone = 22094 

Commands details: 
total_CMD = 645688 
n_nop = 606808 
Read = 26052 
Write = 0 
L2_Alloc = 0 
L2_WB = 10791 
n_act = 1043 
n_pre = 1027 
n_ref = 94701156861968 
n_req = 31492 
total_req = 36843 

Dual Bus Interface Util: 
issued_total_row = 2070 
issued_total_col = 36843 
Row_Bus_Util =  0.003206 
CoL_Bus_Util = 0.057060 
Either_Row_CoL_Bus_Util = 0.060215 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.000849 
queue_avg = 1.627095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6271

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84132, Miss = 12176, Miss_rate = 0.145, Pending_hits = 5730, Reservation_fails = 4316
L2_cache_bank[1]: Access = 60856, Miss = 12944, Miss_rate = 0.213, Pending_hits = 5917, Reservation_fails = 3340
L2_cache_bank[2]: Access = 67408, Miss = 13324, Miss_rate = 0.198, Pending_hits = 5555, Reservation_fails = 3170
L2_cache_bank[3]: Access = 60396, Miss = 12944, Miss_rate = 0.214, Pending_hits = 5609, Reservation_fails = 4428
L2_cache_bank[4]: Access = 60684, Miss = 12976, Miss_rate = 0.214, Pending_hits = 5725, Reservation_fails = 2651
L2_cache_bank[5]: Access = 83864, Miss = 12108, Miss_rate = 0.144, Pending_hits = 6026, Reservation_fails = 5298
L2_cache_bank[6]: Access = 60272, Miss = 12976, Miss_rate = 0.215, Pending_hits = 5309, Reservation_fails = 2727
L2_cache_bank[7]: Access = 67556, Miss = 13332, Miss_rate = 0.197, Pending_hits = 5880, Reservation_fails = 3767
L2_cache_bank[8]: Access = 83258, Miss = 12084, Miss_rate = 0.145, Pending_hits = 5772, Reservation_fails = 4554
L2_cache_bank[9]: Access = 60600, Miss = 12940, Miss_rate = 0.214, Pending_hits = 5762, Reservation_fails = 3314
L2_cache_bank[10]: Access = 67296, Miss = 13312, Miss_rate = 0.198, Pending_hits = 5723, Reservation_fails = 2967
L2_cache_bank[11]: Access = 59764, Miss = 12920, Miss_rate = 0.216, Pending_hits = 5272, Reservation_fails = 2750
L2_total_cache_accesses = 816086
L2_total_cache_misses = 154036
L2_total_cache_miss_rate = 0.1887
L2_total_cache_pending_hits = 68280
L2_total_cache_reservation_fails = 43282
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 433444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 64286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112359
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1518
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19314
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3994
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 453
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35427
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1359
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 646916
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144020
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1546
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6309
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35426
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=816086
icnt_total_pkts_simt_to_mem=312044
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.0919
	minimum = 5
	maximum = 704
Network latency average = 49.3714
	minimum = 5
	maximum = 704
Slowest packet = 893839
Flit latency average = 46.6133
	minimum = 5
	maximum = 704
Slowest flit = 954185
Fragmentation average = 0.00237523
	minimum = 0
	maximum = 213
Injected packet rate average = 0.206279
	minimum = 0.0789127 (at node 7)
	maximum = 0.56259 (at node 22)
Accepted packet rate average = 0.206279
	minimum = 0.0519284 (at node 23)
	maximum = 0.303673 (at node 13)
Injected flit rate average = 0.220495
	minimum = 0.104186 (at node 7)
	maximum = 0.56259 (at node 22)
Accepted flit rate average= 0.220495
	minimum = 0.0708832 (at node 23)
	maximum = 0.303673 (at node 13)
Injected packet length average = 1.06892
Accepted packet length average = 1.06892
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9936 (15 samples)
	minimum = 5 (15 samples)
	maximum = 302.533 (15 samples)
Network latency average = 18.9706 (15 samples)
	minimum = 5 (15 samples)
	maximum = 300.2 (15 samples)
Flit latency average = 18.2437 (15 samples)
	minimum = 5 (15 samples)
	maximum = 299.533 (15 samples)
Fragmentation average = 0.000487896 (15 samples)
	minimum = 0 (15 samples)
	maximum = 44 (15 samples)
Injected packet rate average = 0.0797752 (15 samples)
	minimum = 0.0307356 (15 samples)
	maximum = 0.198388 (15 samples)
Accepted packet rate average = 0.0797752 (15 samples)
	minimum = 0.0328986 (15 samples)
	maximum = 0.118409 (15 samples)
Injected flit rate average = 0.0852144 (15 samples)
	minimum = 0.0401564 (15 samples)
	maximum = 0.198556 (15 samples)
Accepted flit rate average = 0.0852144 (15 samples)
	minimum = 0.0447121 (15 samples)
	maximum = 0.118409 (15 samples)
Injected packet size average = 1.06818 (15 samples)
Accepted packet size average = 1.06818 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 18 sec (198 sec)
gpgpu_simulation_rate = 521735 (inst/sec)
gpgpu_simulation_rate = 2470 (cycle/sec)
gpgpu_silicon_slowdown = 283400x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 29475
gpu_sim_insn = 19880
gpu_ipc =       0.6745
gpu_tot_sim_cycle = 518643
gpu_tot_sim_insn = 103323600
gpu_tot_ipc =     199.2191
gpu_tot_issued_cta = 4366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.2487% 
max_total_param_size = 0
gpu_stall_dramfull = 43900
gpu_stall_icnt2sh    = 120858
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4629
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8265
L2_BW  =       0.1079 GB/Sec
L2_BW_total  =      35.2526 GB/Sec
gpu_total_sim_rate=516618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1683322
	L1I_total_cache_misses = 20565
	L1I_total_cache_miss_rate = 0.0122
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15741
L1D_cache:
	L1D_cache_core[0]: Access = 18869, Miss = 11138, Miss_rate = 0.590, Pending_hits = 1204, Reservation_fails = 6711
	L1D_cache_core[1]: Access = 18917, Miss = 11137, Miss_rate = 0.589, Pending_hits = 1150, Reservation_fails = 5089
	L1D_cache_core[2]: Access = 18918, Miss = 11080, Miss_rate = 0.586, Pending_hits = 977, Reservation_fails = 5173
	L1D_cache_core[3]: Access = 18869, Miss = 11316, Miss_rate = 0.600, Pending_hits = 1171, Reservation_fails = 4075
	L1D_cache_core[4]: Access = 18838, Miss = 10923, Miss_rate = 0.580, Pending_hits = 1186, Reservation_fails = 3267
	L1D_cache_core[5]: Access = 18710, Miss = 11152, Miss_rate = 0.596, Pending_hits = 1098, Reservation_fails = 5227
	L1D_cache_core[6]: Access = 18582, Miss = 10741, Miss_rate = 0.578, Pending_hits = 1211, Reservation_fails = 4572
	L1D_cache_core[7]: Access = 18646, Miss = 10831, Miss_rate = 0.581, Pending_hits = 1446, Reservation_fails = 6004
	L1D_cache_core[8]: Access = 18741, Miss = 11197, Miss_rate = 0.597, Pending_hits = 1186, Reservation_fails = 7043
	L1D_cache_core[9]: Access = 18887, Miss = 11089, Miss_rate = 0.587, Pending_hits = 1217, Reservation_fails = 4610
	L1D_cache_core[10]: Access = 18726, Miss = 11028, Miss_rate = 0.589, Pending_hits = 1153, Reservation_fails = 6074
	L1D_cache_core[11]: Access = 19030, Miss = 11120, Miss_rate = 0.584, Pending_hits = 1042, Reservation_fails = 4922
	L1D_cache_core[12]: Access = 18375, Miss = 11091, Miss_rate = 0.604, Pending_hits = 1141, Reservation_fails = 5692
	L1D_cache_core[13]: Access = 18823, Miss = 10964, Miss_rate = 0.582, Pending_hits = 1354, Reservation_fails = 5418
	L1D_cache_core[14]: Access = 18470, Miss = 11056, Miss_rate = 0.599, Pending_hits = 1146, Reservation_fails = 5137
	L1D_total_cache_accesses = 281401
	L1D_total_cache_misses = 165863
	L1D_total_cache_miss_rate = 0.5894
	L1D_total_cache_pending_hits = 17682
	L1D_total_cache_reservation_fails = 79014
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 102501
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 161745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102411
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1662757
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20565
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15741
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209376
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1683322

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 74908
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4021
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 26
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15741
ctas_completed 4366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14466, 11517, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4929, 4929, 4929, 4929, 4929, 4929, 4929, 4929, 
gpgpu_n_tot_thrd_icount = 106512768
gpgpu_n_tot_w_icount = 3328524
gpgpu_n_stall_shd_mem = 178625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 161745
gpgpu_n_mem_write_global = 72025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3350016
gpgpu_n_store_insn = 1152400
gpgpu_n_shmem_insn = 37638896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8241
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:654786	W0_Idle:3123327	W0_Scoreboard:3396165	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:172821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1677330	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1293960 {8:161745,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5185800 {72:72025,}
traffic_breakdown_coretomem[INST_ACC_R] = 50336 {8:6292,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25879200 {40:646980,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152400 {8:144050,}
traffic_breakdown_memtocore[INST_ACC_R] = 1006720 {40:25168,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 543 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 60 
mrq_lat_table:59020 	21806 	15026 	16647 	27363 	23704 	13821 	3844 	1330 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	459936 	295728 	35037 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5834 	345 	115 	214443 	9605 	7466 	1721 	547 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83474 	113584 	112816 	148207 	251552 	81246 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	149 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     21462     15629     17862     17929     18710     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     13303     15622     21186     17904     18619     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     21964     15629     18189     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]: 10.171429 21.636364 12.666667 41.787235 10.549738 27.333334 12.775641 24.484211 10.972677 32.901409 15.217822 52.529411 23.839285 70.272728 38.937500 154.600006 
dram[1]: 24.615385 22.939758 37.339622 30.687500 20.825687 27.333334 22.155964 25.844444 22.377359 26.850574 30.322580 42.523811 43.000000 77.300003 87.500000 154.600006 
dram[2]: 22.738094 10.473684 37.615383 12.531468 23.806452 11.528735 24.723404 12.838710 35.938461 11.156425 48.315788 14.656863 86.000000 22.931034 154.800003 36.411766 
dram[3]: 23.012049 22.916666 31.047619 36.796295 25.448277 20.576576 25.260870 23.514563 27.482353 22.168224 43.714287 31.517241 77.400002 43.222221 154.800003 87.333336 
dram[4]: 10.450293 23.974684 13.603053 38.509804 10.693548 26.795181 12.980392 25.282608 11.242938 35.938461 16.593407 44.650002 22.948277 77.400002 47.692307 154.600006 
dram[5]: 23.475609 26.394365 36.777779 32.196720 21.676191 26.164705 22.444445 27.364706 22.349056 26.247190 33.796295 47.000000 38.900002 70.363640 78.349998 154.600006 
average row locality = 182603/7517 = 24.292006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       473       592       549       680       610       764       631       812       640       832       478       612       400       532       382       532 
dram[1]:       590       592       687       680       774       764       824       812       843       832       652       612       538       532       544       532 
dram[2]:       588       481       680       549       764       612       808       635       832       639       632       458       536       400       536       377 
dram[3]:       588       599       680       687       764       778       808       829       832       842       632       631       536       539       536       539 
dram[4]:       477       596       549       680       606       768       634       812       639       832       470       612       400       536       379       532 
dram[5]:       595       596       686       680       776       768       829       812       842       832       633       612       539       536       539       532 
total dram writes = 61003
bank skew: 843/377 = 2.24
chip skew: 10820/9519 = 1.14
average mf latency per bank:
dram[0]:       8145      3577      6757      3365      6235      3421      6058      2240      5206      1715      5084      1628      5004      1520      5615      1555
dram[1]:       4537      3493      4020      3299      4391      3317      3516      2235      2512      1662      2511      1587      2557      1641      2563      1576
dram[2]:       3617      7733      3292      6955      3312      6030      2346      5676      1697      4870      1601      5001      1553      4560      1547      5325
dram[3]:       3594      3893      3309      3696      3381      3907      2373      3010      1637      2327      1571      2278      1619      2119      1561      2127
dram[4]:       9014      3547      7457      3442      6442      3386      5909      2262      5104      1666      4987      1670      5025      1588      5895      1620
dram[5]:       4321      3506      3885      3390      4064      3298      3223      2317      2438      1631      2474      1603      2470      1605      2605      1609
maximum mf latency per bank:
dram[0]:        761       456       919       550      1005       907      1197       831       939      1042       678       917       616       473       654       519
dram[1]:        735       446       870       507       896       794       996       768       982      1051       984      1036       742       505       813       445
dram[2]:        482       684       590       980       708      1016       639      1182      1011       954       910       772       489       587       453       608
dram[3]:        475       520       488       620       958       926       723       962       997       957       976      1054       451       650       477       673
dram[4]:        748       474       930       612       955       883      1116       691       958      1036       637       992       719       501       733       492
dram[5]:        652       496       718       513      1022       948       971       852       964       974       938      1031       790       457       798       469
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=684594 n_nop=647880 n_act=1494 n_pre=1478 n_ref_event=94701154270800 n_req=29322 n_rd=24274 n_rd_L2_A=0 n_write=0 n_wr_bk=9519 bw_util=0.09872
n_activity=139571 dram_eff=0.4842
bk0: 1518a 669834i bk1: 1608a 670961i bk2: 1470a 671079i bk3: 1624a 671405i bk4: 1656a 668398i bk5: 1832a 668048i bk6: 1622a 669506i bk7: 1920a 669193i bk8: 1634a 667708i bk9: 1920a 667889i bk10: 1274a 671692i bk11: 1480a 671675i bk12: 1116a 674926i bk13: 1280a 674047i bk14: 1040a 675918i bk15: 1280a 674848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949424
Row_Buffer_Locality_read = 0.974541
Row_Buffer_Locality_write = 0.828645
Bank_Level_Parallism = 2.045196
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.172102
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.098724 
total_CMD = 684594 
util_bw = 67586 
Wasted_Col = 43532 
Wasted_Row = 10339 
Idle = 563137 

BW Util Bottlenecks: 
RCDc_limit = 6126 
RCDWRc_limit = 4322 
WTRc_limit = 9390 
RTWc_limit = 30183 
CCDLc_limit = 29583 
rwq = 0 
CCDLc_limit_alone = 18335 
WTRc_limit_alone = 7566 
RTWc_limit_alone = 20759 

Commands details: 
total_CMD = 684594 
n_nop = 647880 
Read = 24274 
Write = 0 
L2_Alloc = 0 
L2_WB = 9519 
n_act = 1494 
n_pre = 1478 
n_ref = 94701154270800 
n_req = 29322 
total_req = 33793 

Dual Bus Interface Util: 
issued_total_row = 2972 
issued_total_col = 33793 
Row_Bus_Util =  0.004341 
CoL_Bus_Util = 0.049362 
Either_Row_CoL_Bus_Util = 0.053629 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.001389 
queue_avg = 1.250941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25094
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=684594 n_nop=645586 n_act=1062 n_pre=1046 n_ref_event=4560869750798743682 n_req=31581 n_rd=26132 n_rd_L2_A=0 n_write=0 n_wr_bk=10808 bw_util=0.1079
n_activity=136906 dram_eff=0.5396
bk0: 1624a 669904i bk1: 1608a 670123i bk2: 1632a 669692i bk3: 1624a 670373i bk4: 1878a 665474i bk5: 1832a 667392i bk6: 1992a 667293i bk7: 1920a 667197i bk8: 1944a 666161i bk9: 1920a 666553i bk10: 1546a 670262i bk11: 1480a 671536i bk12: 1276a 672225i bk13: 1280a 672254i bk14: 1296a 673651i bk15: 1280a 674623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966815
Row_Buffer_Locality_read = 0.982895
Row_Buffer_Locality_write = 0.889705
Bank_Level_Parallism = 2.227200
Bank_Level_Parallism_Col = 2.218989
Bank_Level_Parallism_Ready = 1.202155
write_to_read_ratio_blp_rw_average = 0.508315
GrpLevelPara = 1.584845 

BW Util details:
bwutil = 0.107918 
total_CMD = 684594 
util_bw = 73880 
Wasted_Col = 41827 
Wasted_Row = 6953 
Idle = 561934 

BW Util Bottlenecks: 
RCDc_limit = 4197 
RCDWRc_limit = 2673 
WTRc_limit = 9982 
RTWc_limit = 32432 
CCDLc_limit = 30896 
rwq = 0 
CCDLc_limit_alone = 18519 
WTRc_limit_alone = 7884 
RTWc_limit_alone = 22153 

Commands details: 
total_CMD = 684594 
n_nop = 645586 
Read = 26132 
Write = 0 
L2_Alloc = 0 
L2_WB = 10808 
n_act = 1062 
n_pre = 1046 
n_ref = 4560869750798743682 
n_req = 31581 
total_req = 36940 

Dual Bus Interface Util: 
issued_total_row = 2108 
issued_total_col = 36940 
Row_Bus_Util =  0.003079 
CoL_Bus_Util = 0.053959 
Either_Row_CoL_Bus_Util = 0.056980 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001025 
queue_avg = 1.523946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=684594 n_nop=647906 n_act=1484 n_pre=1468 n_ref_event=0 n_req=29311 n_rd=24260 n_rd_L2_A=0 n_write=0 n_wr_bk=9527 bw_util=0.09871
n_activity=139381 dram_eff=0.4848
bk0: 1616a 671362i bk1: 1524a 670106i bk2: 1616a 671330i bk3: 1476a 670430i bk4: 1832a 669078i bk5: 1646a 668475i bk6: 1920a 668736i bk7: 1618a 668676i bk8: 1920a 668265i bk9: 1626a 668139i bk10: 1520a 671947i bk11: 1240a 672405i bk12: 1280a 672982i bk13: 1112a 674505i bk14: 1280a 674924i bk15: 1034a 676102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949848
Row_Buffer_Locality_read = 0.974815
Row_Buffer_Locality_write = 0.829935
Bank_Level_Parallism = 2.048350
Bank_Level_Parallism_Col = 2.028864
Bank_Level_Parallism_Ready = 1.172870
write_to_read_ratio_blp_rw_average = 0.503474
GrpLevelPara = 1.499981 

BW Util details:
bwutil = 0.098707 
total_CMD = 684594 
util_bw = 67574 
Wasted_Col = 43515 
Wasted_Row = 10079 
Idle = 563426 

BW Util Bottlenecks: 
RCDc_limit = 6163 
RCDWRc_limit = 4147 
WTRc_limit = 8738 
RTWc_limit = 30976 
CCDLc_limit = 29406 
rwq = 0 
CCDLc_limit_alone = 17958 
WTRc_limit_alone = 7003 
RTWc_limit_alone = 21263 

Commands details: 
total_CMD = 684594 
n_nop = 647906 
Read = 24260 
Write = 0 
L2_Alloc = 0 
L2_WB = 9527 
n_act = 1484 
n_pre = 1468 
n_ref = 0 
n_req = 29311 
total_req = 33787 

Dual Bus Interface Util: 
issued_total_row = 2952 
issued_total_col = 33787 
Row_Bus_Util =  0.004312 
CoL_Bus_Util = 0.049353 
Either_Row_CoL_Bus_Util = 0.053591 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.001390 
queue_avg = 1.210795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2108
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=684594 n_nop=645518 n_act=1068 n_pre=1052 n_ref_event=13984 n_req=31618 n_rd=26164 n_rd_L2_A=0 n_write=0 n_wr_bk=10820 bw_util=0.108
n_activity=138308 dram_eff=0.5348
bk0: 1616a 669720i bk1: 1624a 670252i bk2: 1616a 670529i bk3: 1640a 670405i bk4: 1832a 667070i bk5: 1890a 666622i bk6: 1920a 668106i bk7: 1996a 667184i bk8: 1920a 666822i bk9: 1946a 665314i bk10: 1520a 671375i bk11: 1506a 669891i bk12: 1280a 672836i bk13: 1282a 671899i bk14: 1280a 674540i bk15: 1296a 673057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966696
Row_Buffer_Locality_read = 0.982915
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 2.208999
Bank_Level_Parallism_Col = 2.201734
Bank_Level_Parallism_Ready = 1.200475
write_to_read_ratio_blp_rw_average = 0.511770
GrpLevelPara = 1.585058 

BW Util details:
bwutil = 0.108047 
total_CMD = 684594 
util_bw = 73968 
Wasted_Col = 42392 
Wasted_Row = 7013 
Idle = 561221 

BW Util Bottlenecks: 
RCDc_limit = 4337 
RCDWRc_limit = 2687 
WTRc_limit = 9678 
RTWc_limit = 33074 
CCDLc_limit = 30856 
rwq = 0 
CCDLc_limit_alone = 18586 
WTRc_limit_alone = 7740 
RTWc_limit_alone = 22742 

Commands details: 
total_CMD = 684594 
n_nop = 645518 
Read = 26164 
Write = 0 
L2_Alloc = 0 
L2_WB = 10820 
n_act = 1068 
n_pre = 1052 
n_ref = 13984 
n_req = 31618 
total_req = 36984 

Dual Bus Interface Util: 
issued_total_row = 2120 
issued_total_col = 36984 
Row_Bus_Util =  0.003097 
CoL_Bus_Util = 0.054023 
Either_Row_CoL_Bus_Util = 0.057079 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000717 
queue_avg = 1.521743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=684594 n_nop=648051 n_act=1448 n_pre=1432 n_ref_event=0 n_req=29239 n_rd=24190 n_rd_L2_A=0 n_write=0 n_wr_bk=9522 bw_util=0.09849
n_activity=137883 dram_eff=0.489
bk0: 1522a 669439i bk1: 1596a 670660i bk2: 1464a 670880i bk3: 1624a 671101i bk4: 1632a 668742i bk5: 1840a 668347i bk6: 1612a 669643i bk7: 1920a 668921i bk8: 1620a 667960i bk9: 1920a 668430i bk10: 1252a 672165i bk11: 1480a 671418i bk12: 1112a 674650i bk13: 1280a 673254i bk14: 1036a 676592i bk15: 1280a 675164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950990
Row_Buffer_Locality_read = 0.975692
Row_Buffer_Locality_write = 0.832640
Bank_Level_Parallism = 2.063438
Bank_Level_Parallism_Col = 2.042752
Bank_Level_Parallism_Ready = 1.161905
write_to_read_ratio_blp_rw_average = 0.508814
GrpLevelPara = 1.511305 

BW Util details:
bwutil = 0.098488 
total_CMD = 684594 
util_bw = 67424 
Wasted_Col = 43187 
Wasted_Row = 9649 
Idle = 564334 

BW Util Bottlenecks: 
RCDc_limit = 5943 
RCDWRc_limit = 4116 
WTRc_limit = 8571 
RTWc_limit = 31624 
CCDLc_limit = 29403 
rwq = 0 
CCDLc_limit_alone = 17926 
WTRc_limit_alone = 6905 
RTWc_limit_alone = 21813 

Commands details: 
total_CMD = 684594 
n_nop = 648051 
Read = 24190 
Write = 0 
L2_Alloc = 0 
L2_WB = 9522 
n_act = 1448 
n_pre = 1432 
n_ref = 0 
n_req = 29239 
total_req = 33712 

Dual Bus Interface Util: 
issued_total_row = 2880 
issued_total_col = 33712 
Row_Bus_Util =  0.004207 
CoL_Bus_Util = 0.049244 
Either_Row_CoL_Bus_Util = 0.053379 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.001341 
queue_avg = 1.237517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=684594 n_nop=645662 n_act=1045 n_pre=1029 n_ref_event=94701156861968 n_req=31532 n_rd=26084 n_rd_L2_A=0 n_write=0 n_wr_bk=10807 bw_util=0.1078
n_activity=136653 dram_eff=0.5399
bk0: 1626a 670114i bk1: 1576a 670686i bk2: 1640a 670512i bk3: 1624a 670326i bk4: 1882a 666440i bk5: 1840a 667055i bk6: 1998a 667180i bk7: 1920a 666861i bk8: 1942a 666625i bk9: 1920a 666415i bk10: 1502a 670279i bk11: 1480a 670485i bk12: 1282a 671963i bk13: 1280a 672137i bk14: 1292a 673397i bk15: 1280a 675219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967335
Row_Buffer_Locality_read = 0.983591
Row_Buffer_Locality_write = 0.889501
Bank_Level_Parallism = 2.233714
Bank_Level_Parallism_Col = 2.220202
Bank_Level_Parallism_Ready = 1.204780
write_to_read_ratio_blp_rw_average = 0.510272
GrpLevelPara = 1.597114 

BW Util details:
bwutil = 0.107775 
total_CMD = 684594 
util_bw = 73782 
Wasted_Col = 41688 
Wasted_Row = 6477 
Idle = 562647 

BW Util Bottlenecks: 
RCDc_limit = 4098 
RCDWRc_limit = 2692 
WTRc_limit = 10137 
RTWc_limit = 32221 
CCDLc_limit = 30534 
rwq = 0 
CCDLc_limit_alone = 18333 
WTRc_limit_alone = 8002 
RTWc_limit_alone = 22155 

Commands details: 
total_CMD = 684594 
n_nop = 645662 
Read = 26084 
Write = 0 
L2_Alloc = 0 
L2_WB = 10807 
n_act = 1045 
n_pre = 1029 
n_ref = 94701156861968 
n_req = 31532 
total_req = 36891 

Dual Bus Interface Util: 
issued_total_row = 2074 
issued_total_col = 36891 
Row_Bus_Util =  0.003030 
CoL_Bus_Util = 0.053887 
Either_Row_CoL_Bus_Util = 0.056869 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000848 
queue_avg = 1.534751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53475

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84140, Miss = 12176, Miss_rate = 0.145, Pending_hits = 5730, Reservation_fails = 4316
L2_cache_bank[1]: Access = 60856, Miss = 12944, Miss_rate = 0.213, Pending_hits = 5917, Reservation_fails = 3340
L2_cache_bank[2]: Access = 67446, Miss = 13352, Miss_rate = 0.198, Pending_hits = 5555, Reservation_fails = 3170
L2_cache_bank[3]: Access = 60396, Miss = 12944, Miss_rate = 0.214, Pending_hits = 5609, Reservation_fails = 4428
L2_cache_bank[4]: Access = 60692, Miss = 12984, Miss_rate = 0.214, Pending_hits = 5725, Reservation_fails = 2651
L2_cache_bank[5]: Access = 83864, Miss = 12108, Miss_rate = 0.144, Pending_hits = 6026, Reservation_fails = 5298
L2_cache_bank[6]: Access = 60280, Miss = 12984, Miss_rate = 0.215, Pending_hits = 5309, Reservation_fails = 2727
L2_cache_bank[7]: Access = 67586, Miss = 13352, Miss_rate = 0.198, Pending_hits = 5880, Reservation_fails = 3767
L2_cache_bank[8]: Access = 83266, Miss = 12092, Miss_rate = 0.145, Pending_hits = 5772, Reservation_fails = 4554
L2_cache_bank[9]: Access = 60600, Miss = 12940, Miss_rate = 0.214, Pending_hits = 5762, Reservation_fails = 3314
L2_cache_bank[10]: Access = 67338, Miss = 13344, Miss_rate = 0.198, Pending_hits = 5723, Reservation_fails = 2967
L2_cache_bank[11]: Access = 59764, Miss = 12920, Miss_rate = 0.216, Pending_hits = 5272, Reservation_fails = 2750
L2_total_cache_accesses = 816228
L2_total_cache_misses = 154140
L2_total_cache_miss_rate = 0.1888
L2_total_cache_pending_hits = 68280
L2_total_cache_reservation_fails = 43282
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 433444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 64286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112407
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 141014
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1518
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19322
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3994
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 463
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35427
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1389
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 646980
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144050
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1546
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6309
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35426
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=816228
icnt_total_pkts_simt_to_mem=312102
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1056256
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1128130
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000232463
	minimum = 0 (at node 0)
	maximum = 0.00145886 (at node 8)
Accepted packet rate average = 0.000232463
	minimum = 0 (at node 0)
	maximum = 0.00481764 (at node 8)
Injected flit rate average = 0.000251312
	minimum = 0 (at node 0)
	maximum = 0.00196777 (at node 8)
Accepted flit rate average= 0.000251312
	minimum = 0 (at node 0)
	maximum = 0.00481764 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0754 (16 samples)
	minimum = 5 (16 samples)
	maximum = 284.375 (16 samples)
Network latency average = 18.1025 (16 samples)
	minimum = 5 (16 samples)
	maximum = 281.812 (16 samples)
Flit latency average = 17.416 (16 samples)
	minimum = 5 (16 samples)
	maximum = 281.125 (16 samples)
Fragmentation average = 0.000457402 (16 samples)
	minimum = 0 (16 samples)
	maximum = 41.25 (16 samples)
Injected packet rate average = 0.0748038 (16 samples)
	minimum = 0.0288146 (16 samples)
	maximum = 0.18608 (16 samples)
Accepted packet rate average = 0.0748038 (16 samples)
	minimum = 0.0308424 (16 samples)
	maximum = 0.11131 (16 samples)
Injected flit rate average = 0.0799042 (16 samples)
	minimum = 0.0376466 (16 samples)
	maximum = 0.186269 (16 samples)
Accepted flit rate average = 0.0799042 (16 samples)
	minimum = 0.0419176 (16 samples)
	maximum = 0.11131 (16 samples)
Injected packet size average = 1.06818 (16 samples)
Accepted packet size average = 1.06818 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 20 sec (200 sec)
gpgpu_simulation_rate = 516618 (inst/sec)
gpgpu_simulation_rate = 2593 (cycle/sec)
gpgpu_silicon_slowdown = 269957x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (26,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 35413
gpu_sim_insn = 511680
gpu_ipc =      14.4489
gpu_tot_sim_cycle = 554056
gpu_tot_sim_insn = 103835280
gpu_tot_ipc =     187.4094
gpu_tot_issued_cta = 4392
gpu_occupancy = 3.6112% 
gpu_tot_occupancy = 35.0692% 
max_total_param_size = 0
gpu_stall_dramfull = 43900
gpu_stall_icnt2sh    = 120858
partiton_level_parallism =       0.0860
partiton_level_parallism_total  =       0.4388
partiton_level_parallism_util =       1.1507
partiton_level_parallism_util_total  =       1.8132
L2_BW  =       6.6897 GB/Sec
L2_BW_total  =      33.4270 GB/Sec
gpu_total_sim_rate=506513

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1699182
	L1I_total_cache_misses = 22534
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15741
L1D_cache:
	L1D_cache_core[0]: Access = 19027, Miss = 11218, Miss_rate = 0.590, Pending_hits = 1220, Reservation_fails = 6711
	L1D_cache_core[1]: Access = 19075, Miss = 11217, Miss_rate = 0.588, Pending_hits = 1166, Reservation_fails = 5089
	L1D_cache_core[2]: Access = 19076, Miss = 11160, Miss_rate = 0.585, Pending_hits = 993, Reservation_fails = 5173
	L1D_cache_core[3]: Access = 19027, Miss = 11396, Miss_rate = 0.599, Pending_hits = 1187, Reservation_fails = 4075
	L1D_cache_core[4]: Access = 18996, Miss = 11003, Miss_rate = 0.579, Pending_hits = 1202, Reservation_fails = 3267
	L1D_cache_core[5]: Access = 18789, Miss = 11200, Miss_rate = 0.596, Pending_hits = 1098, Reservation_fails = 5227
	L1D_cache_core[6]: Access = 18661, Miss = 10789, Miss_rate = 0.578, Pending_hits = 1211, Reservation_fails = 4572
	L1D_cache_core[7]: Access = 18725, Miss = 10879, Miss_rate = 0.581, Pending_hits = 1446, Reservation_fails = 6004
	L1D_cache_core[8]: Access = 18820, Miss = 11245, Miss_rate = 0.598, Pending_hits = 1186, Reservation_fails = 7043
	L1D_cache_core[9]: Access = 19045, Miss = 11177, Miss_rate = 0.587, Pending_hits = 1233, Reservation_fails = 4610
	L1D_cache_core[10]: Access = 18884, Miss = 11116, Miss_rate = 0.589, Pending_hits = 1169, Reservation_fails = 6074
	L1D_cache_core[11]: Access = 19188, Miss = 11200, Miss_rate = 0.584, Pending_hits = 1058, Reservation_fails = 4922
	L1D_cache_core[12]: Access = 18533, Miss = 11171, Miss_rate = 0.603, Pending_hits = 1157, Reservation_fails = 5692
	L1D_cache_core[13]: Access = 18981, Miss = 11044, Miss_rate = 0.582, Pending_hits = 1370, Reservation_fails = 5418
	L1D_cache_core[14]: Access = 18628, Miss = 11136, Miss_rate = 0.598, Pending_hits = 1162, Reservation_fails = 5137
	L1D_total_cache_accesses = 283455
	L1D_total_cache_misses = 166951
	L1D_total_cache_miss_rate = 0.5890
	L1D_total_cache_pending_hits = 17858
	L1D_total_cache_reservation_fails = 79014
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 102735
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102645
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1676648
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22534
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15741
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210624
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72831
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1699182

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 74908
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4021
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 26
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15741
ctas_completed 4392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
15672, 12723, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5487, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4929, 4929, 4929, 4929, 4929, 4929, 4929, 4929, 
gpgpu_n_tot_thrd_icount = 107516160
gpgpu_n_tot_w_icount = 3359880
gpgpu_n_stall_shd_mem = 184449
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162817
gpgpu_n_mem_write_global = 72831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3369984
gpgpu_n_store_insn = 1165296
gpgpu_n_shmem_insn = 37804464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3270528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8241
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:661543	W0_Idle:3746094	W0_Scoreboard:3796815	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3140577
single_issue_nums: WS0:1695420	WS1:1664460	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1302536 {8:162817,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5243832 {72:72831,}
traffic_breakdown_coretomem[INST_ACC_R] = 59688 {8:7461,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26050720 {40:651268,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1165296 {8:145662,}
traffic_breakdown_memtocore[INST_ACC_R] = 1193760 {40:29844,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 543 
max_icnt2sh_latency = 318 
averagemflatency = 257 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 59 
mrq_lat_table:60401 	22146 	15059 	16704 	27748 	23775 	13822 	3844 	1330 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	465362 	296202 	35037 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6940 	398 	125 	216169 	9757 	7466 	1721 	547 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	89028 	113930 	112816 	148207 	251552 	81246 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	469 	153 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     23603     15629     17862     17929     19027     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     21186     17904     18619     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     21964     15629     18189     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]: 10.204545 21.752810 12.666667 41.787235 10.549738 27.333334 13.032051 25.410526 10.972677 32.901409 15.166667 51.657143 23.910715 70.636360 38.937500 154.600006 
dram[1]: 23.250000 23.047619 35.857143 30.687500 20.292036 27.333334 20.851240 26.527473 18.755726 26.850574 24.658228 42.046513 41.210526 77.699997 73.363640 154.600006 
dram[2]: 23.023809 10.459302 37.615383 12.531468 23.806452 11.528735 25.305264 13.148387 35.938461 11.156425 47.589745 14.631068 86.333336 22.965517 154.800003 36.411766 
dram[3]: 23.301205 22.000000 31.047619 36.636364 25.448277 20.460176 25.849463 22.060869 27.482353 18.222221 43.162792 25.972603 77.699997 41.526318 154.800003 73.227272 
dram[4]: 10.497076 23.975000 13.603053 38.509804 10.693548 26.795181 13.241830 25.956989 11.242938 35.938461 16.521740 44.097561 22.982759 77.699997 47.692307 154.600006 
dram[5]: 22.261364 26.361111 36.599998 32.196720 20.729731 26.164705 21.125000 28.400000 18.466166 26.247190 28.590910 46.358974 35.772728 70.636360 66.958336 154.600006 
average row locality = 184871/7750 = 23.854322
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       473       592       549       680       610       764       631       812       640       832       498       656       408       548       382       532 
dram[1]:       607       592       704       680       791       764       845       812       864       832       691       656       549       548       556       532 
dram[2]:       588       481       680       549       764       612       808       635       832       639       672       482       548       404       536       377 
dram[3]:       588       616       680       703       764       796       808       848       832       866       672       672       548       550       536       551 
dram[4]:       477       596       549       680       606       768       634       812       639       832       490       656       404       548       379       532 
dram[5]:       613       596       700       680       796       768       847       812       866       832       671       656       549       548       553       532 
total dram writes = 61888
bank skew: 866/377 = 2.30
chip skew: 11030/9602 = 1.15
average mf latency per bank:
dram[0]:       8145      3577      6757      3365      6235      3421      6097      2306      5206      1715      4880      1518      4906      1475      5615      1555
dram[1]:       4431      3493      3945      3299      4315      3317      3542      2302      2484      1662      2400      1481      2532      1593      2538      1576
dram[2]:       3617      7733      3292      6955      3312      6030      2408      5722      1697      4870      1505      4752      1519      4515      1547      5325
dram[3]:       3594      3807      3309      3634      3381      3837      2435      3058      1637      2295      1478      2170      1583      2104      1561      2111
dram[4]:       9014      3547      7457      3442      6442      3386      5948      2328      5104      1666      4784      1558      4975      1553      5895      1620
dram[5]:       4216      3506      3829      3390      3980      3298      3279      2383      2402      1631      2363      1495      2451      1570      2569      1609
maximum mf latency per bank:
dram[0]:        761       456       919       550      1005       907      1197       831       939      1042       678       917       616       473       654       519
dram[1]:        735       446       870       507       896       794       996       768       982      1051       984      1036       742       505       813       445
dram[2]:        482       684       590       980       708      1016       639      1182      1011       954       910       772       489       587       453       608
dram[3]:        475       520       488       620       958       926       723       962       997       957       976      1054       451       650       477       673
dram[4]:        748       474       930       612       955       883      1116       691       958      1036       637       992       719       501       733       492
dram[5]:        652       496       718       513      1022       948       971       852       964       974       938      1031       790       457       798       469
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=731338 n_nop=694352 n_act=1498 n_pre=1482 n_ref_event=94701154270800 n_req=29542 n_rd=24450 n_rd_L2_A=0 n_write=0 n_wr_bk=9607 bw_util=0.09314
n_activity=140940 dram_eff=0.4833
bk0: 1534a 716536i bk1: 1640a 717644i bk2: 1470a 717821i bk3: 1624a 718148i bk4: 1656a 715141i bk5: 1832a 714791i bk6: 1662a 716205i bk7: 2008a 715833i bk8: 1634a 714454i bk9: 1920a 714635i bk10: 1274a 718235i bk11: 1480a 717956i bk12: 1116a 721598i bk13: 1280a 720628i bk14: 1040a 722661i bk15: 1280a 721592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949665
Row_Buffer_Locality_read = 0.974642
Row_Buffer_Locality_write = 0.829733
Bank_Level_Parallism = 2.039039
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.170801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093136 
total_CMD = 731338 
util_bw = 68114 
Wasted_Col = 44059 
Wasted_Row = 10356 
Idle = 608809 

BW Util Bottlenecks: 
RCDc_limit = 6150 
RCDWRc_limit = 4328 
WTRc_limit = 9397 
RTWc_limit = 30618 
CCDLc_limit = 29906 
rwq = 0 
CCDLc_limit_alone = 18498 
WTRc_limit_alone = 7573 
RTWc_limit_alone = 21034 

Commands details: 
total_CMD = 731338 
n_nop = 694352 
Read = 24450 
Write = 0 
L2_Alloc = 0 
L2_WB = 9607 
n_act = 1498 
n_pre = 1482 
n_ref = 94701154270800 
n_req = 29542 
total_req = 34057 

Dual Bus Interface Util: 
issued_total_row = 2980 
issued_total_col = 34057 
Row_Bus_Util =  0.004075 
CoL_Bus_Util = 0.046568 
Either_Row_CoL_Bus_Util = 0.050573 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001379 
queue_avg = 1.171765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 554139 -   mf: uid=2968181, sid4294967295:w4294967295, part=1, addr=0xc00df900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (554039), 
Ready @ 554142 -   mf: uid=2968182, sid4294967295:w4294967295, part=1, addr=0xc00f7900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (554042), 
Ready @ 554147 -   mf: uid=2968183, sid4294967295:w4294967295, part=1, addr=0xc0097900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (554047), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=731338 n_nop=691547 n_act=1138 n_pre=1122 n_ref_event=4560869750798743682 n_req=32134 n_rd=26552 n_rd_L2_A=0 n_write=0 n_wr_bk=11023 bw_util=0.1028
n_activity=141371 dram_eff=0.5316
bk0: 1648a 716410i bk1: 1640a 716801i bk2: 1652a 716171i bk3: 1624a 717125i bk4: 1890a 712011i bk5: 1832a 714161i bk6: 2084a 713485i bk7: 2008a 713754i bk8: 2008a 712025i bk9: 1920a 713275i bk10: 1590a 716069i bk11: 1480a 717784i bk12: 1288a 718730i bk13: 1280a 718817i bk14: 1328a 720067i bk15: 1280a 721358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965021
Row_Buffer_Locality_read = 0.982186
Row_Buffer_Locality_write = 0.883375
Bank_Level_Parallism = 2.205838
Bank_Level_Parallism_Col = 2.198647
Bank_Level_Parallism_Ready = 1.199485
write_to_read_ratio_blp_rw_average = 0.510476
GrpLevelPara = 1.572707 

BW Util details:
bwutil = 0.102757 
total_CMD = 731338 
util_bw = 75150 
Wasted_Col = 43448 
Wasted_Row = 7606 
Idle = 605134 

BW Util Bottlenecks: 
RCDc_limit = 4491 
RCDWRc_limit = 2974 
WTRc_limit = 10222 
RTWc_limit = 33331 
CCDLc_limit = 31594 
rwq = 0 
CCDLc_limit_alone = 18910 
WTRc_limit_alone = 8088 
RTWc_limit_alone = 22781 

Commands details: 
total_CMD = 731338 
n_nop = 691547 
Read = 26552 
Write = 0 
L2_Alloc = 0 
L2_WB = 11023 
n_act = 1138 
n_pre = 1122 
n_ref = 4560869750798743682 
n_req = 32134 
total_req = 37575 

Dual Bus Interface Util: 
issued_total_row = 2260 
issued_total_col = 37575 
Row_Bus_Util =  0.003090 
CoL_Bus_Util = 0.051378 
Either_Row_CoL_Bus_Util = 0.054408 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001106 
queue_avg = 1.433326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=731338 n_nop=694402 n_act=1488 n_pre=1472 n_ref_event=0 n_req=29511 n_rd=24420 n_rd_L2_A=0 n_write=0 n_wr_bk=9607 bw_util=0.09305
n_activity=140613 dram_eff=0.484
bk0: 1640a 718080i bk1: 1532a 716817i bk2: 1616a 718073i bk3: 1476a 717175i bk4: 1832a 715823i bk5: 1646a 715220i bk6: 2000a 715354i bk7: 1666a 715362i bk8: 1920a 715009i bk9: 1626a 714883i bk10: 1520a 718250i bk11: 1240a 718901i bk12: 1280a 719586i bk13: 1112a 721220i bk14: 1280a 721667i bk15: 1034a 722846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950052
Row_Buffer_Locality_read = 0.974898
Row_Buffer_Locality_write = 0.830878
Bank_Level_Parallism = 2.042962
Bank_Level_Parallism_Col = 2.022985
Bank_Level_Parallism_Ready = 1.171654
write_to_read_ratio_blp_rw_average = 0.505670
GrpLevelPara = 1.495724 

BW Util details:
bwutil = 0.093054 
total_CMD = 731338 
util_bw = 68054 
Wasted_Col = 43995 
Wasted_Row = 10099 
Idle = 609190 

BW Util Bottlenecks: 
RCDc_limit = 6187 
RCDWRc_limit = 4156 
WTRc_limit = 8741 
RTWc_limit = 31373 
CCDLc_limit = 29714 
rwq = 0 
CCDLc_limit_alone = 18114 
WTRc_limit_alone = 7006 
RTWc_limit_alone = 21508 

Commands details: 
total_CMD = 731338 
n_nop = 694402 
Read = 24420 
Write = 0 
L2_Alloc = 0 
L2_WB = 9607 
n_act = 1488 
n_pre = 1472 
n_ref = 0 
n_req = 29511 
total_req = 34027 

Dual Bus Interface Util: 
issued_total_row = 2960 
issued_total_col = 34027 
Row_Bus_Util =  0.004047 
CoL_Bus_Util = 0.046527 
Either_Row_CoL_Bus_Util = 0.050505 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001381 
queue_avg = 1.134329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13433
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 554127 -   mf: uid=2968178, sid4294967295:w4294967295, part=3, addr=0xc00e7900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (554027), 
Ready @ 554130 -   mf: uid=2968179, sid4294967295:w4294967295, part=3, addr=0xc00ff900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (554030), 
Ready @ 554135 -   mf: uid=2968180, sid4294967295:w4294967295, part=3, addr=0xc009f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (554035), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=731338 n_nop=691491 n_act=1139 n_pre=1123 n_ref_event=13984 n_req=32169 n_rd=26584 n_rd_L2_A=0 n_write=0 n_wr_bk=11030 bw_util=0.1029
n_activity=142956 dram_eff=0.5262
bk0: 1640a 716427i bk1: 1648a 716767i bk2: 1616a 717265i bk3: 1660a 716974i bk4: 1832a 713822i bk5: 1906a 713196i bk6: 2000a 714751i bk7: 2096a 713325i bk8: 1920a 713582i bk9: 2010a 711054i bk10: 1520a 717606i bk11: 1550a 715744i bk12: 1280a 719405i bk13: 1298a 718435i bk14: 1280a 721267i bk15: 1328a 719471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965060
Row_Buffer_Locality_read = 0.982170
Row_Buffer_Locality_write = 0.883617
Bank_Level_Parallism = 2.185613
Bank_Level_Parallism_Col = 2.181835
Bank_Level_Parallism_Ready = 1.198160
write_to_read_ratio_blp_rw_average = 0.514238
GrpLevelPara = 1.572460 

BW Util details:
bwutil = 0.102864 
total_CMD = 731338 
util_bw = 75228 
Wasted_Col = 44006 
Wasted_Row = 7787 
Idle = 604317 

BW Util Bottlenecks: 
RCDc_limit = 4655 
RCDWRc_limit = 2966 
WTRc_limit = 9807 
RTWc_limit = 34000 
CCDLc_limit = 31568 
rwq = 0 
CCDLc_limit_alone = 18991 
WTRc_limit_alone = 7844 
RTWc_limit_alone = 23386 

Commands details: 
total_CMD = 731338 
n_nop = 691491 
Read = 26584 
Write = 0 
L2_Alloc = 0 
L2_WB = 11030 
n_act = 1139 
n_pre = 1123 
n_ref = 13984 
n_req = 32169 
total_req = 37614 

Dual Bus Interface Util: 
issued_total_row = 2262 
issued_total_col = 37614 
Row_Bus_Util =  0.003093 
CoL_Bus_Util = 0.051432 
Either_Row_CoL_Bus_Util = 0.054485 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000728 
queue_avg = 1.431021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=731338 n_nop=694547 n_act=1452 n_pre=1436 n_ref_event=0 n_req=29439 n_rd=24350 n_rd_L2_A=0 n_write=0 n_wr_bk=9602 bw_util=0.09285
n_activity=139121 dram_eff=0.4881
bk0: 1530a 716174i bk1: 1620a 717351i bk2: 1464a 717622i bk3: 1624a 717845i bk4: 1632a 715487i bk5: 1840a 715092i bk6: 1652a 716339i bk7: 2008a 715502i bk8: 1620a 714705i bk9: 1920a 715176i bk10: 1252a 718702i bk11: 1480a 717707i bk12: 1112a 721344i bk13: 1280a 719877i bk14: 1036a 723332i bk15: 1280a 721905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951187
Row_Buffer_Locality_read = 0.975770
Row_Buffer_Locality_write = 0.833563
Bank_Level_Parallism = 2.057733
Bank_Level_Parallism_Col = 2.036581
Bank_Level_Parallism_Ready = 1.160793
write_to_read_ratio_blp_rw_average = 0.510684
GrpLevelPara = 1.506875 

BW Util details:
bwutil = 0.092849 
total_CMD = 731338 
util_bw = 67904 
Wasted_Col = 43677 
Wasted_Row = 9669 
Idle = 610088 

BW Util Bottlenecks: 
RCDc_limit = 5967 
RCDWRc_limit = 4125 
WTRc_limit = 8597 
RTWc_limit = 32006 
CCDLc_limit = 29712 
rwq = 0 
CCDLc_limit_alone = 18085 
WTRc_limit_alone = 6925 
RTWc_limit_alone = 22051 

Commands details: 
total_CMD = 731338 
n_nop = 694547 
Read = 24350 
Write = 0 
L2_Alloc = 0 
L2_WB = 9602 
n_act = 1452 
n_pre = 1436 
n_ref = 0 
n_req = 29439 
total_req = 33952 

Dual Bus Interface Util: 
issued_total_row = 2888 
issued_total_col = 33952 
Row_Bus_Util =  0.003949 
CoL_Bus_Util = 0.046424 
Either_Row_CoL_Bus_Util = 0.050306 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.001332 
queue_avg = 1.159434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15943
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=731338 n_nop=691635 n_act=1119 n_pre=1103 n_ref_event=94701156861968 n_req=32076 n_rd=26496 n_rd_L2_A=0 n_write=0 n_wr_bk=11019 bw_util=0.1026
n_activity=141140 dram_eff=0.5316
bk0: 1650a 716588i bk1: 1600a 717373i bk2: 1660a 717061i bk3: 1624a 717080i bk4: 1894a 712944i bk5: 1840a 713812i bk6: 2094a 713328i bk7: 2008a 713499i bk8: 2006a 712418i bk9: 1920a 713123i bk10: 1542a 716241i bk11: 1480a 716661i bk12: 1294a 718498i bk13: 1280a 718756i bk14: 1324a 719785i bk15: 1280a 721952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965582
Row_Buffer_Locality_read = 0.982941
Row_Buffer_Locality_write = 0.883154
Bank_Level_Parallism = 2.210942
Bank_Level_Parallism_Col = 2.199084
Bank_Level_Parallism_Ready = 1.201856
write_to_read_ratio_blp_rw_average = 0.513471
GrpLevelPara = 1.584579 

BW Util details:
bwutil = 0.102593 
total_CMD = 731338 
util_bw = 75030 
Wasted_Col = 43333 
Wasted_Row = 7145 
Idle = 605830 

BW Util Bottlenecks: 
RCDc_limit = 4384 
RCDWRc_limit = 3013 
WTRc_limit = 10270 
RTWc_limit = 33179 
CCDLc_limit = 31196 
rwq = 0 
CCDLc_limit_alone = 18694 
WTRc_limit_alone = 8119 
RTWc_limit_alone = 22828 

Commands details: 
total_CMD = 731338 
n_nop = 691635 
Read = 26496 
Write = 0 
L2_Alloc = 0 
L2_WB = 11019 
n_act = 1119 
n_pre = 1103 
n_ref = 94701156861968 
n_req = 32076 
total_req = 37515 

Dual Bus Interface Util: 
issued_total_row = 2222 
issued_total_col = 37515 
Row_Bus_Util =  0.003038 
CoL_Bus_Util = 0.051296 
Either_Row_CoL_Bus_Util = 0.054288 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000856 
queue_avg = 1.442293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84680, Miss = 12232, Miss_rate = 0.144, Pending_hits = 5818, Reservation_fails = 4713
L2_cache_bank[1]: Access = 61592, Miss = 13064, Miss_rate = 0.212, Pending_hits = 6089, Reservation_fails = 4012
L2_cache_bank[2]: Access = 69120, Miss = 13730, Miss_rate = 0.199, Pending_hits = 5687, Reservation_fails = 3784
L2_cache_bank[3]: Access = 61132, Miss = 13064, Miss_rate = 0.214, Pending_hits = 5793, Reservation_fails = 5214
L2_cache_bank[4]: Access = 61292, Miss = 13088, Miss_rate = 0.214, Pending_hits = 5877, Reservation_fails = 3215
L2_cache_bank[5]: Access = 84360, Miss = 12164, Miss_rate = 0.144, Pending_hits = 6098, Reservation_fails = 5507
L2_cache_bank[6]: Access = 60880, Miss = 13088, Miss_rate = 0.215, Pending_hits = 5461, Reservation_fails = 3300
L2_cache_bank[7]: Access = 69276, Miss = 13742, Miss_rate = 0.198, Pending_hits = 6020, Reservation_fails = 4386
L2_cache_bank[8]: Access = 83746, Miss = 12140, Miss_rate = 0.145, Pending_hits = 5836, Reservation_fails = 4747
L2_cache_bank[9]: Access = 61216, Miss = 13052, Miss_rate = 0.213, Pending_hits = 5922, Reservation_fails = 3915
L2_cache_bank[10]: Access = 69130, Miss = 13718, Miss_rate = 0.198, Pending_hits = 5859, Reservation_fails = 3556
L2_cache_bank[11]: Access = 60380, Miss = 13032, Miss_rate = 0.216, Pending_hits = 5432, Reservation_fails = 3346
L2_total_cache_accesses = 826804
L2_total_cache_misses = 156114
L2_total_cache_miss_rate = 0.1888
L2_total_cache_pending_hits = 69892
L2_total_cache_reservation_fails = 49695
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 435416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 113520
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 142400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1631
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22954
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4774
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 529
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41838
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1587
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 651268
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 145662
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29844
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1548
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6309
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41837
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=826804
icnt_total_pkts_simt_to_mem=315955
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.58585
	minimum = 5
	maximum = 57
Network latency average = 5.56786
	minimum = 5
	maximum = 56
Slowest packet = 1069319
Flit latency average = 5.90575
	minimum = 5
	maximum = 55
Slowest flit = 1142070
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0142477
	minimum = 0.00440516 (at node 8)
	maximum = 0.0506029 (at node 25)
Accepted packet rate average = 0.0142477
	minimum = 0.00367097 (at node 23)
	maximum = 0.0213481 (at node 0)
Injected flit rate average = 0.0150907
	minimum = 0.00528055 (at node 8)
	maximum = 0.0506029 (at node 25)
Accepted flit rate average= 0.0150907
	minimum = 0.00423573 (at node 23)
	maximum = 0.0213481 (at node 0)
Injected packet length average = 1.05916
Accepted packet length average = 1.05916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2819 (17 samples)
	minimum = 5 (17 samples)
	maximum = 271 (17 samples)
Network latency average = 17.3652 (17 samples)
	minimum = 5 (17 samples)
	maximum = 268.529 (17 samples)
Flit latency average = 16.7389 (17 samples)
	minimum = 5 (17 samples)
	maximum = 267.824 (17 samples)
Fragmentation average = 0.000430496 (17 samples)
	minimum = 0 (17 samples)
	maximum = 38.8235 (17 samples)
Injected packet rate average = 0.0712417 (17 samples)
	minimum = 0.0273788 (17 samples)
	maximum = 0.178111 (17 samples)
Accepted packet rate average = 0.0712417 (17 samples)
	minimum = 0.0292441 (17 samples)
	maximum = 0.106018 (17 samples)
Injected flit rate average = 0.0760916 (17 samples)
	minimum = 0.0357428 (17 samples)
	maximum = 0.178289 (17 samples)
Accepted flit rate average = 0.0760916 (17 samples)
	minimum = 0.039701 (17 samples)
	maximum = 0.106018 (17 samples)
Injected packet size average = 1.06808 (17 samples)
Accepted packet size average = 1.06808 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 25 sec (205 sec)
gpgpu_simulation_rate = 506513 (inst/sec)
gpgpu_simulation_rate = 2702 (cycle/sec)
gpgpu_silicon_slowdown = 259067x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (26,26,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 28230
gpu_sim_insn = 16094208
gpu_ipc =     570.1101
gpu_tot_sim_cycle = 582286
gpu_tot_sim_insn = 119929488
gpu_tot_ipc =     205.9632
gpu_tot_issued_cta = 5068
gpu_occupancy = 78.2409% 
gpu_tot_occupancy = 37.9833% 
max_total_param_size = 0
gpu_stall_dramfull = 57829
gpu_stall_icnt2sh    = 146362
partiton_level_parallism =       1.2936
partiton_level_parallism_total  =       0.4802
partiton_level_parallism_util =       1.8865
partiton_level_parallism_util_total  =       1.8224
L2_BW  =      98.7377 GB/Sec
L2_BW_total  =      36.5933 GB/Sec
gpu_total_sim_rate=510338

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1953358
	L1I_total_cache_misses = 24718
	L1I_total_cache_miss_rate = 0.0127
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18954
L1D_cache:
	L1D_cache_core[0]: Access = 21907, Miss = 12879, Miss_rate = 0.588, Pending_hits = 1477, Reservation_fails = 8264
	L1D_cache_core[1]: Access = 22083, Miss = 13009, Miss_rate = 0.589, Pending_hits = 1361, Reservation_fails = 6423
	L1D_cache_core[2]: Access = 22020, Miss = 12921, Miss_rate = 0.587, Pending_hits = 1175, Reservation_fails = 6517
	L1D_cache_core[3]: Access = 21971, Miss = 13138, Miss_rate = 0.598, Pending_hits = 1331, Reservation_fails = 5102
	L1D_cache_core[4]: Access = 21812, Miss = 12767, Miss_rate = 0.585, Pending_hits = 1359, Reservation_fails = 4845
	L1D_cache_core[5]: Access = 21669, Miss = 13103, Miss_rate = 0.605, Pending_hits = 1266, Reservation_fails = 7159
	L1D_cache_core[6]: Access = 21477, Miss = 12524, Miss_rate = 0.583, Pending_hits = 1386, Reservation_fails = 5888
	L1D_cache_core[7]: Access = 21605, Miss = 12525, Miss_rate = 0.580, Pending_hits = 1815, Reservation_fails = 7371
	L1D_cache_core[8]: Access = 21700, Miss = 13007, Miss_rate = 0.599, Pending_hits = 1386, Reservation_fails = 8623
	L1D_cache_core[9]: Access = 21925, Miss = 12971, Miss_rate = 0.592, Pending_hits = 1381, Reservation_fails = 5957
	L1D_cache_core[10]: Access = 21700, Miss = 12858, Miss_rate = 0.593, Pending_hits = 1316, Reservation_fails = 7086
	L1D_cache_core[11]: Access = 22068, Miss = 12960, Miss_rate = 0.587, Pending_hits = 1267, Reservation_fails = 6286
	L1D_cache_core[12]: Access = 21413, Miss = 12965, Miss_rate = 0.605, Pending_hits = 1370, Reservation_fails = 7199
	L1D_cache_core[13]: Access = 21861, Miss = 12809, Miss_rate = 0.586, Pending_hits = 1576, Reservation_fails = 6368
	L1D_cache_core[14]: Access = 21508, Miss = 12944, Miss_rate = 0.602, Pending_hits = 1317, Reservation_fails = 6170
	L1D_total_cache_accesses = 326719
	L1D_total_cache_misses = 193380
	L1D_total_cache_miss_rate = 0.5919
	L1D_total_cache_pending_hits = 20783
	L1D_total_cache_reservation_fails = 99258
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 118959
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 188443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 118869
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1928640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24718
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18954
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 243072
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 118959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83647
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1953358

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 90329
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 75
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8792
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 62
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18954
ctas_completed 5068, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16602, 13653, 6417, 6417, 6417, 6417, 6417, 6417, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5766, 5766, 5766, 5766, 5766, 5766, 5766, 5766, 
gpgpu_n_tot_thrd_icount = 123610368
gpgpu_n_tot_w_icount = 3862824
gpgpu_n_stall_shd_mem = 208326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188443
gpgpu_n_mem_write_global = 83647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889152
gpgpu_n_store_insn = 1338352
gpgpu_n_shmem_insn = 43688368
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10486
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:762695	W0_Idle:3758257	W0_Scoreboard:4017642	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1946892	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1507544 {8:188443,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6022584 {72:83647,}
traffic_breakdown_coretomem[INST_ACC_R] = 60288 {8:7536,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30150880 {40:753772,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338352 {8:167294,}
traffic_breakdown_memtocore[INST_ACC_R] = 1205760 {40:30144,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 61 
mrq_lat_table:69764 	25230 	17404 	19208 	31381 	27079 	16514 	4436 	1573 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	525455 	348355 	46618 	668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6987 	417 	127 	247768 	11930 	9495 	2364 	552 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	97078 	130676 	129530 	168352 	299544 	95704 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	488 	185 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     23603     15629     17862     17929     19027     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     21186     17904     18619     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     21964     15629     18189     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]: 10.988764 24.791208 13.608392 46.612244 11.174359 29.929411 13.743750 27.717173 11.528205 29.642105 15.648648 43.560001 26.122807 80.695656 42.424244 168.727280 
dram[1]: 26.647058 26.232557 39.912281 34.606060 21.380165 29.929411 21.604650 28.884211 18.118750 26.317757 24.868132 41.884617 46.205128 88.380951 80.869568 168.727280 
dram[2]: 26.209303 11.304598 42.148148 13.462069 26.206186 12.202248 27.636364 13.849056 32.000000 11.712042 39.228069 15.062500 97.684212 25.152542 168.727280 39.828571 
dram[3]: 26.517647 24.760870 35.015385 40.750000 27.934067 21.487604 28.206186 22.764227 26.566038 18.125000 43.000000 25.321838 88.380951 46.666668 168.727280 80.826088 
dram[4]: 11.300578 27.341463 14.601503 43.094341 11.331579 29.356321 13.961783 28.288660 11.614583 32.367817 17.272728 38.892857 25.169491 88.380951 51.629631 168.727280 
dram[5]: 25.516853 29.972973 40.553570 36.253967 21.806723 28.696629 21.820312 30.831461 18.213837 25.834862 28.038462 44.448978 40.355556 80.695656 73.959999 168.727280 
average row locality = 212716/8326 = 25.548403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       537       720       613       808       682       912       707       960       736      1024       574       804       452       640       434       640 
dram[1]:       711       720       803       808       907       912       962       960      1026      1024       811       804       619       640       637       640 
dram[2]:       716       545       808       613       908       688       960       707      1024       735       824       554       640       452       640       433 
dram[3]:       716       720       808       802       908       916       960       962      1024      1026       824       790       640       623       640       636 
dram[4]:       541       724       613       808       678       916       710       960       735      1024       566       804       452       640       431       640 
dram[5]:       717       724       798       808       913       916       961       960      1026      1024       787       804       622       640       635       640 
total dram writes = 72686
bank skew: 1026/431 = 2.38
chip skew: 12995/11242 = 1.16
average mf latency per bank:
dram[0]:       7312      3161      6172      3030      5679      3048      5919      3119      4714      1714      4425      1671      4596      1513      5118      1559
dram[1]:       4661      3097      4261      2984      4458      2972      4669      3043      2958      1687      3093      1644      2973      1631      2991      1577
dram[2]:       3192      6969      2962      6350      2975      5467      3027      5729      1701      4421      1631      4328      1552      4200      1558      4815
dram[3]:       3185      4182      2992      4046      3028      4105      3019      4596      1659      2902      1623      3032      1614      2693      1544      2715
dram[4]:       8087      3134      6799      3092      5862      3030      5780      3106      4629      1678      4328      1692      4616      1567      5359      1593
dram[5]:       4501      3123      4134      3068      4101      2962      4313      3069      2799      1659      2975      1612      2856      1613      2989      1594
maximum mf latency per bank:
dram[0]:        761       486       919       550      1005       907      1197       831       939      1042       678       977       616       473       654       519
dram[1]:        777       446       870       507       896       794       996       768       993      1051      1063      1134       742       505       813       445
dram[2]:        482       684       590       980       708      1016       639      1182      1011       954       958       772       489       587       453       608
dram[3]:        475       749       488       727       958       926       723       962       997       977      1130      1054       451       650       477       713
dram[4]:        748       474       930       612       955       883      1116       723       958      1036       637       992       719       501       733       492
dram[5]:        756       496       718       513      1022       948       971       852       964       974       972      1087       790       457       798       469
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768601 n_nop=726478 n_act=1586 n_pre=1570 n_ref_event=94701154270800 n_req=33688 n_rd=27778 n_rd_L2_A=0 n_write=0 n_wr_bk=11243 bw_util=0.1015
n_activity=159181 dram_eff=0.4903
bk0: 1662a 751843i bk1: 1896a 752166i bk2: 1598a 753343i bk3: 1880a 752253i bk4: 1784a 751189i bk5: 2088a 749590i bk6: 1790a 752265i bk7: 2264a 750711i bk8: 1826a 749465i bk9: 2304a 748157i bk10: 1426a 754061i bk11: 1776a 751897i bk12: 1244a 757943i bk13: 1536a 755410i bk14: 1168a 758736i bk15: 1536a 756788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953247
Row_Buffer_Locality_read = 0.976708
Row_Buffer_Locality_write = 0.842978
Bank_Level_Parallism = 2.074709
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.178107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101538 
total_CMD = 768601 
util_bw = 78042 
Wasted_Col = 50373 
Wasted_Row = 10723 
Idle = 629463 

BW Util Bottlenecks: 
RCDc_limit = 6375 
RCDWRc_limit = 4567 
WTRc_limit = 11035 
RTWc_limit = 36431 
CCDLc_limit = 35129 
rwq = 0 
CCDLc_limit_alone = 21244 
WTRc_limit_alone = 8798 
RTWc_limit_alone = 24783 

Commands details: 
total_CMD = 768601 
n_nop = 726478 
Read = 27778 
Write = 0 
L2_Alloc = 0 
L2_WB = 11243 
n_act = 1586 
n_pre = 1570 
n_ref = 94701154270800 
n_req = 33688 
total_req = 39021 

Dual Bus Interface Util: 
issued_total_row = 3156 
issued_total_col = 39021 
Row_Bus_Util =  0.004106 
CoL_Bus_Util = 0.050769 
Either_Row_CoL_Bus_Util = 0.054805 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001282 
queue_avg = 1.291051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29105
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768601 n_nop=722512 n_act=1242 n_pre=1226 n_ref_event=4560869750798743682 n_req=37272 n_rd=30684 n_rd_L2_A=0 n_write=0 n_wr_bk=12984 bw_util=0.1136
n_activity=162287 dram_eff=0.5382
bk0: 1904a 750395i bk1: 1896a 751071i bk2: 1868a 750558i bk3: 1880a 751909i bk4: 2122a 746500i bk5: 2088a 748058i bk6: 2288a 748340i bk7: 2264a 748006i bk8: 2360a 744848i bk9: 2304a 746705i bk10: 1842a 750274i bk11: 1776a 751963i bk12: 1488a 753585i bk13: 1536a 753140i bk14: 1532a 755499i bk15: 1536a 756381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967053
Row_Buffer_Locality_read = 0.983509
Row_Buffer_Locality_write = 0.890407
Bank_Level_Parallism = 2.275163
Bank_Level_Parallism_Col = 2.270498
Bank_Level_Parallism_Ready = 1.214364
write_to_read_ratio_blp_rw_average = 0.523682
GrpLevelPara = 1.594686 

BW Util details:
bwutil = 0.113630 
total_CMD = 768601 
util_bw = 87336 
Wasted_Col = 50032 
Wasted_Row = 8121 
Idle = 623112 

BW Util Bottlenecks: 
RCDc_limit = 4759 
RCDWRc_limit = 3232 
WTRc_limit = 11921 
RTWc_limit = 40544 
CCDLc_limit = 37274 
rwq = 0 
CCDLc_limit_alone = 21815 
WTRc_limit_alone = 9407 
RTWc_limit_alone = 27599 

Commands details: 
total_CMD = 768601 
n_nop = 722512 
Read = 30684 
Write = 0 
L2_Alloc = 0 
L2_WB = 12984 
n_act = 1242 
n_pre = 1226 
n_ref = 4560869750798743682 
n_req = 37272 
total_req = 43668 

Dual Bus Interface Util: 
issued_total_row = 2468 
issued_total_col = 43668 
Row_Bus_Util =  0.003211 
CoL_Bus_Util = 0.056815 
Either_Row_CoL_Bus_Util = 0.059965 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001020 
queue_avg = 1.615033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61503
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768601 n_nop=726511 n_act=1578 n_pre=1562 n_ref_event=0 n_req=33667 n_rd=27756 n_rd_L2_A=0 n_write=0 n_wr_bk=11247 bw_util=0.1015
n_activity=159129 dram_eff=0.4902
bk0: 1896a 752506i bk1: 1668a 752053i bk2: 1872a 752396i bk3: 1604a 752591i bk4: 2088a 750178i bk5: 1774a 751057i bk6: 2256a 749968i bk7: 1794a 751414i bk8: 2304a 748712i bk9: 1818a 750150i bk10: 1824a 752428i bk11: 1384a 754061i bk12: 1536a 754609i bk13: 1240a 757650i bk14: 1536a 757051i bk15: 1162a 758952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953545
Row_Buffer_Locality_read = 0.976870
Row_Buffer_Locality_write = 0.844020
Bank_Level_Parallism = 2.077682
Bank_Level_Parallism_Col = 2.059046
Bank_Level_Parallism_Ready = 1.180353
write_to_read_ratio_blp_rw_average = 0.516643
GrpLevelPara = 1.497766 

BW Util details:
bwutil = 0.101491 
total_CMD = 768601 
util_bw = 78006 
Wasted_Col = 50502 
Wasted_Row = 10503 
Idle = 629590 

BW Util Bottlenecks: 
RCDc_limit = 6435 
RCDWRc_limit = 4438 
WTRc_limit = 10392 
RTWc_limit = 37076 
CCDLc_limit = 34832 
rwq = 0 
CCDLc_limit_alone = 20827 
WTRc_limit_alone = 8260 
RTWc_limit_alone = 25203 

Commands details: 
total_CMD = 768601 
n_nop = 726511 
Read = 27756 
Write = 0 
L2_Alloc = 0 
L2_WB = 11247 
n_act = 1578 
n_pre = 1562 
n_ref = 0 
n_req = 33667 
total_req = 39003 

Dual Bus Interface Util: 
issued_total_row = 3140 
issued_total_col = 39003 
Row_Bus_Util =  0.004085 
CoL_Bus_Util = 0.050745 
Either_Row_CoL_Bus_Util = 0.054762 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.001259 
queue_avg = 1.253913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768601 n_nop=722448 n_act=1244 n_pre=1228 n_ref_event=13984 n_req=37314 n_rd=30720 n_rd_L2_A=0 n_write=0 n_wr_bk=12995 bw_util=0.1138
n_activity=163466 dram_eff=0.5349
bk0: 1896a 750578i bk1: 1912a 751005i bk2: 1872a 752026i bk3: 1876a 751461i bk4: 2088a 747662i bk5: 2130a 747482i bk6: 2256a 749378i bk7: 2300a 748048i bk8: 2304a 746882i bk9: 2362a 744230i bk10: 1824a 751653i bk11: 1794a 749779i bk12: 1536a 754204i bk13: 1502a 753269i bk14: 1536a 756173i bk15: 1532a 754672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967063
Row_Buffer_Locality_read = 0.983496
Row_Buffer_Locality_write = 0.890507
Bank_Level_Parallism = 2.260869
Bank_Level_Parallism_Col = 2.257282
Bank_Level_Parallism_Ready = 1.216338
write_to_read_ratio_blp_rw_average = 0.525889
GrpLevelPara = 1.598621 

BW Util details:
bwutil = 0.113752 
total_CMD = 768601 
util_bw = 87430 
Wasted_Col = 50353 
Wasted_Row = 8198 
Idle = 622620 

BW Util Bottlenecks: 
RCDc_limit = 4899 
RCDWRc_limit = 3236 
WTRc_limit = 11641 
RTWc_limit = 40732 
CCDLc_limit = 36955 
rwq = 0 
CCDLc_limit_alone = 21809 
WTRc_limit_alone = 9288 
RTWc_limit_alone = 27939 

Commands details: 
total_CMD = 768601 
n_nop = 722448 
Read = 30720 
Write = 0 
L2_Alloc = 0 
L2_WB = 12995 
n_act = 1244 
n_pre = 1228 
n_ref = 13984 
n_req = 37314 
total_req = 43715 

Dual Bus Interface Util: 
issued_total_row = 2472 
issued_total_col = 43715 
Row_Bus_Util =  0.003216 
CoL_Bus_Util = 0.056876 
Either_Row_CoL_Bus_Util = 0.060048 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000737 
queue_avg = 1.612143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768601 n_nop=726666 n_act=1539 n_pre=1523 n_ref_event=0 n_req=33591 n_rd=27682 n_rd_L2_A=0 n_write=0 n_wr_bk=11242 bw_util=0.1013
n_activity=157249 dram_eff=0.4951
bk0: 1658a 751388i bk1: 1880a 751753i bk2: 1592a 753092i bk3: 1880a 752305i bk4: 1760a 751402i bk5: 2096a 749379i bk6: 1780a 752407i bk7: 2264a 750377i bk8: 1812a 749752i bk9: 2304a 748878i bk10: 1404a 754658i bk11: 1776a 751695i bk12: 1240a 757014i bk13: 1536a 755054i bk14: 1164a 759386i bk15: 1536a 757153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954631
Row_Buffer_Locality_read = 0.977711
Row_Buffer_Locality_write = 0.846505
Bank_Level_Parallism = 2.094912
Bank_Level_Parallism_Col = 2.075965
Bank_Level_Parallism_Ready = 1.169673
write_to_read_ratio_blp_rw_average = 0.522735
GrpLevelPara = 1.507384 

BW Util details:
bwutil = 0.101285 
total_CMD = 768601 
util_bw = 77848 
Wasted_Col = 49943 
Wasted_Row = 10031 
Idle = 630779 

BW Util Bottlenecks: 
RCDc_limit = 6201 
RCDWRc_limit = 4374 
WTRc_limit = 10087 
RTWc_limit = 37797 
CCDLc_limit = 34995 
rwq = 0 
CCDLc_limit_alone = 20890 
WTRc_limit_alone = 8061 
RTWc_limit_alone = 25718 

Commands details: 
total_CMD = 768601 
n_nop = 726666 
Read = 27682 
Write = 0 
L2_Alloc = 0 
L2_WB = 11242 
n_act = 1539 
n_pre = 1523 
n_ref = 0 
n_req = 33591 
total_req = 38924 

Dual Bus Interface Util: 
issued_total_row = 3062 
issued_total_col = 38924 
Row_Bus_Util =  0.003984 
CoL_Bus_Util = 0.050643 
Either_Row_CoL_Bus_Util = 0.054560 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001216 
queue_avg = 1.276824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27682
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768601 n_nop=722631 n_act=1221 n_pre=1205 n_ref_event=94701156861968 n_req=37184 n_rd=30604 n_rd_L2_A=0 n_write=0 n_wr_bk=12975 bw_util=0.1134
n_activity=161192 dram_eff=0.5407
bk0: 1906a 750849i bk1: 1856a 751815i bk2: 1868a 751382i bk3: 1880a 751633i bk4: 2126a 747307i bk5: 2096a 748040i bk6: 2294a 748409i bk7: 2264a 748026i bk8: 2358a 745365i bk9: 2304a 746318i bk10: 1782a 750265i bk11: 1776a 750604i bk12: 1498a 753594i bk13: 1536a 753268i bk14: 1524a 755169i bk15: 1536a 756945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967567
Row_Buffer_Locality_read = 0.984185
Row_Buffer_Locality_write = 0.890274
Bank_Level_Parallism = 2.284635
Bank_Level_Parallism_Col = 2.272976
Bank_Level_Parallism_Ready = 1.219819
write_to_read_ratio_blp_rw_average = 0.523708
GrpLevelPara = 1.608603 

BW Util details:
bwutil = 0.113398 
total_CMD = 768601 
util_bw = 87158 
Wasted_Col = 49479 
Wasted_Row = 7527 
Idle = 624437 

BW Util Bottlenecks: 
RCDc_limit = 4616 
RCDWRc_limit = 3260 
WTRc_limit = 12210 
RTWc_limit = 39528 
CCDLc_limit = 36443 
rwq = 0 
CCDLc_limit_alone = 21413 
WTRc_limit_alone = 9653 
RTWc_limit_alone = 27055 

Commands details: 
total_CMD = 768601 
n_nop = 722631 
Read = 30604 
Write = 0 
L2_Alloc = 0 
L2_WB = 12975 
n_act = 1221 
n_pre = 1205 
n_ref = 94701156861968 
n_req = 37184 
total_req = 43579 

Dual Bus Interface Util: 
issued_total_row = 2426 
issued_total_col = 43579 
Row_Bus_Util =  0.003156 
CoL_Bus_Util = 0.056699 
Either_Row_CoL_Bus_Util = 0.059810 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000761 
queue_avg = 1.629342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89612, Miss = 13344, Miss_rate = 0.149, Pending_hits = 6141, Reservation_fails = 4725
L2_cache_bank[1]: Access = 71956, Miss = 15280, Miss_rate = 0.212, Pending_hits = 6942, Reservation_fails = 4043
L2_cache_bank[2]: Access = 84840, Miss = 15646, Miss_rate = 0.184, Pending_hits = 6495, Reservation_fails = 3846
L2_cache_bank[3]: Access = 71488, Miss = 15280, Miss_rate = 0.214, Pending_hits = 6567, Reservation_fails = 5243
L2_cache_bank[4]: Access = 71328, Miss = 15312, Miss_rate = 0.215, Pending_hits = 6672, Reservation_fails = 3247
L2_cache_bank[5]: Access = 89708, Miss = 13276, Miss_rate = 0.148, Pending_hits = 6428, Reservation_fails = 5709
L2_cache_bank[6]: Access = 70936, Miss = 15312, Miss_rate = 0.216, Pending_hits = 6261, Reservation_fails = 3340
L2_cache_bank[7]: Access = 85388, Miss = 15654, Miss_rate = 0.183, Pending_hits = 6877, Reservation_fails = 4605
L2_cache_bank[8]: Access = 88674, Miss = 13252, Miss_rate = 0.149, Pending_hits = 6162, Reservation_fails = 4767
L2_cache_bank[9]: Access = 71632, Miss = 15272, Miss_rate = 0.213, Pending_hits = 6791, Reservation_fails = 4056
L2_cache_bank[10]: Access = 84926, Miss = 15610, Miss_rate = 0.184, Pending_hits = 6696, Reservation_fails = 3596
L2_cache_bank[11]: Access = 70752, Miss = 15248, Miss_rate = 0.216, Pending_hits = 6178, Reservation_fails = 3379
L2_total_cache_accesses = 951240
L2_total_cache_misses = 178486
L2_total_cache_miss_rate = 0.1876
L2_total_cache_pending_hits = 78210
L2_total_cache_reservation_fails = 50556
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 130322
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1631
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23174
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4834
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 534
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42288
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1602
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753772
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 167294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1889
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6379
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42287
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=951240
icnt_total_pkts_simt_to_mem=363288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.2022
	minimum = 5
	maximum = 310
Network latency average = 49.4121
	minimum = 5
	maximum = 302
Slowest packet = 1110367
Flit latency average = 46.7353
	minimum = 5
	maximum = 302
Slowest flit = 1185488
Fragmentation average = 0.00820736
	minimum = 0
	maximum = 279
Injected packet rate average = 0.211166
	minimum = 0.0791357 (at node 7)
	maximum = 0.57074 (at node 22)
Accepted packet rate average = 0.211166
	minimum = 0.0534892 (at node 23)
	maximum = 0.306482 (at node 5)
Injected flit rate average = 0.225357
	minimum = 0.10464 (at node 7)
	maximum = 0.57074 (at node 22)
Accepted flit rate average= 0.225357
	minimum = 0.0731846 (at node 23)
	maximum = 0.306482 (at node 5)
Injected packet length average = 1.0672
Accepted packet length average = 1.0672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.222 (18 samples)
	minimum = 5 (18 samples)
	maximum = 273.167 (18 samples)
Network latency average = 19.1456 (18 samples)
	minimum = 5 (18 samples)
	maximum = 270.389 (18 samples)
Flit latency average = 18.4054 (18 samples)
	minimum = 5 (18 samples)
	maximum = 269.722 (18 samples)
Fragmentation average = 0.000862545 (18 samples)
	minimum = 0 (18 samples)
	maximum = 52.1667 (18 samples)
Injected packet rate average = 0.0790152 (18 samples)
	minimum = 0.0302541 (18 samples)
	maximum = 0.199924 (18 samples)
Accepted packet rate average = 0.0790152 (18 samples)
	minimum = 0.0305911 (18 samples)
	maximum = 0.117155 (18 samples)
Injected flit rate average = 0.0843841 (18 samples)
	minimum = 0.0395704 (18 samples)
	maximum = 0.200092 (18 samples)
Accepted flit rate average = 0.0843841 (18 samples)
	minimum = 0.0415612 (18 samples)
	maximum = 0.117155 (18 samples)
Injected packet size average = 1.06795 (18 samples)
Accepted packet size average = 1.06795 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 55 sec (235 sec)
gpgpu_simulation_rate = 510338 (inst/sec)
gpgpu_simulation_rate = 2477 (cycle/sec)
gpgpu_silicon_slowdown = 282599x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 29522
gpu_sim_insn = 19880
gpu_ipc =       0.6734
gpu_tot_sim_cycle = 611808
gpu_tot_sim_insn = 119949368
gpu_tot_ipc =     196.0572
gpu_tot_issued_cta = 5069
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.8132% 
max_total_param_size = 0
gpu_stall_dramfull = 57829
gpu_stall_icnt2sh    = 146362
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4571
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8222
L2_BW  =       0.1077 GB/Sec
L2_BW_total  =      34.8328 GB/Sec
gpu_total_sim_rate=506115

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1955030
	L1I_total_cache_misses = 24730
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18954
L1D_cache:
	L1D_cache_core[0]: Access = 21907, Miss = 12879, Miss_rate = 0.588, Pending_hits = 1477, Reservation_fails = 8264
	L1D_cache_core[1]: Access = 22083, Miss = 13009, Miss_rate = 0.589, Pending_hits = 1361, Reservation_fails = 6423
	L1D_cache_core[2]: Access = 22020, Miss = 12921, Miss_rate = 0.587, Pending_hits = 1175, Reservation_fails = 6517
	L1D_cache_core[3]: Access = 21971, Miss = 13138, Miss_rate = 0.598, Pending_hits = 1331, Reservation_fails = 5102
	L1D_cache_core[4]: Access = 21812, Miss = 12767, Miss_rate = 0.585, Pending_hits = 1359, Reservation_fails = 4845
	L1D_cache_core[5]: Access = 21669, Miss = 13103, Miss_rate = 0.605, Pending_hits = 1266, Reservation_fails = 7159
	L1D_cache_core[6]: Access = 21477, Miss = 12524, Miss_rate = 0.583, Pending_hits = 1386, Reservation_fails = 5888
	L1D_cache_core[7]: Access = 21605, Miss = 12525, Miss_rate = 0.580, Pending_hits = 1815, Reservation_fails = 7371
	L1D_cache_core[8]: Access = 21731, Miss = 13023, Miss_rate = 0.599, Pending_hits = 1386, Reservation_fails = 8623
	L1D_cache_core[9]: Access = 21925, Miss = 12971, Miss_rate = 0.592, Pending_hits = 1381, Reservation_fails = 5957
	L1D_cache_core[10]: Access = 21700, Miss = 12858, Miss_rate = 0.593, Pending_hits = 1316, Reservation_fails = 7086
	L1D_cache_core[11]: Access = 22068, Miss = 12960, Miss_rate = 0.587, Pending_hits = 1267, Reservation_fails = 6286
	L1D_cache_core[12]: Access = 21413, Miss = 12965, Miss_rate = 0.605, Pending_hits = 1370, Reservation_fails = 7199
	L1D_cache_core[13]: Access = 21861, Miss = 12809, Miss_rate = 0.586, Pending_hits = 1576, Reservation_fails = 6368
	L1D_cache_core[14]: Access = 21508, Miss = 12944, Miss_rate = 0.602, Pending_hits = 1317, Reservation_fails = 6170
	L1D_total_cache_accesses = 326750
	L1D_total_cache_misses = 193396
	L1D_total_cache_miss_rate = 0.5919
	L1D_total_cache_pending_hits = 20783
	L1D_total_cache_reservation_fails = 99258
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 118965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 188459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 118875
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1930300
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24730
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18954
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 243088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 118965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83662
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1955030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 90329
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 75
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8792
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 62
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18954
ctas_completed 5069, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16602, 13653, 6417, 6417, 6417, 6417, 6417, 6417, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5766, 5766, 5766, 5766, 5766, 5766, 5766, 5766, 
gpgpu_n_tot_thrd_icount = 123704736
gpgpu_n_tot_w_icount = 3865773
gpgpu_n_stall_shd_mem = 208830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188459
gpgpu_n_mem_write_global = 83662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889408
gpgpu_n_store_insn = 1338592
gpgpu_n_shmem_insn = 43693064
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10486
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:762695	W0_Idle:3792823	W0_Scoreboard:4039169	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:203786	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1949841	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1507672 {8:188459,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6023664 {72:83662,}
traffic_breakdown_coretomem[INST_ACC_R] = 60384 {8:7548,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30153440 {40:753836,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338592 {8:167324,}
traffic_breakdown_memtocore[INST_ACC_R] = 1207680 {40:30192,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 61 
mrq_lat_table:69852 	25248 	17404 	19208 	31403 	27081 	16514 	4436 	1573 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	525541 	348363 	46618 	668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6999 	417 	127 	247799 	11930 	9495 	2364 	552 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	97172 	130676 	129530 	168352 	299544 	95704 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	500 	187 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     23603     15629     17862     17929     19027     19144     21141     21203     22165     22447     24335     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     21186     17904     18619     19138     18710     21190     21140     22393     22160     24490     24334     25659     25474 
dram[4]:     12002     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     21964     15629     18189     17903     18765     19138     21144     21188     22179     22388     24346     24488     25472     25657 
average row accesses per activate:
dram[0]: 10.988764 24.791208 13.608392 46.612244 11.174359 29.929411 13.743750 27.717173 11.528205 29.642105 15.648648 43.560001 26.122807 80.695656 42.424244 168.727280 
dram[1]: 25.840910 26.232557 39.912281 34.606060 21.380165 29.929411 21.604650 28.884211 18.155279 26.317757 24.868132 41.884617 45.224998 88.380951 80.869568 168.727280 
dram[2]: 26.000000 11.304598 42.148148 13.462069 26.206186 12.202248 27.636364 13.849056 32.000000 11.712042 39.228069 15.062500 92.900002 25.152542 168.727280 39.828571 
dram[3]: 26.302326 24.760870 35.015385 40.750000 27.934067 21.487604 28.206186 22.764227 26.566038 18.136646 43.000000 25.321838 84.454544 45.625000 168.727280 80.826088 
dram[4]: 11.281610 27.341463 14.601503 43.094341 11.331579 29.356321 13.961783 28.288660 11.614583 32.367817 17.272728 38.892857 24.783333 88.380951 51.629631 168.727280 
dram[5]: 25.322222 29.972973 40.553570 36.253967 21.806723 28.696629 21.820312 30.831461 18.339622 25.834862 28.038462 44.448978 39.630436 80.695656 73.959999 168.727280 
average row locality = 212846/8341 = 25.518044
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       537       720       613       808       682       912       707       960       736      1024       574       804       452       640       434       640 
dram[1]:       713       720       803       808       907       912       962       960      1026      1024       811       804       632       640       637       640 
dram[2]:       716       545       808       613       908       688       960       707      1024       735       824       554       644       452       640       433 
dram[3]:       716       720       808       802       908       916       960       962      1024      1026       824       790       644       633       640       636 
dram[4]:       541       724       613       808       678       916       710       960       735      1024       566       804       456       640       431       640 
dram[5]:       717       724       798       808       913       916       961       960      1026      1024       787       804       636       640       635       640 
total dram writes = 72737
bank skew: 1026/431 = 2.38
chip skew: 13009/11243 = 1.16
average mf latency per bank:
dram[0]:       7312      3161      6172      3030      5679      3048      5919      3119      4714      1714      4425      1671      4596      1513      5118      1559
dram[1]:       4648      3097      4261      2984      4458      2972      4669      3043      2965      1687      3093      1644      2912      1631      2991      1577
dram[2]:       3192      6969      2962      6350      2975      5467      3027      5729      1701      4421      1631      4328      1542      4200      1558      4815
dram[3]:       3185      4182      2992      4046      3028      4105      3019      4596      1659      2908      1623      3032      1604      2651      1544      2715
dram[4]:       8087      3134      6799      3092      5862      3030      5780      3106      4629      1678      4328      1692      4576      1567      5359      1593
dram[5]:       4501      3123      4134      3068      4101      2962      4313      3069      2805      1659      2975      1612      2793      1613      2989      1594
maximum mf latency per bank:
dram[0]:        761       486       919       550      1005       907      1197       831       939      1042       678       977       616       473       654       519
dram[1]:        777       446       870       507       896       794       996       768       993      1051      1063      1134       742       505       813       445
dram[2]:        482       684       590       980       708      1016       639      1182      1011       954       958       772       489       587       453       608
dram[3]:        475       749       488       727       958       926       723       962       997       977      1130      1054       451       650       477       713
dram[4]:        748       474       930       612       955       883      1116       723       958      1036       637       992       719       501       733       492
dram[5]:        756       496       718       513      1022       948       971       852       964       974       972      1087       790       457       798       469
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807569 n_nop=765446 n_act=1586 n_pre=1570 n_ref_event=94701154270800 n_req=33688 n_rd=27778 n_rd_L2_A=0 n_write=0 n_wr_bk=11243 bw_util=0.09664
n_activity=159181 dram_eff=0.4903
bk0: 1662a 790811i bk1: 1896a 791134i bk2: 1598a 792311i bk3: 1880a 791221i bk4: 1784a 790157i bk5: 2088a 788558i bk6: 1790a 791233i bk7: 2264a 789679i bk8: 1826a 788433i bk9: 2304a 787125i bk10: 1426a 793029i bk11: 1776a 790865i bk12: 1244a 796911i bk13: 1536a 794378i bk14: 1168a 797704i bk15: 1536a 795756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953247
Row_Buffer_Locality_read = 0.976708
Row_Buffer_Locality_write = 0.842978
Bank_Level_Parallism = 2.074709
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.178107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.096638 
total_CMD = 807569 
util_bw = 78042 
Wasted_Col = 50373 
Wasted_Row = 10723 
Idle = 668431 

BW Util Bottlenecks: 
RCDc_limit = 6375 
RCDWRc_limit = 4567 
WTRc_limit = 11035 
RTWc_limit = 36431 
CCDLc_limit = 35129 
rwq = 0 
CCDLc_limit_alone = 21244 
WTRc_limit_alone = 8798 
RTWc_limit_alone = 24783 

Commands details: 
total_CMD = 807569 
n_nop = 765446 
Read = 27778 
Write = 0 
L2_Alloc = 0 
L2_WB = 11243 
n_act = 1586 
n_pre = 1570 
n_ref = 94701154270800 
n_req = 33688 
total_req = 39021 

Dual Bus Interface Util: 
issued_total_row = 3156 
issued_total_col = 39021 
Row_Bus_Util =  0.003908 
CoL_Bus_Util = 0.048319 
Either_Row_CoL_Bus_Util = 0.052160 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.001282 
queue_avg = 1.228753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807569 n_nop=761423 n_act=1247 n_pre=1231 n_ref_event=4560869750798743682 n_req=37312 n_rd=30716 n_rd_L2_A=0 n_write=0 n_wr_bk=12999 bw_util=0.1083
n_activity=162667 dram_eff=0.5375
bk0: 1912a 789264i bk1: 1896a 790035i bk2: 1868a 789524i bk3: 1880a 790875i bk4: 2122a 785467i bk5: 2088a 787026i bk6: 2288a 787309i bk7: 2264a 786976i bk8: 2384a 783763i bk9: 2304a 785672i bk10: 1842a 789242i bk11: 1776a 790932i bk12: 1488a 792395i bk13: 1536a 792107i bk14: 1532a 794467i bk15: 1536a 795349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966954
Row_Buffer_Locality_read = 0.983429
Row_Buffer_Locality_write = 0.890236
Bank_Level_Parallism = 2.273179
Bank_Level_Parallism_Col = 2.268905
Bank_Level_Parallism_Ready = 1.214134
write_to_read_ratio_blp_rw_average = 0.523850
GrpLevelPara = 1.593755 

BW Util details:
bwutil = 0.108263 
total_CMD = 807569 
util_bw = 87430 
Wasted_Col = 50165 
Wasted_Row = 8183 
Idle = 661791 

BW Util Bottlenecks: 
RCDc_limit = 4795 
RCDWRc_limit = 3245 
WTRc_limit = 11922 
RTWc_limit = 40622 
CCDLc_limit = 37326 
rwq = 0 
CCDLc_limit_alone = 21843 
WTRc_limit_alone = 9408 
RTWc_limit_alone = 27653 

Commands details: 
total_CMD = 807569 
n_nop = 761423 
Read = 30716 
Write = 0 
L2_Alloc = 0 
L2_WB = 12999 
n_act = 1247 
n_pre = 1231 
n_ref = 4560869750798743682 
n_req = 37312 
total_req = 43715 

Dual Bus Interface Util: 
issued_total_row = 2478 
issued_total_col = 43715 
Row_Bus_Util =  0.003068 
CoL_Bus_Util = 0.054132 
Either_Row_CoL_Bus_Util = 0.057142 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001019 
queue_avg = 1.537476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53748
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807569 n_nop=765463 n_act=1580 n_pre=1564 n_ref_event=0 n_req=33677 n_rd=27764 n_rd_L2_A=0 n_write=0 n_wr_bk=11251 bw_util=0.09662
n_activity=159223 dram_eff=0.4901
bk0: 1904a 791440i bk1: 1668a 791018i bk2: 1872a 791362i bk3: 1604a 791557i bk4: 2088a 789145i bk5: 1774a 790025i bk6: 2256a 788936i bk7: 1794a 790382i bk8: 2304a 787681i bk9: 1818a 789120i bk10: 1824a 791398i bk11: 1384a 793031i bk12: 1536a 793507i bk13: 1240a 796617i bk14: 1536a 796019i bk15: 1162a 797920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953499
Row_Buffer_Locality_read = 0.976840
Row_Buffer_Locality_write = 0.843903
Bank_Level_Parallism = 2.077391
Bank_Level_Parallism_Col = 2.058704
Bank_Level_Parallism_Ready = 1.180298
write_to_read_ratio_blp_rw_average = 0.516735
GrpLevelPara = 1.497522 

BW Util details:
bwutil = 0.096623 
total_CMD = 807569 
util_bw = 78030 
Wasted_Col = 50542 
Wasted_Row = 10515 
Idle = 668482 

BW Util Bottlenecks: 
RCDc_limit = 6447 
RCDWRc_limit = 4444 
WTRc_limit = 10392 
RTWc_limit = 37102 
CCDLc_limit = 34847 
rwq = 0 
CCDLc_limit_alone = 20834 
WTRc_limit_alone = 8260 
RTWc_limit_alone = 25221 

Commands details: 
total_CMD = 807569 
n_nop = 765463 
Read = 27764 
Write = 0 
L2_Alloc = 0 
L2_WB = 11251 
n_act = 1580 
n_pre = 1564 
n_ref = 0 
n_req = 33677 
total_req = 39015 

Dual Bus Interface Util: 
issued_total_row = 3144 
issued_total_col = 39015 
Row_Bus_Util =  0.003893 
CoL_Bus_Util = 0.048312 
Either_Row_CoL_Bus_Util = 0.052139 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001259 
queue_avg = 1.193501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1935
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807569 n_nop=761366 n_act=1248 n_pre=1232 n_ref_event=13984 n_req=37349 n_rd=30748 n_rd_L2_A=0 n_write=0 n_wr_bk=13009 bw_util=0.1084
n_activity=163759 dram_eff=0.5344
bk0: 1904a 789510i bk1: 1912a 789969i bk2: 1872a 790992i bk3: 1876a 790427i bk4: 2088a 786628i bk5: 2130a 786449i bk6: 2256a 788348i bk7: 2300a 787018i bk8: 2304a 785853i bk9: 2382a 783153i bk10: 1824a 790622i bk11: 1794a 788749i bk12: 1536a 793105i bk13: 1502a 792099i bk14: 1536a 795139i bk15: 1532a 793638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966987
Row_Buffer_Locality_read = 0.983446
Row_Buffer_Locality_write = 0.890320
Bank_Level_Parallism = 2.259643
Bank_Level_Parallism_Col = 2.255959
Bank_Level_Parallism_Ready = 1.216131
write_to_read_ratio_blp_rw_average = 0.526201
GrpLevelPara = 1.597758 

BW Util details:
bwutil = 0.108367 
total_CMD = 807569 
util_bw = 87514 
Wasted_Col = 50475 
Wasted_Row = 8222 
Idle = 661358 

BW Util Bottlenecks: 
RCDc_limit = 4923 
RCDWRc_limit = 3248 
WTRc_limit = 11641 
RTWc_limit = 40823 
CCDLc_limit = 37007 
rwq = 0 
CCDLc_limit_alone = 21833 
WTRc_limit_alone = 9288 
RTWc_limit_alone = 28002 

Commands details: 
total_CMD = 807569 
n_nop = 761366 
Read = 30748 
Write = 0 
L2_Alloc = 0 
L2_WB = 13009 
n_act = 1248 
n_pre = 1232 
n_ref = 13984 
n_req = 37349 
total_req = 43757 

Dual Bus Interface Util: 
issued_total_row = 2480 
issued_total_col = 43757 
Row_Bus_Util =  0.003071 
CoL_Bus_Util = 0.054184 
Either_Row_CoL_Bus_Util = 0.057212 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000736 
queue_avg = 1.534540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807569 n_nop=765618 n_act=1541 n_pre=1525 n_ref_event=0 n_req=33601 n_rd=27690 n_rd_L2_A=0 n_write=0 n_wr_bk=11246 bw_util=0.09643
n_activity=157343 dram_eff=0.4949
bk0: 1666a 790321i bk1: 1880a 790718i bk2: 1592a 792058i bk3: 1880a 791271i bk4: 1760a 790368i bk5: 2096a 788347i bk6: 1780a 791375i bk7: 2264a 789345i bk8: 1812a 788721i bk9: 2304a 787848i bk10: 1404a 793628i bk11: 1776a 790665i bk12: 1240a 795913i bk13: 1536a 794022i bk14: 1164a 798354i bk15: 1536a 796121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954585
Row_Buffer_Locality_read = 0.977681
Row_Buffer_Locality_write = 0.846388
Bank_Level_Parallism = 2.094609
Bank_Level_Parallism_Col = 2.075621
Bank_Level_Parallism_Ready = 1.169621
write_to_read_ratio_blp_rw_average = 0.522821
GrpLevelPara = 1.507134 

BW Util details:
bwutil = 0.096428 
total_CMD = 807569 
util_bw = 77872 
Wasted_Col = 49983 
Wasted_Row = 10043 
Idle = 669671 

BW Util Bottlenecks: 
RCDc_limit = 6213 
RCDWRc_limit = 4380 
WTRc_limit = 10087 
RTWc_limit = 37823 
CCDLc_limit = 35011 
rwq = 0 
CCDLc_limit_alone = 20898 
WTRc_limit_alone = 8061 
RTWc_limit_alone = 25736 

Commands details: 
total_CMD = 807569 
n_nop = 765618 
Read = 27690 
Write = 0 
L2_Alloc = 0 
L2_WB = 11246 
n_act = 1541 
n_pre = 1525 
n_ref = 0 
n_req = 33601 
total_req = 38936 

Dual Bus Interface Util: 
issued_total_row = 3066 
issued_total_col = 38936 
Row_Bus_Util =  0.003797 
CoL_Bus_Util = 0.048214 
Either_Row_CoL_Bus_Util = 0.051947 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001216 
queue_avg = 1.215303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2153
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807569 n_nop=761553 n_act=1223 n_pre=1207 n_ref_event=94701156861968 n_req=37219 n_rd=30632 n_rd_L2_A=0 n_write=0 n_wr_bk=12989 bw_util=0.108
n_activity=161473 dram_eff=0.5403
bk0: 1914a 789783i bk1: 1856a 790781i bk2: 1868a 790350i bk3: 1880a 790601i bk4: 2126a 786275i bk5: 2096a 787008i bk6: 2294a 787377i bk7: 2264a 786994i bk8: 2378a 784311i bk9: 2304a 785286i bk10: 1782a 789234i bk11: 1776a 789574i bk12: 1498a 792422i bk13: 1536a 792234i bk14: 1524a 794135i bk15: 1536a 795912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967543
Row_Buffer_Locality_read = 0.984167
Row_Buffer_Locality_write = 0.890238
Bank_Level_Parallism = 2.283318
Bank_Level_Parallism_Col = 2.271659
Bank_Level_Parallism_Ready = 1.219608
write_to_read_ratio_blp_rw_average = 0.523910
GrpLevelPara = 1.607841 

BW Util details:
bwutil = 0.108030 
total_CMD = 807569 
util_bw = 87242 
Wasted_Col = 49575 
Wasted_Row = 7538 
Idle = 663214 

BW Util Bottlenecks: 
RCDc_limit = 4628 
RCDWRc_limit = 3267 
WTRc_limit = 12213 
RTWc_limit = 39600 
CCDLc_limit = 36487 
rwq = 0 
CCDLc_limit_alone = 21437 
WTRc_limit_alone = 9656 
RTWc_limit_alone = 27107 

Commands details: 
total_CMD = 807569 
n_nop = 761553 
Read = 30632 
Write = 0 
L2_Alloc = 0 
L2_WB = 12989 
n_act = 1223 
n_pre = 1207 
n_ref = 94701156861968 
n_req = 37219 
total_req = 43621 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 43621 
Row_Bus_Util =  0.003009 
CoL_Bus_Util = 0.054015 
Either_Row_CoL_Bus_Util = 0.056981 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000761 
queue_avg = 1.550825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89620, Miss = 13344, Miss_rate = 0.149, Pending_hits = 6141, Reservation_fails = 4725
L2_cache_bank[1]: Access = 71956, Miss = 15280, Miss_rate = 0.212, Pending_hits = 6942, Reservation_fails = 4043
L2_cache_bank[2]: Access = 84882, Miss = 15678, Miss_rate = 0.185, Pending_hits = 6495, Reservation_fails = 3846
L2_cache_bank[3]: Access = 71488, Miss = 15280, Miss_rate = 0.214, Pending_hits = 6567, Reservation_fails = 5243
L2_cache_bank[4]: Access = 71336, Miss = 15320, Miss_rate = 0.215, Pending_hits = 6672, Reservation_fails = 3247
L2_cache_bank[5]: Access = 89708, Miss = 13276, Miss_rate = 0.148, Pending_hits = 6428, Reservation_fails = 5709
L2_cache_bank[6]: Access = 70944, Miss = 15320, Miss_rate = 0.216, Pending_hits = 6261, Reservation_fails = 3340
L2_cache_bank[7]: Access = 85418, Miss = 15674, Miss_rate = 0.183, Pending_hits = 6877, Reservation_fails = 4605
L2_cache_bank[8]: Access = 88682, Miss = 13260, Miss_rate = 0.150, Pending_hits = 6162, Reservation_fails = 4767
L2_cache_bank[9]: Access = 71632, Miss = 15272, Miss_rate = 0.213, Pending_hits = 6791, Reservation_fails = 4056
L2_cache_bank[10]: Access = 84964, Miss = 15638, Miss_rate = 0.184, Pending_hits = 6696, Reservation_fails = 3596
L2_cache_bank[11]: Access = 70752, Miss = 15248, Miss_rate = 0.216, Pending_hits = 6178, Reservation_fails = 3379
L2_total_cache_accesses = 951382
L2_total_cache_misses = 178590
L2_total_cache_miss_rate = 0.1877
L2_total_cache_pending_hits = 78210
L2_total_cache_reservation_fails = 50556
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 130370
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1631
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23182
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4834
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 544
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42288
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1632
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 167324
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1889
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6379
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42287
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=951382
icnt_total_pkts_simt_to_mem=363346
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1231017
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1314528
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000232093
	minimum = 0 (at node 0)
	maximum = 0.00145654 (at node 8)
Accepted packet rate average = 0.000232093
	minimum = 0 (at node 0)
	maximum = 0.00480997 (at node 8)
Injected flit rate average = 0.000250911
	minimum = 0 (at node 0)
	maximum = 0.00196464 (at node 8)
Accepted flit rate average= 0.000250911
	minimum = 0 (at node 0)
	maximum = 0.00480997 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4367 (19 samples)
	minimum = 5 (19 samples)
	maximum = 259.421 (19 samples)
Network latency average = 18.4053 (19 samples)
	minimum = 5 (19 samples)
	maximum = 256.474 (19 samples)
Flit latency average = 17.6998 (19 samples)
	minimum = 5 (19 samples)
	maximum = 255.789 (19 samples)
Fragmentation average = 0.000817148 (19 samples)
	minimum = 0 (19 samples)
	maximum = 49.4211 (19 samples)
Injected packet rate average = 0.0748688 (19 samples)
	minimum = 0.0286618 (19 samples)
	maximum = 0.189478 (19 samples)
Accepted packet rate average = 0.0748688 (19 samples)
	minimum = 0.028981 (19 samples)
	maximum = 0.111242 (19 samples)
Injected flit rate average = 0.0799561 (19 samples)
	minimum = 0.0374877 (19 samples)
	maximum = 0.189664 (19 samples)
Accepted flit rate average = 0.0799561 (19 samples)
	minimum = 0.0393738 (19 samples)
	maximum = 0.111242 (19 samples)
Injected packet size average = 1.06795 (19 samples)
Accepted packet size average = 1.06795 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 57 sec (237 sec)
gpgpu_simulation_rate = 506115 (inst/sec)
gpgpu_simulation_rate = 2581 (cycle/sec)
gpgpu_silicon_slowdown = 271212x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (25,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 33780
gpu_sim_insn = 492000
gpu_ipc =      14.5648
gpu_tot_sim_cycle = 645588
gpu_tot_sim_insn = 120441368
gpu_tot_ipc =     186.5607
gpu_tot_issued_cta = 5094
gpu_occupancy = 3.4723% 
gpu_tot_occupancy = 35.2322% 
max_total_param_size = 0
gpu_stall_dramfull = 57829
gpu_stall_icnt2sh    = 146362
partiton_level_parallism =       0.0879
partiton_level_parallism_total  =       0.4378
partiton_level_parallism_util =       1.1137
partiton_level_parallism_util_total  =       1.8101
L2_BW  =       6.8447 GB/Sec
L2_BW_total  =      33.3683 GB/Sec
gpu_total_sim_rate=497691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1970280
	L1I_total_cache_misses = 26552
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18954
L1D_cache:
	L1D_cache_core[0]: Access = 22065, Miss = 12959, Miss_rate = 0.587, Pending_hits = 1493, Reservation_fails = 8264
	L1D_cache_core[1]: Access = 22241, Miss = 13089, Miss_rate = 0.589, Pending_hits = 1377, Reservation_fails = 6423
	L1D_cache_core[2]: Access = 22178, Miss = 13001, Miss_rate = 0.586, Pending_hits = 1191, Reservation_fails = 6517
	L1D_cache_core[3]: Access = 22129, Miss = 13218, Miss_rate = 0.597, Pending_hits = 1347, Reservation_fails = 5102
	L1D_cache_core[4]: Access = 21891, Miss = 12815, Miss_rate = 0.585, Pending_hits = 1359, Reservation_fails = 4845
	L1D_cache_core[5]: Access = 21748, Miss = 13151, Miss_rate = 0.605, Pending_hits = 1266, Reservation_fails = 7159
	L1D_cache_core[6]: Access = 21556, Miss = 12572, Miss_rate = 0.583, Pending_hits = 1386, Reservation_fails = 5888
	L1D_cache_core[7]: Access = 21684, Miss = 12573, Miss_rate = 0.580, Pending_hits = 1815, Reservation_fails = 7371
	L1D_cache_core[8]: Access = 21810, Miss = 13071, Miss_rate = 0.599, Pending_hits = 1386, Reservation_fails = 8623
	L1D_cache_core[9]: Access = 22083, Miss = 13035, Miss_rate = 0.590, Pending_hits = 1389, Reservation_fails = 5957
	L1D_cache_core[10]: Access = 21858, Miss = 12938, Miss_rate = 0.592, Pending_hits = 1332, Reservation_fails = 7086
	L1D_cache_core[11]: Access = 22226, Miss = 13040, Miss_rate = 0.587, Pending_hits = 1283, Reservation_fails = 6286
	L1D_cache_core[12]: Access = 21571, Miss = 13045, Miss_rate = 0.605, Pending_hits = 1386, Reservation_fails = 7199
	L1D_cache_core[13]: Access = 22019, Miss = 12889, Miss_rate = 0.585, Pending_hits = 1592, Reservation_fails = 6368
	L1D_cache_core[14]: Access = 21666, Miss = 13024, Miss_rate = 0.601, Pending_hits = 1333, Reservation_fails = 6170
	L1D_total_cache_accesses = 328725
	L1D_total_cache_misses = 194420
	L1D_total_cache_miss_rate = 0.5914
	L1D_total_cache_pending_hits = 20935
	L1D_total_cache_reservation_fails = 99258
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 119190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 79490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1943728
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26552
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18954
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 244288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 119190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84437
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1970280

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 90329
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 75
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8792
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 62
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18954
ctas_completed 5094, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
17808, 14859, 6417, 6417, 6417, 6417, 6417, 6417, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5766, 5766, 5766, 5766, 5766, 5766, 5766, 5766, 
gpgpu_n_tot_thrd_icount = 124669536
gpgpu_n_tot_w_icount = 3895923
gpgpu_n_stall_shd_mem = 214430
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189483
gpgpu_n_mem_write_global = 84437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3908608
gpgpu_n_store_insn = 1350992
gpgpu_n_shmem_insn = 43852264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3794592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10486
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:768339	W0_Idle:4386065	W0_Scoreboard:4422747	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3644196
single_issue_nums: WS0:1967931	WS1:1927992	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1515864 {8:189483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6079464 {72:84437,}
traffic_breakdown_coretomem[INST_ACC_R] = 69736 {8:8717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30317280 {40:757932,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1350992 {8:168874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1394720 {40:34868,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 60 
mrq_lat_table:71360 	25592 	17433 	19252 	31773 	27158 	16515 	4436 	1573 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	530948 	348602 	46618 	668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8107 	468 	137 	249485 	12043 	9495 	2364 	552 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102468 	131026 	129530 	168352 	299544 	95704 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	533 	191 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     23603     15629     22928     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     22587     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19068     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     22238     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 10.623656 21.866667 13.608392 46.612244 11.174359 29.929411 13.743750 27.717173 11.733334 30.568420 15.648648 43.560001 25.844828 78.250000 42.424244 168.727280 
dram[1]: 23.247524 22.959999 39.288136 34.606060 20.390625 29.929411 20.106382 28.884211 16.653847 27.140186 23.602041 41.884617 45.292683 85.363640 70.481483 168.727280 
dram[2]: 22.940001 11.106742 42.148148 13.462069 26.206186 12.202248 27.636364 13.849056 32.629215 11.921466 39.228069 15.062500 93.900002 24.900000 168.727280 39.828571 
dram[3]: 23.171717 22.615385 35.015385 40.068966 27.934067 20.230770 28.206186 21.088888 27.140186 16.579235 43.000000 24.215054 85.363640 45.756096 168.727280 70.444443 
dram[4]: 11.033520 24.170214 14.601503 43.094341 11.331579 29.356321 13.961783 28.288660 11.803109 33.287357 17.272728 38.892857 24.950001 85.272728 51.629631 168.727280 
dram[5]: 22.428572 26.139534 39.879311 36.253967 20.476562 28.696629 20.285715 30.831461 16.949720 26.568808 26.559525 44.448978 39.872341 78.166664 63.033333 168.727280 
average row locality = 215219/8650 = 24.880810
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       545       736       613       808       682       912       707       960       736      1024       574       804       472       684       434       640 
dram[1]:       749       736       825       808       929       912       994       960      1063      1024       820       804       664       684       659       640 
dram[2]:       732       549       808       613       908       688       960       707      1024       735       824       554       684       472       640       433 
dram[3]:       732       756       808       822       908       944       960       992      1024      1065       824       798       684       670       640       658 
dram[4]:       549       736       613       808       678       916       710       960       735      1024       566       804       476       680       431       640 
dram[5]:       757       736       818       808       941       916       991       960      1065      1024       793       804       674       680       655       640 
total dram writes = 73806
bank skew: 1065/431 = 2.47
chip skew: 13285/11326 = 1.17
average mf latency per bank:
dram[0]:       7204      3092      6172      3030      5679      3048      5919      3119      4747      1765      4425      1671      4401      1416      5118      1559
dram[1]:       4447      3030      4168      2984      4369      2972      4536      3043      2951      1739      3085      1644      2796      1526      2917      1577
dram[2]:       3122      6918      2962      6350      2975      5467      3027      5729      1752      4455      1631      4328      1452      4022      1558      4815
dram[3]:       3115      4005      2992      3968      3028      3999      3019      4475      1711      2883      1623      3028      1510      2529      1544      2650
dram[4]:       7969      3083      6799      3092      5862      3030      5780      3106      4669      1727      4328      1692      4384      1475      5359      1593
dram[5]:       4285      3073      4053      3068      3995      2962      4200      3069      2788      1708      2978      1612      2660      1518      2923      1594
maximum mf latency per bank:
dram[0]:        761       486       919       550      1005       907      1197       831       939      1042       678       977       616       473       654       519
dram[1]:        777       446       870       507       896       794       996       768       993      1051      1063      1134       742       505       813       445
dram[2]:        482       684       590       980       708      1016       639      1182      1011       954       958       772       489       587       453       608
dram[3]:        475       749       488       727       958       926       723       962       997       977      1130      1054       451       650       477       713
dram[4]:        748       474       930       612       955       883      1116       723       958      1036       637       992       719       501       733       492
dram[5]:        756       496       718       513      1022       948       971       852       964       974       972      1087       790       457       798       469
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852158 n_nop=809723 n_act=1610 n_pre=1594 n_ref_event=94701154270800 n_req=33908 n_rd=27954 n_rd_L2_A=0 n_write=0 n_wr_bk=11331 bw_util=0.0922
n_activity=161195 dram_eff=0.4874
bk0: 1678a 835174i bk1: 1928a 835293i bk2: 1598a 836879i bk3: 1880a 835795i bk4: 1784a 834731i bk5: 2088a 833137i bk6: 1790a 835819i bk7: 2264a 834267i bk8: 1866a 832971i bk9: 2392a 831611i bk10: 1426a 837622i bk11: 1776a 835458i bk12: 1244a 841280i bk13: 1536a 838470i bk14: 1168a 842304i bk15: 1536a 840357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952843
Row_Buffer_Locality_read = 0.976461
Row_Buffer_Locality_write = 0.841955
Bank_Level_Parallism = 2.065567
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.176913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.092201 
total_CMD = 852158 
util_bw = 78570 
Wasted_Col = 51040 
Wasted_Row = 11026 
Idle = 711522 

BW Util Bottlenecks: 
RCDc_limit = 6507 
RCDWRc_limit = 4649 
WTRc_limit = 11035 
RTWc_limit = 36807 
CCDLc_limit = 35431 
rwq = 0 
CCDLc_limit_alone = 21418 
WTRc_limit_alone = 8798 
RTWc_limit_alone = 25031 

Commands details: 
total_CMD = 852158 
n_nop = 809723 
Read = 27954 
Write = 0 
L2_Alloc = 0 
L2_WB = 11331 
n_act = 1610 
n_pre = 1594 
n_ref = 94701154270800 
n_req = 33908 
total_req = 39285 

Dual Bus Interface Util: 
issued_total_row = 3204 
issued_total_col = 39285 
Row_Bus_Util =  0.003760 
CoL_Bus_Util = 0.046101 
Either_Row_CoL_Bus_Util = 0.049797 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001273 
queue_avg = 1.166134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 645641 -   mf: uid=3447415, sid4294967295:w4294967295, part=1, addr=0xc00df980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (645541), 
Ready @ 645650 -   mf: uid=3447417, sid4294967295:w4294967295, part=1, addr=0xc007f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (645550), 
Ready @ 645673 -   mf: uid=3447419, sid4294967295:w4294967295, part=1, addr=0xc00f7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (645573), 
Ready @ 645678 -   mf: uid=3447420, sid4294967295:w4294967295, part=1, addr=0xc0037980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (645578), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852158 n_nop=805135 n_act=1329 n_pre=1313 n_ref_event=4560869750798743682 n_req=37899 n_rd=31160 n_rd_L2_A=0 n_write=0 n_wr_bk=13271 bw_util=0.1043
n_activity=168030 dram_eff=0.5288
bk0: 1968a 833194i bk1: 1928a 834187i bk2: 1900a 833863i bk3: 1880a 835457i bk4: 2134a 829748i bk5: 2088a 831608i bk6: 2320a 831333i bk7: 2264a 831566i bk8: 2468a 827480i bk9: 2392a 830098i bk10: 1886a 833573i bk11: 1776a 835490i bk12: 1520a 836630i bk13: 1536a 836215i bk14: 1564a 838791i bk15: 1536a 839945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965303
Row_Buffer_Locality_read = 0.982734
Row_Buffer_Locality_write = 0.884701
Bank_Level_Parallism = 2.246952
Bank_Level_Parallism_Col = 2.246681
Bank_Level_Parallism_Ready = 1.210852
write_to_read_ratio_blp_rw_average = 0.526378
GrpLevelPara = 1.581625 

BW Util details:
bwutil = 0.104279 
total_CMD = 852158 
util_bw = 88862 
Wasted_Col = 51917 
Wasted_Row = 9086 
Idle = 702293 

BW Util Bottlenecks: 
RCDc_limit = 5112 
RCDWRc_limit = 3561 
WTRc_limit = 12021 
RTWc_limit = 41577 
CCDLc_limit = 38045 
rwq = 0 
CCDLc_limit_alone = 22279 
WTRc_limit_alone = 9496 
RTWc_limit_alone = 28336 

Commands details: 
total_CMD = 852158 
n_nop = 805135 
Read = 31160 
Write = 0 
L2_Alloc = 0 
L2_WB = 13271 
n_act = 1329 
n_pre = 1313 
n_ref = 4560869750798743682 
n_req = 37899 
total_req = 44431 

Dual Bus Interface Util: 
issued_total_row = 2642 
issued_total_col = 44431 
Row_Bus_Util =  0.003100 
CoL_Bus_Util = 0.052139 
Either_Row_CoL_Bus_Util = 0.055181 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001063 
queue_avg = 1.462289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852158 n_nop=809774 n_act=1599 n_pre=1583 n_ref_event=0 n_req=33877 n_rd=27924 n_rd_L2_A=0 n_write=0 n_wr_bk=11331 bw_util=0.09213
n_activity=160997 dram_eff=0.4876
bk0: 1928a 835617i bk1: 1676a 835477i bk2: 1872a 835938i bk3: 1604a 836135i bk4: 2088a 833723i bk5: 1774a 834610i bk6: 2256a 833525i bk7: 1794a 834972i bk8: 2392a 832149i bk9: 1858a 833649i bk10: 1824a 835988i bk11: 1384a 837622i bk12: 1536a 837669i bk13: 1240a 841006i bk14: 1536a 840616i bk15: 1162a 842518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953213
Row_Buffer_Locality_read = 0.976651
Row_Buffer_Locality_write = 0.843272
Bank_Level_Parallism = 2.069278
Bank_Level_Parallism_Col = 2.052113
Bank_Level_Parallism_Ready = 1.179199
write_to_read_ratio_blp_rw_average = 0.517868
GrpLevelPara = 1.493526 

BW Util details:
bwutil = 0.092131 
total_CMD = 852158 
util_bw = 78510 
Wasted_Col = 51138 
Wasted_Row = 10763 
Idle = 711747 

BW Util Bottlenecks: 
RCDc_limit = 6555 
RCDWRc_limit = 4513 
WTRc_limit = 10403 
RTWc_limit = 37448 
CCDLc_limit = 35115 
rwq = 0 
CCDLc_limit_alone = 20980 
WTRc_limit_alone = 8269 
RTWc_limit_alone = 25447 

Commands details: 
total_CMD = 852158 
n_nop = 809774 
Read = 27924 
Write = 0 
L2_Alloc = 0 
L2_WB = 11331 
n_act = 1599 
n_pre = 1583 
n_ref = 0 
n_req = 33877 
total_req = 39255 

Dual Bus Interface Util: 
issued_total_row = 3182 
issued_total_col = 39255 
Row_Bus_Util =  0.003734 
CoL_Bus_Util = 0.046065 
Either_Row_CoL_Bus_Util = 0.049737 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001250 
queue_avg = 1.132533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13253
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 645646 -   mf: uid=3447416, sid4294967295:w4294967295, part=3, addr=0xc00cf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (645546), 
Ready @ 645659 -   mf: uid=3447418, sid4294967295:w4294967295, part=3, addr=0xc00e7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (645559), 
Ready @ 645679 -   mf: uid=3447421, sid4294967295:w4294967295, part=3, addr=0xc009f980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (645579), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852158 n_nop=805074 n_act=1330 n_pre=1314 n_ref_event=13984 n_req=37939 n_rd=31192 n_rd_L2_A=0 n_write=0 n_wr_bk=13285 bw_util=0.1044
n_activity=169289 dram_eff=0.5255
bk0: 1928a 833685i bk1: 1968a 833976i bk2: 1872a 835564i bk3: 1908a 834782i bk4: 2088a 831218i bk5: 2146a 830654i bk6: 2256a 832942i bk7: 2332a 831091i bk8: 2392a 830308i bk9: 2470a 826755i bk10: 1824a 835174i bk11: 1838a 833041i bk12: 1536a 837232i bk13: 1534a 836286i bk14: 1536a 839738i bk15: 1564a 837985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965339
Row_Buffer_Locality_read = 0.982816
Row_Buffer_Locality_write = 0.884541
Bank_Level_Parallism = 2.233807
Bank_Level_Parallism_Col = 2.234164
Bank_Level_Parallism_Ready = 1.212765
write_to_read_ratio_blp_rw_average = 0.529207
GrpLevelPara = 1.586020 

BW Util details:
bwutil = 0.104387 
total_CMD = 852158 
util_bw = 88954 
Wasted_Col = 52244 
Wasted_Row = 9121 
Idle = 701839 

BW Util Bottlenecks: 
RCDc_limit = 5228 
RCDWRc_limit = 3595 
WTRc_limit = 11688 
RTWc_limit = 41817 
CCDLc_limit = 37703 
rwq = 0 
CCDLc_limit_alone = 22246 
WTRc_limit_alone = 9332 
RTWc_limit_alone = 28716 

Commands details: 
total_CMD = 852158 
n_nop = 805074 
Read = 31192 
Write = 0 
L2_Alloc = 0 
L2_WB = 13285 
n_act = 1330 
n_pre = 1314 
n_ref = 13984 
n_req = 37939 
total_req = 44477 

Dual Bus Interface Util: 
issued_total_row = 2644 
issued_total_col = 44477 
Row_Bus_Util =  0.003103 
CoL_Bus_Util = 0.052193 
Either_Row_CoL_Bus_Util = 0.055253 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000786 
queue_avg = 1.458766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45877
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852158 n_nop=809929 n_act=1560 n_pre=1544 n_ref_event=0 n_req=33801 n_rd=27850 n_rd_L2_A=0 n_write=0 n_wr_bk=11326 bw_util=0.09195
n_activity=159059 dram_eff=0.4926
bk0: 1674a 834738i bk1: 1904a 834948i bk2: 1592a 836632i bk3: 1880a 835848i bk4: 1760a 834945i bk5: 2096a 832926i bk6: 1780a 835960i bk7: 2264a 833931i bk8: 1860a 833226i bk9: 2384a 832325i bk10: 1404a 838219i bk11: 1776a 835257i bk12: 1240a 840279i bk13: 1536a 838204i bk14: 1164a 842953i bk15: 1536a 840721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954291
Row_Buffer_Locality_read = 0.977487
Row_Buffer_Locality_write = 0.845740
Bank_Level_Parallism = 2.086781
Bank_Level_Parallism_Col = 2.069096
Bank_Level_Parallism_Ready = 1.168686
write_to_read_ratio_blp_rw_average = 0.523864
GrpLevelPara = 1.503062 

BW Util details:
bwutil = 0.091945 
total_CMD = 852158 
util_bw = 78352 
Wasted_Col = 50567 
Wasted_Row = 10271 
Idle = 712968 

BW Util Bottlenecks: 
RCDc_limit = 6321 
RCDWRc_limit = 4443 
WTRc_limit = 10097 
RTWc_limit = 38161 
CCDLc_limit = 35295 
rwq = 0 
CCDLc_limit_alone = 21057 
WTRc_limit_alone = 8069 
RTWc_limit_alone = 25951 

Commands details: 
total_CMD = 852158 
n_nop = 809929 
Read = 27850 
Write = 0 
L2_Alloc = 0 
L2_WB = 11326 
n_act = 1560 
n_pre = 1544 
n_ref = 0 
n_req = 33801 
total_req = 39176 

Dual Bus Interface Util: 
issued_total_row = 3104 
issued_total_col = 39176 
Row_Bus_Util =  0.003643 
CoL_Bus_Util = 0.045973 
Either_Row_CoL_Bus_Util = 0.049555 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001208 
queue_avg = 1.153322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15332
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852158 n_nop=805276 n_act=1306 n_pre=1290 n_ref_event=94701156861968 n_req=37795 n_rd=31064 n_rd_L2_A=0 n_write=0 n_wr_bk=13262 bw_util=0.104
n_activity=166850 dram_eff=0.5313
bk0: 1970a 833757i bk1: 1880a 835001i bk2: 1900a 834693i bk3: 1880a 835181i bk4: 2138a 830502i bk5: 2096a 831582i bk6: 2326a 831452i bk7: 2264a 831571i bk8: 2470a 827983i bk9: 2384a 829759i bk10: 1822a 833594i bk11: 1776a 834148i bk12: 1530a 836617i bk13: 1536a 836392i bk14: 1556a 838403i bk15: 1536a 840516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965842
Row_Buffer_Locality_read = 0.983518
Row_Buffer_Locality_write = 0.884267
Bank_Level_Parallism = 2.257389
Bank_Level_Parallism_Col = 2.249589
Bank_Level_Parallism_Ready = 1.216231
write_to_read_ratio_blp_rw_average = 0.526804
GrpLevelPara = 1.595615 

BW Util details:
bwutil = 0.104032 
total_CMD = 852158 
util_bw = 88652 
Wasted_Col = 51304 
Wasted_Row = 8379 
Idle = 703823 

BW Util Bottlenecks: 
RCDc_limit = 4929 
RCDWRc_limit = 3622 
WTRc_limit = 12284 
RTWc_limit = 40546 
CCDLc_limit = 37187 
rwq = 0 
CCDLc_limit_alone = 21865 
WTRc_limit_alone = 9722 
RTWc_limit_alone = 27786 

Commands details: 
total_CMD = 852158 
n_nop = 805276 
Read = 31064 
Write = 0 
L2_Alloc = 0 
L2_WB = 13262 
n_act = 1306 
n_pre = 1290 
n_ref = 94701156861968 
n_req = 37795 
total_req = 44326 

Dual Bus Interface Util: 
issued_total_row = 2596 
issued_total_col = 44326 
Row_Bus_Util =  0.003046 
CoL_Bus_Util = 0.052016 
Either_Row_CoL_Bus_Util = 0.055016 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.000853 
queue_avg = 1.473885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47389

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90160, Miss = 13400, Miss_rate = 0.149, Pending_hits = 6205, Reservation_fails = 4954
L2_cache_bank[1]: Access = 72692, Miss = 15400, Miss_rate = 0.212, Pending_hits = 7094, Reservation_fails = 4608
L2_cache_bank[2]: Access = 86530, Miss = 16088, Miss_rate = 0.186, Pending_hits = 6583, Reservation_fails = 4392
L2_cache_bank[3]: Access = 72224, Miss = 15400, Miss_rate = 0.213, Pending_hits = 6751, Reservation_fails = 5938
L2_cache_bank[4]: Access = 71952, Miss = 15432, Miss_rate = 0.214, Pending_hits = 6800, Reservation_fails = 3682
L2_cache_bank[5]: Access = 90188, Miss = 13324, Miss_rate = 0.148, Pending_hits = 6492, Reservation_fails = 5939
L2_cache_bank[6]: Access = 71560, Miss = 15432, Miss_rate = 0.216, Pending_hits = 6397, Reservation_fails = 3797
L2_cache_bank[7]: Access = 87012, Miss = 16104, Miss_rate = 0.185, Pending_hits = 6961, Reservation_fails = 5093
L2_cache_bank[8]: Access = 89178, Miss = 13316, Miss_rate = 0.149, Pending_hits = 6234, Reservation_fails = 4995
L2_cache_bank[9]: Access = 72232, Miss = 15376, Miss_rate = 0.213, Pending_hits = 6919, Reservation_fails = 4513
L2_cache_bank[10]: Access = 86624, Miss = 16054, Miss_rate = 0.185, Pending_hits = 6780, Reservation_fails = 4053
L2_cache_bank[11]: Access = 71352, Miss = 15352, Miss_rate = 0.215, Pending_hits = 6306, Reservation_fails = 3834
L2_total_cache_accesses = 961704
L2_total_cache_misses = 180678
L2_total_cache_miss_rate = 0.1879
L2_total_cache_pending_hits = 79522
L2_total_cache_reservation_fails = 55798
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 509114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 131534
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1767
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27022
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5406
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 610
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 47530
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1830
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757932
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 168874
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34868
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1889
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6379
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 47529
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=961704
icnt_total_pkts_simt_to_mem=367089
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.53394
	minimum = 5
	maximum = 53
Network latency average = 5.51633
	minimum = 5
	maximum = 52
Slowest packet = 1243782
Flit latency average = 5.80228
	minimum = 5
	maximum = 51
Slowest flit = 1328155
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0145714
	minimum = 0.00461812 (at node 8)
	maximum = 0.0491415 (at node 25)
Accepted packet rate average = 0.0145714
	minimum = 0.00384843 (at node 20)
	maximum = 0.0223801 (at node 0)
Injected flit rate average = 0.0154211
	minimum = 0.00553582 (at node 8)
	maximum = 0.0491415 (at node 25)
Accepted flit rate average= 0.0154211
	minimum = 0.0044405 (at node 20)
	maximum = 0.0223801 (at node 0)
Injected packet length average = 1.05831
Accepted packet length average = 1.05831
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7416 (20 samples)
	minimum = 5 (20 samples)
	maximum = 249.1 (20 samples)
Network latency average = 17.7609 (20 samples)
	minimum = 5 (20 samples)
	maximum = 246.25 (20 samples)
Flit latency average = 17.1049 (20 samples)
	minimum = 5 (20 samples)
	maximum = 245.55 (20 samples)
Fragmentation average = 0.00077629 (20 samples)
	minimum = 0 (20 samples)
	maximum = 46.95 (20 samples)
Injected packet rate average = 0.0718539 (20 samples)
	minimum = 0.0274596 (20 samples)
	maximum = 0.182461 (20 samples)
Accepted packet rate average = 0.0718539 (20 samples)
	minimum = 0.0277244 (20 samples)
	maximum = 0.106799 (20 samples)
Injected flit rate average = 0.0767293 (20 samples)
	minimum = 0.0358902 (20 samples)
	maximum = 0.182638 (20 samples)
Accepted flit rate average = 0.0767293 (20 samples)
	minimum = 0.0376271 (20 samples)
	maximum = 0.106799 (20 samples)
Injected packet size average = 1.06785 (20 samples)
Accepted packet size average = 1.06785 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 2 sec (242 sec)
gpgpu_simulation_rate = 497691 (inst/sec)
gpgpu_simulation_rate = 2667 (cycle/sec)
gpgpu_silicon_slowdown = 262467x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (25,25,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 25641
gpu_sim_insn = 14880000
gpu_ipc =     580.3206
gpu_tot_sim_cycle = 671229
gpu_tot_sim_insn = 135321368
gpu_tot_ipc =     201.6024
gpu_tot_issued_cta = 5719
gpu_occupancy = 78.1129% 
gpu_tot_occupancy = 37.5321% 
max_total_param_size = 0
gpu_stall_dramfull = 69172
gpu_stall_icnt2sh    = 168888
partiton_level_parallism =       1.3130
partiton_level_parallism_total  =       0.4713
partiton_level_parallism_util =       1.8992
partiton_level_parallism_util_total  =       1.8192
L2_BW  =     100.1741 GB/Sec
L2_BW_total  =      35.9203 GB/Sec
gpu_total_sim_rate=506821

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2205280
	L1I_total_cache_misses = 28620
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22311
L1D_cache:
	L1D_cache_core[0]: Access = 24753, Miss = 14695, Miss_rate = 0.594, Pending_hits = 1605, Reservation_fails = 9367
	L1D_cache_core[1]: Access = 24929, Miss = 14751, Miss_rate = 0.592, Pending_hits = 1511, Reservation_fails = 7047
	L1D_cache_core[2]: Access = 24802, Miss = 14632, Miss_rate = 0.590, Pending_hits = 1381, Reservation_fails = 7918
	L1D_cache_core[3]: Access = 24817, Miss = 14918, Miss_rate = 0.601, Pending_hits = 1505, Reservation_fails = 6454
	L1D_cache_core[4]: Access = 24579, Miss = 14361, Miss_rate = 0.584, Pending_hits = 1536, Reservation_fails = 5594
	L1D_cache_core[5]: Access = 24500, Miss = 14825, Miss_rate = 0.605, Pending_hits = 1407, Reservation_fails = 8170
	L1D_cache_core[6]: Access = 24180, Miss = 14105, Miss_rate = 0.583, Pending_hits = 1581, Reservation_fails = 7282
	L1D_cache_core[7]: Access = 24180, Miss = 14105, Miss_rate = 0.583, Pending_hits = 2007, Reservation_fails = 8666
	L1D_cache_core[8]: Access = 24498, Miss = 14713, Miss_rate = 0.601, Pending_hits = 1540, Reservation_fails = 9407
	L1D_cache_core[9]: Access = 24707, Miss = 14672, Miss_rate = 0.594, Pending_hits = 1488, Reservation_fails = 7521
	L1D_cache_core[10]: Access = 24610, Miss = 14551, Miss_rate = 0.591, Pending_hits = 1486, Reservation_fails = 7620
	L1D_cache_core[11]: Access = 24850, Miss = 14547, Miss_rate = 0.585, Pending_hits = 1501, Reservation_fails = 6840
	L1D_cache_core[12]: Access = 24259, Miss = 14710, Miss_rate = 0.606, Pending_hits = 1602, Reservation_fails = 9294
	L1D_cache_core[13]: Access = 24643, Miss = 14433, Miss_rate = 0.586, Pending_hits = 1801, Reservation_fails = 7440
	L1D_cache_core[14]: Access = 24418, Miss = 14701, Miss_rate = 0.602, Pending_hits = 1481, Reservation_fails = 6985
	L1D_total_cache_accesses = 368725
	L1D_total_cache_misses = 218719
	L1D_total_cache_miss_rate = 0.5932
	L1D_total_cache_pending_hits = 23432
	L1D_total_cache_reservation_fails = 115605
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 134190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2176660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28620
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22311
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 274288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94437
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2205280

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 103810
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11633
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22311
ctas_completed 5719, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18645, 15696, 7254, 7254, 7254, 7254, 7254, 7254, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 
gpgpu_n_tot_thrd_icount = 139549536
gpgpu_n_tot_w_icount = 4360923
gpgpu_n_stall_shd_mem = 235822
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 213075
gpgpu_n_mem_write_global = 94437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388608
gpgpu_n_store_insn = 1510992
gpgpu_n_shmem_insn = 49292264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11878
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:860598	W0_Idle:4398834	W0_Scoreboard:4616305	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2200431	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1704600 {8:213075,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6799464 {72:94437,}
traffic_breakdown_coretomem[INST_ACC_R] = 70336 {8:8792,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34092000 {40:852300,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1510992 {8:188874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1406720 {40:35168,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 61 
mrq_lat_table:79637 	28390 	19488 	21537 	34812 	29752 	18470 	5014 	2023 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	590287 	393966 	56049 	902 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8151 	487 	137 	279164 	13962 	11039 	2760 	618 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	109927 	147125 	144879 	186875 	343113 	109073 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	555 	216 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     23603     15629     22928     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     22587     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19068     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     22238     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.401070 24.603773 14.524137 51.058823 11.873096 32.919540 13.840237 26.198277 12.390000 32.098038 16.669565 45.927273 27.650000 84.538460 44.571430 167.384613 
dram[1]: 24.737864 25.821783 40.868851 38.294117 21.172932 32.919540 20.420691 30.040403 17.171875 28.719297 23.192661 44.315788 46.636364 91.583336 71.655174 167.384613 
dram[2]: 25.801981 11.710382 46.357143 14.367347 28.909090 12.955556 26.911505 13.747059 33.408165 12.651282 40.562500 15.854701 99.909088 26.677420 167.384613 42.000000 
dram[3]: 26.059999 23.309092 38.746269 41.666668 30.774193 21.285715 29.465347 21.323742 28.973452 17.182291 46.357143 23.615385 91.583336 47.204544 167.384613 71.620689 
dram[4]: 11.838889 26.701031 15.570371 47.345455 12.046875 32.292133 14.103030 26.938053 12.477158 34.484211 18.173077 39.468750 26.725807 91.500000 53.586208 167.384613 
dram[5]: 23.878504 29.448277 41.383335 40.061539 21.541985 31.582418 20.583334 31.978495 17.402117 28.486956 26.247313 46.777779 41.500000 84.461540 66.483871 167.384613 
average row locality = 239267/9041 = 26.464661
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       601       848       677       936       746      1040       779      1110       812      1172       630       908       536       812       498       768 
dram[1]:       813       848       892       936      1006      1040      1058      1084      1154      1172       887       908       748       812       726       768 
dram[2]:       844       609       936       677      1036       752      1114       777      1172       811       936       602       812       536       768       497 
dram[3]:       844       824       936       891      1036      1015      1088      1054      1172      1155       936       858       812       753       768       725 
dram[4]:       605       852       677       936       742      1044       780      1112       807      1176       622       908       540       808       495       768 
dram[5]:       821       852       884       936      1012      1044      1055      1084      1151      1176       857       908       757       808       721       768 
total dram writes = 83177
bank skew: 1176/495 = 2.38
chip skew: 14867/12872 = 1.15
average mf latency per bank:
dram[0]:       6651      2873      5700      2792      5295      2837      5468      2846      4762      2447      4204      1804      4070      1565      4606      1515
dram[1]:       4534      2825      4248      2759      4495      2767      4786      2846      3732      2428      3490      1782      3202      1686      3287      1516
dram[2]:       2916      6356      2730      5860      2778      5100      2759      5306      2453      4488      1747      4153      1576      3750      1521      4341
dram[3]:       2901      4241      2762      4157      2816      4220      2815      4764      2434      3772      1765      3547      1662      3052      1495      3151
dram[4]:       7356      2867      6266      2839      5458      2815      5355      2828      4776      2283      4103      1837      4064      1597      4811      1546
dram[5]:       4582      2847      4284      2827      4261      2757      4554      2861      3980      2272      3527      1765      3358      1635      3460      1529
maximum mf latency per bank:
dram[0]:        761       486       919       550      1005       907      1197       831       939      1042       678       977       696       985       654       519
dram[1]:        777       446       870       507       896       794       996       768       993      1051      1063      1134       951       987       813       445
dram[2]:        482       684       590       980       708      1016       639      1182      1011       954       973       772       912       797       453       608
dram[3]:        475       749       488       727       958       926       723       962       997       977      1130      1059       934      1056       477       713
dram[4]:        748       474       930       612       955       883      1116       723       958      1036       637       996       719      1012       733       492
dram[5]:        756       496       718       513      1022       948       971       852       964       974      1081      1087      1087       983       798       469
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=886003 n_nop=838760 n_act=1675 n_pre=1659 n_ref_event=94701154270800 n_req=37819 n_rd=31094 n_rd_L2_A=0 n_write=0 n_wr_bk=12873 bw_util=0.09925
n_activity=177990 dram_eff=0.494
bk0: 1806a 867337i bk1: 2184a 866937i bk2: 1726a 869665i bk3: 2136a 867570i bk4: 1912a 866448i bk5: 2344a 864328i bk6: 1894a 868372i bk7: 2484a 865733i bk8: 2018a 865014i bk9: 2688a 862276i bk10: 1578a 870162i bk11: 2072a 866854i bk12: 1372a 873224i bk13: 1792a 869953i bk14: 1296a 874748i bk15: 1792a 871502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956001
Row_Buffer_Locality_read = 0.978452
Row_Buffer_Locality_write = 0.852193
Bank_Level_Parallism = 2.098384
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.176795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099248 
total_CMD = 886003 
util_bw = 87934 
Wasted_Col = 56693 
Wasted_Row = 11386 
Idle = 729990 

BW Util Bottlenecks: 
RCDc_limit = 6608 
RCDWRc_limit = 4849 
WTRc_limit = 12530 
RTWc_limit = 42490 
CCDLc_limit = 40037 
rwq = 0 
CCDLc_limit_alone = 23813 
WTRc_limit_alone = 9907 
RTWc_limit_alone = 28889 

Commands details: 
total_CMD = 886003 
n_nop = 838760 
Read = 31094 
Write = 0 
L2_Alloc = 0 
L2_WB = 12873 
n_act = 1675 
n_pre = 1659 
n_ref = 94701154270800 
n_req = 37819 
total_req = 43967 

Dual Bus Interface Util: 
issued_total_row = 3334 
issued_total_col = 43967 
Row_Bus_Util =  0.003763 
CoL_Bus_Util = 0.049624 
Either_Row_CoL_Bus_Util = 0.053321 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001228 
queue_avg = 1.280460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28046
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=886003 n_nop=833982 n_act=1393 n_pre=1377 n_ref_event=4560869750798743682 n_req=41997 n_rd=34452 n_rd_L2_A=0 n_write=0 n_wr_bk=14852 bw_util=0.1113
n_activity=184928 dram_eff=0.5332
bk0: 2132a 864930i bk1: 2184a 865509i bk2: 2040a 866291i bk3: 2136a 867222i bk4: 2300a 861273i bk5: 2344a 862295i bk6: 2414a 863903i bk7: 2432a 863551i bk8: 2684a 859032i bk9: 2688a 861051i bk10: 2066a 865998i bk11: 2072a 866850i bk12: 1672a 868056i bk13: 1792a 867159i bk14: 1704a 870937i bk15: 1792a 870862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967164
Row_Buffer_Locality_read = 0.983978
Row_Buffer_Locality_write = 0.890391
Bank_Level_Parallism = 2.281291
Bank_Level_Parallism_Col = 2.280442
Bank_Level_Parallism_Ready = 1.212395
write_to_read_ratio_blp_rw_average = 0.534373
GrpLevelPara = 1.596166 

BW Util details:
bwutil = 0.111295 
total_CMD = 886003 
util_bw = 98608 
Wasted_Col = 57366 
Wasted_Row = 9310 
Idle = 720719 

BW Util Bottlenecks: 
RCDc_limit = 5196 
RCDWRc_limit = 3749 
WTRc_limit = 13689 
RTWc_limit = 47675 
CCDLc_limit = 42745 
rwq = 0 
CCDLc_limit_alone = 24592 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 32414 

Commands details: 
total_CMD = 886003 
n_nop = 833982 
Read = 34452 
Write = 0 
L2_Alloc = 0 
L2_WB = 14852 
n_act = 1393 
n_pre = 1377 
n_ref = 4560869750798743682 
n_req = 41997 
total_req = 49304 

Dual Bus Interface Util: 
issued_total_row = 2770 
issued_total_col = 49304 
Row_Bus_Util =  0.003126 
CoL_Bus_Util = 0.055648 
Either_Row_CoL_Bus_Util = 0.058714 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001019 
queue_avg = 1.582400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5824
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=886003 n_nop=838781 n_act=1671 n_pre=1655 n_ref_event=0 n_req=37803 n_rd=31076 n_rd_L2_A=0 n_write=0 n_wr_bk=12879 bw_util=0.09922
n_activity=178028 dram_eff=0.4938
bk0: 2184a 867521i bk1: 1812a 867563i bk2: 2128a 868041i bk3: 1732a 868759i bk4: 2344a 864807i bk5: 1902a 867203i bk6: 2484a 865063i bk7: 1894a 867562i bk8: 2688a 862741i bk9: 2010a 865884i bk10: 2128a 867486i bk11: 1528a 870126i bk12: 1792a 869025i bk13: 1368a 872831i bk14: 1792a 871912i bk15: 1290a 874838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956168
Row_Buffer_Locality_read = 0.978472
Row_Buffer_Locality_write = 0.853129
Bank_Level_Parallism = 2.094045
Bank_Level_Parallism_Col = 2.080301
Bank_Level_Parallism_Ready = 1.178190
write_to_read_ratio_blp_rw_average = 0.525885
GrpLevelPara = 1.504982 

BW Util details:
bwutil = 0.099221 
total_CMD = 886003 
util_bw = 87910 
Wasted_Col = 56653 
Wasted_Row = 11239 
Idle = 730201 

BW Util Bottlenecks: 
RCDc_limit = 6723 
RCDWRc_limit = 4742 
WTRc_limit = 11931 
RTWc_limit = 42430 
CCDLc_limit = 39360 
rwq = 0 
CCDLc_limit_alone = 23225 
WTRc_limit_alone = 9445 
RTWc_limit_alone = 28781 

Commands details: 
total_CMD = 886003 
n_nop = 838781 
Read = 31076 
Write = 0 
L2_Alloc = 0 
L2_WB = 12879 
n_act = 1671 
n_pre = 1655 
n_ref = 0 
n_req = 37803 
total_req = 43955 

Dual Bus Interface Util: 
issued_total_row = 3326 
issued_total_col = 43955 
Row_Bus_Util =  0.003754 
CoL_Bus_Util = 0.049610 
Either_Row_CoL_Bus_Util = 0.053298 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.001249 
queue_avg = 1.239846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=886003 n_nop=833908 n_act=1393 n_pre=1377 n_ref_event=13984 n_req=42052 n_rd=34498 n_rd_L2_A=0 n_write=0 n_wr_bk=14867 bw_util=0.1114
n_activity=186127 dram_eff=0.5304
bk0: 2184a 865012i bk1: 2142a 865512i bk2: 2128a 867380i bk3: 2048a 867311i bk4: 2344a 862355i bk5: 2310a 862556i bk6: 2432a 864727i bk7: 2418a 863731i bk8: 2688a 861469i bk9: 2686a 858216i bk10: 2128a 866572i bk11: 2010a 865109i bk12: 1792a 868214i bk13: 1692a 867829i bk14: 1792a 870954i bk15: 1704a 870232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967231
Row_Buffer_Locality_read = 0.984028
Row_Buffer_Locality_write = 0.890522
Bank_Level_Parallism = 2.264875
Bank_Level_Parallism_Col = 2.264134
Bank_Level_Parallism_Ready = 1.214547
write_to_read_ratio_blp_rw_average = 0.536670
GrpLevelPara = 1.602335 

BW Util details:
bwutil = 0.111433 
total_CMD = 886003 
util_bw = 98730 
Wasted_Col = 57567 
Wasted_Row = 9318 
Idle = 720388 

BW Util Bottlenecks: 
RCDc_limit = 5326 
RCDWRc_limit = 3766 
WTRc_limit = 13196 
RTWc_limit = 47446 
CCDLc_limit = 41892 
rwq = 0 
CCDLc_limit_alone = 24411 
WTRc_limit_alone = 10532 
RTWc_limit_alone = 32629 

Commands details: 
total_CMD = 886003 
n_nop = 833908 
Read = 34498 
Write = 0 
L2_Alloc = 0 
L2_WB = 14867 
n_act = 1393 
n_pre = 1377 
n_ref = 13984 
n_req = 42052 
total_req = 49365 

Dual Bus Interface Util: 
issued_total_row = 2770 
issued_total_col = 49365 
Row_Bus_Util =  0.003126 
CoL_Bus_Util = 0.055717 
Either_Row_CoL_Bus_Util = 0.058798 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000768 
queue_avg = 1.564717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56472
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=886003 n_nop=838953 n_act=1629 n_pre=1613 n_ref_event=0 n_req=37718 n_rd=30994 n_rd_L2_A=0 n_write=0 n_wr_bk=12872 bw_util=0.09902
n_activity=175818 dram_eff=0.499
bk0: 1802a 866866i bk1: 2164a 866602i bk2: 1720a 869343i bk3: 2136a 867617i bk4: 1888a 867340i bk5: 2352a 864146i bk6: 1880a 868549i bk7: 2488a 865397i bk8: 2004a 865407i bk9: 2688a 862865i bk10: 1556a 870916i bk11: 2072a 866695i bk12: 1368a 872269i bk13: 1792a 869595i bk14: 1292a 875449i bk15: 1792a 872050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957209
Row_Buffer_Locality_read = 0.979286
Row_Buffer_Locality_write = 0.855443
Bank_Level_Parallism = 2.112512
Bank_Level_Parallism_Col = 2.098116
Bank_Level_Parallism_Ready = 1.169024
write_to_read_ratio_blp_rw_average = 0.532188
GrpLevelPara = 1.514508 

BW Util details:
bwutil = 0.099020 
total_CMD = 886003 
util_bw = 87732 
Wasted_Col = 55965 
Wasted_Row = 10741 
Idle = 731565 

BW Util Bottlenecks: 
RCDc_limit = 6473 
RCDWRc_limit = 4654 
WTRc_limit = 11366 
RTWc_limit = 43446 
CCDLc_limit = 39603 
rwq = 0 
CCDLc_limit_alone = 23308 
WTRc_limit_alone = 9042 
RTWc_limit_alone = 29475 

Commands details: 
total_CMD = 886003 
n_nop = 838953 
Read = 30994 
Write = 0 
L2_Alloc = 0 
L2_WB = 12872 
n_act = 1629 
n_pre = 1613 
n_ref = 0 
n_req = 37718 
total_req = 43866 

Dual Bus Interface Util: 
issued_total_row = 3242 
issued_total_col = 43866 
Row_Bus_Util =  0.003659 
CoL_Bus_Util = 0.049510 
Either_Row_CoL_Bus_Util = 0.053104 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001233 
queue_avg = 1.260255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26026
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=886003 n_nop=834158 n_act=1364 n_pre=1348 n_ref_event=94701156861968 n_req=41878 n_rd=34346 n_rd_L2_A=0 n_write=0 n_wr_bk=14834 bw_util=0.111
n_activity=183430 dram_eff=0.5362
bk0: 2134a 865704i bk1: 2136a 866438i bk2: 2036a 867385i bk3: 2136a 866952i bk4: 2302a 862322i bk5: 2352a 862880i bk6: 2418a 864092i bk7: 2432a 863650i bk8: 2678a 859493i bk9: 2688a 860862i bk10: 1998a 865748i bk11: 2072a 865398i bk12: 1688a 867554i bk13: 1792a 867313i bk14: 1692a 870626i bk15: 1792a 871732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967787
Row_Buffer_Locality_read = 0.984685
Row_Buffer_Locality_write = 0.890733
Bank_Level_Parallism = 2.286168
Bank_Level_Parallism_Col = 2.277759
Bank_Level_Parallism_Ready = 1.214306
write_to_read_ratio_blp_rw_average = 0.532781
GrpLevelPara = 1.608793 

BW Util details:
bwutil = 0.111015 
total_CMD = 886003 
util_bw = 98360 
Wasted_Col = 56638 
Wasted_Row = 8551 
Idle = 722454 

BW Util Bottlenecks: 
RCDc_limit = 5013 
RCDWRc_limit = 3773 
WTRc_limit = 13968 
RTWc_limit = 46191 
CCDLc_limit = 41511 
rwq = 0 
CCDLc_limit_alone = 24107 
WTRc_limit_alone = 11037 
RTWc_limit_alone = 31718 

Commands details: 
total_CMD = 886003 
n_nop = 834158 
Read = 34346 
Write = 0 
L2_Alloc = 0 
L2_WB = 14834 
n_act = 1364 
n_pre = 1348 
n_ref = 94701156861968 
n_req = 41878 
total_req = 49180 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 49180 
Row_Bus_Util =  0.003061 
CoL_Bus_Util = 0.055508 
Either_Row_CoL_Bus_Util = 0.058516 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.000907 
queue_avg = 1.590103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5901

========= L2 cache stats =========
L2_cache_bank[0]: Access = 94900, Miss = 14448, Miss_rate = 0.152, Pending_hits = 6627, Reservation_fails = 4965
L2_cache_bank[1]: Access = 82584, Miss = 17492, Miss_rate = 0.212, Pending_hits = 7912, Reservation_fails = 4638
L2_cache_bank[2]: Access = 100084, Miss = 17340, Miss_rate = 0.173, Pending_hits = 7227, Reservation_fails = 4507
L2_cache_bank[3]: Access = 82216, Miss = 17440, Miss_rate = 0.212, Pending_hits = 7616, Reservation_fails = 5969
L2_cache_bank[4]: Access = 81844, Miss = 17540, Miss_rate = 0.214, Pending_hits = 7619, Reservation_fails = 3710
L2_cache_bank[5]: Access = 95024, Miss = 14368, Miss_rate = 0.151, Pending_hits = 6967, Reservation_fails = 6183
L2_cache_bank[6]: Access = 81584, Miss = 17488, Miss_rate = 0.214, Pending_hits = 7265, Reservation_fails = 3841
L2_cache_bank[7]: Access = 100632, Miss = 17354, Miss_rate = 0.172, Pending_hits = 7608, Reservation_fails = 5597
L2_cache_bank[8]: Access = 94194, Miss = 14352, Miss_rate = 0.152, Pending_hits = 6678, Reservation_fails = 5005
L2_cache_bank[9]: Access = 81880, Miss = 17484, Miss_rate = 0.214, Pending_hits = 7708, Reservation_fails = 4667
L2_cache_bank[10]: Access = 100374, Miss = 17288, Miss_rate = 0.172, Pending_hits = 7407, Reservation_fails = 4147
L2_cache_bank[11]: Access = 81056, Miss = 17400, Miss_rate = 0.215, Pending_hits = 7157, Reservation_fails = 3874
L2_total_cache_accesses = 1076372
L2_total_cache_misses = 199994
L2_total_cache_miss_rate = 0.1858
L2_total_cache_pending_hits = 87791
L2_total_cache_reservation_fails = 57103
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 82325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146029
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1767
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27242
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5466
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 615
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48097
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1845
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852300
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188874
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2167
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 48096
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=1076372
icnt_total_pkts_simt_to_mem=410756
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.1472
	minimum = 5
	maximum = 679
Network latency average = 48.6684
	minimum = 5
	maximum = 679
Slowest packet = 1251736
Flit latency average = 45.9797
	minimum = 5
	maximum = 679
Slowest flit = 1336173
Fragmentation average = 0.00694374
	minimum = 0
	maximum = 285
Injected packet rate average = 0.214262
	minimum = 0.0819001 (at node 11)
	maximum = 0.536251 (at node 25)
Accepted packet rate average = 0.214262
	minimum = 0.0566671 (at node 15)
	maximum = 0.312 (at node 0)
Injected flit rate average = 0.228706
	minimum = 0.107133 (at node 7)
	maximum = 0.536251 (at node 25)
Accepted flit rate average= 0.228706
	minimum = 0.0775711 (at node 15)
	maximum = 0.312 (at node 0)
Injected packet length average = 1.06741
Accepted packet length average = 1.06741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3323 (21 samples)
	minimum = 5 (21 samples)
	maximum = 269.571 (21 samples)
Network latency average = 19.2327 (21 samples)
	minimum = 5 (21 samples)
	maximum = 266.857 (21 samples)
Flit latency average = 18.4799 (21 samples)
	minimum = 5 (21 samples)
	maximum = 266.19 (21 samples)
Fragmentation average = 0.00106998 (21 samples)
	minimum = 0 (21 samples)
	maximum = 58.2857 (21 samples)
Injected packet rate average = 0.0786352 (21 samples)
	minimum = 0.030052 (21 samples)
	maximum = 0.199308 (21 samples)
Accepted packet rate average = 0.0786352 (21 samples)
	minimum = 0.0291026 (21 samples)
	maximum = 0.11657 (21 samples)
Injected flit rate average = 0.0839663 (21 samples)
	minimum = 0.0392827 (21 samples)
	maximum = 0.199477 (21 samples)
Accepted flit rate average = 0.0839663 (21 samples)
	minimum = 0.0395292 (21 samples)
	maximum = 0.11657 (21 samples)
Injected packet size average = 1.0678 (21 samples)
Accepted packet size average = 1.0678 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 27 sec (267 sec)
gpgpu_simulation_rate = 506821 (inst/sec)
gpgpu_simulation_rate = 2513 (cycle/sec)
gpgpu_silicon_slowdown = 278551x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 29452
gpu_sim_insn = 19880
gpu_ipc =       0.6750
gpu_tot_sim_cycle = 700681
gpu_tot_sim_insn = 135341248
gpu_tot_ipc =     193.1567
gpu_tot_issued_cta = 5720
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.3860% 
max_total_param_size = 0
gpu_stall_dramfull = 69172
gpu_stall_icnt2sh    = 168888
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4515
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8190
L2_BW  =       0.1080 GB/Sec
L2_BW_total  =      34.4150 GB/Sec
gpu_total_sim_rate=503127

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2206952
	L1I_total_cache_misses = 28632
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22311
L1D_cache:
	L1D_cache_core[0]: Access = 24753, Miss = 14695, Miss_rate = 0.594, Pending_hits = 1605, Reservation_fails = 9367
	L1D_cache_core[1]: Access = 24929, Miss = 14751, Miss_rate = 0.592, Pending_hits = 1511, Reservation_fails = 7047
	L1D_cache_core[2]: Access = 24802, Miss = 14632, Miss_rate = 0.590, Pending_hits = 1381, Reservation_fails = 7918
	L1D_cache_core[3]: Access = 24817, Miss = 14918, Miss_rate = 0.601, Pending_hits = 1505, Reservation_fails = 6454
	L1D_cache_core[4]: Access = 24579, Miss = 14361, Miss_rate = 0.584, Pending_hits = 1536, Reservation_fails = 5594
	L1D_cache_core[5]: Access = 24531, Miss = 14841, Miss_rate = 0.605, Pending_hits = 1407, Reservation_fails = 8170
	L1D_cache_core[6]: Access = 24180, Miss = 14105, Miss_rate = 0.583, Pending_hits = 1581, Reservation_fails = 7282
	L1D_cache_core[7]: Access = 24180, Miss = 14105, Miss_rate = 0.583, Pending_hits = 2007, Reservation_fails = 8666
	L1D_cache_core[8]: Access = 24498, Miss = 14713, Miss_rate = 0.601, Pending_hits = 1540, Reservation_fails = 9407
	L1D_cache_core[9]: Access = 24707, Miss = 14672, Miss_rate = 0.594, Pending_hits = 1488, Reservation_fails = 7521
	L1D_cache_core[10]: Access = 24610, Miss = 14551, Miss_rate = 0.591, Pending_hits = 1486, Reservation_fails = 7620
	L1D_cache_core[11]: Access = 24850, Miss = 14547, Miss_rate = 0.585, Pending_hits = 1501, Reservation_fails = 6840
	L1D_cache_core[12]: Access = 24259, Miss = 14710, Miss_rate = 0.606, Pending_hits = 1602, Reservation_fails = 9294
	L1D_cache_core[13]: Access = 24643, Miss = 14433, Miss_rate = 0.586, Pending_hits = 1801, Reservation_fails = 7440
	L1D_cache_core[14]: Access = 24418, Miss = 14701, Miss_rate = 0.602, Pending_hits = 1481, Reservation_fails = 6985
	L1D_total_cache_accesses = 368756
	L1D_total_cache_misses = 218735
	L1D_total_cache_miss_rate = 0.5932
	L1D_total_cache_pending_hits = 23432
	L1D_total_cache_reservation_fails = 115605
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 134196
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134106
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2178320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28632
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22311
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 274304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94452
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2206952

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 103810
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11633
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22311
ctas_completed 5720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18645, 15696, 7254, 7254, 7254, 7254, 7254, 7254, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 
gpgpu_n_tot_thrd_icount = 139643904
gpgpu_n_tot_w_icount = 4363872
gpgpu_n_stall_shd_mem = 236326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 213091
gpgpu_n_mem_write_global = 94452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388864
gpgpu_n_store_insn = 1511232
gpgpu_n_shmem_insn = 49296960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47936
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11878
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:860598	W0_Idle:4433238	W0_Scoreboard:4637854	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:233572	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2203380	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1704728 {8:213091,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6800544 {72:94452,}
traffic_breakdown_coretomem[INST_ACC_R] = 70432 {8:8804,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34094560 {40:852364,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1511232 {8:188904,}
traffic_breakdown_memtocore[INST_ACC_R] = 1408640 {40:35216,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 61 
mrq_lat_table:79706 	28404 	19488 	21537 	34854 	29752 	18470 	5014 	2023 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	590373 	393974 	56049 	902 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8163 	487 	137 	279195 	13962 	11039 	2760 	618 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	110021 	147125 	144879 	186875 	343113 	109073 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	568 	217 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     14985     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15709     23603     15629     22928     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     22587     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19068     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     22238     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.401070 24.603773 14.524137 51.058823 11.873096 32.919540 13.840237 26.198277 12.390000 32.098038 16.669565 45.927273 27.650000 84.538460 44.571430 167.384613 
dram[1]: 24.314285 25.821783 40.868851 38.294117 21.172932 32.919540 20.420691 30.040403 17.124352 28.719297 23.090910 44.315788 46.681820 91.583336 69.366669 167.384613 
dram[2]: 24.914286 11.710382 46.357143 14.367347 28.909090 12.955556 26.911505 13.747059 33.408165 12.651282 40.562500 15.854701 99.909088 26.677420 167.384613 42.000000 
dram[3]: 25.153847 23.309092 38.746269 41.666668 30.774193 21.285715 29.465347 21.323742 28.973452 17.244791 46.357143 23.730770 91.583336 47.272728 167.384613 69.333336 
dram[4]: 11.635870 26.701031 15.570371 47.345455 12.046875 32.292133 14.103030 26.938053 12.477158 34.484211 18.173077 39.468750 26.725807 91.500000 53.586208 167.384613 
dram[5]: 23.108109 29.448277 41.383335 40.061539 21.541985 31.582418 20.583334 31.978495 17.465609 28.486956 26.333334 46.777779 41.560001 84.461540 64.468750 167.384613 
average row locality = 239392/9064 = 26.411297
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       601       848       677       936       746      1040       779      1110       812      1172       630       908       536       812       498       768 
dram[1]:       814       848       892       936      1006      1040      1058      1084      1154      1172       887       908       752       812       732       768 
dram[2]:       848       609       936       677      1036       752      1114       777      1172       811       936       602       812       536       768       497 
dram[3]:       848       824       936       891      1036      1015      1088      1054      1172      1155       936       858       812       759       768       731 
dram[4]:       609       852       677       936       742      1044       780      1112       807      1176       622       908       540       808       495       768 
dram[5]:       825       852       884       936      1012      1044      1055      1084      1151      1176       857       908       763       808       725       768 
total dram writes = 83226
bank skew: 1176/495 = 2.38
chip skew: 14883/12873 = 1.16
average mf latency per bank:
dram[0]:       6651      2873      5700      2792      5295      2837      5468      2846      4762      2447      4204      1804      4070      1565      4606      1515
dram[1]:       4528      2825      4248      2759      4495      2767      4786      2846      3735      2428      3494      1782      3185      1686      3260      1516
dram[2]:       2902      6356      2730      5860      2778      5100      2759      5306      2453      4488      1747      4153      1576      3750      1521      4341
dram[3]:       2888      4241      2762      4157      2816      4220      2815      4764      2434      3775      1765      3552      1662      3028      1495      3125
dram[4]:       7307      2867      6266      2839      5458      2815      5355      2828      4776      2283      4103      1837      4064      1597      4811      1546
dram[5]:       4560      2847      4284      2827      4261      2757      4554      2861      3983      2272      3530      1765      3331      1635      3441      1529
maximum mf latency per bank:
dram[0]:        761       486       919       550      1005       907      1197       831       939      1042       678       977       696       985       654       519
dram[1]:        777       446       870       507       896       794       996       768       993      1051      1063      1134       951       987       813       445
dram[2]:        482       684       590       980       708      1016       639      1182      1011       954       973       772       912       797       453       608
dram[3]:        475       749       488       727       958       926       723       962       997       977      1130      1059       934      1056       477       713
dram[4]:        748       474       930       612       955       883      1116       723       958      1036       637       996       719      1012       733       492
dram[5]:        756       496       718       513      1022       948       971       852       964       974      1081      1087      1087       983       798       469
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=924879 n_nop=877636 n_act=1675 n_pre=1659 n_ref_event=94701154270800 n_req=37819 n_rd=31094 n_rd_L2_A=0 n_write=0 n_wr_bk=12873 bw_util=0.09508
n_activity=177990 dram_eff=0.494
bk0: 1806a 906213i bk1: 2184a 905813i bk2: 1726a 908541i bk3: 2136a 906446i bk4: 1912a 905324i bk5: 2344a 903204i bk6: 1894a 907248i bk7: 2484a 904609i bk8: 2018a 903890i bk9: 2688a 901152i bk10: 1578a 909038i bk11: 2072a 905730i bk12: 1372a 912100i bk13: 1792a 908829i bk14: 1296a 913624i bk15: 1792a 910378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956001
Row_Buffer_Locality_read = 0.978452
Row_Buffer_Locality_write = 0.852193
Bank_Level_Parallism = 2.098384
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.176795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.095076 
total_CMD = 924879 
util_bw = 87934 
Wasted_Col = 56693 
Wasted_Row = 11386 
Idle = 768866 

BW Util Bottlenecks: 
RCDc_limit = 6608 
RCDWRc_limit = 4849 
WTRc_limit = 12530 
RTWc_limit = 42490 
CCDLc_limit = 40037 
rwq = 0 
CCDLc_limit_alone = 23813 
WTRc_limit_alone = 9907 
RTWc_limit_alone = 28889 

Commands details: 
total_CMD = 924879 
n_nop = 877636 
Read = 31094 
Write = 0 
L2_Alloc = 0 
L2_WB = 12873 
n_act = 1675 
n_pre = 1659 
n_ref = 94701154270800 
n_req = 37819 
total_req = 43967 

Dual Bus Interface Util: 
issued_total_row = 3334 
issued_total_col = 43967 
Row_Bus_Util =  0.003605 
CoL_Bus_Util = 0.047538 
Either_Row_CoL_Bus_Util = 0.051080 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001228 
queue_avg = 1.226637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22664
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=924879 n_nop=872813 n_act=1398 n_pre=1382 n_ref_event=4560869750798743682 n_req=42027 n_rd=34476 n_rd_L2_A=0 n_write=0 n_wr_bk=14863 bw_util=0.1067
n_activity=185236 dram_eff=0.5327
bk0: 2136a 903748i bk1: 2184a 904380i bk2: 2040a 905165i bk3: 2136a 906097i bk4: 2300a 900149i bk5: 2344a 901172i bk6: 2414a 902780i bk7: 2432a 902429i bk8: 2692a 897875i bk9: 2688a 899927i bk10: 2078a 904835i bk11: 2072a 905725i bk12: 1672a 906906i bk13: 1792a 906036i bk14: 1704a 909721i bk15: 1792a 909736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967069
Row_Buffer_Locality_read = 0.983902
Row_Buffer_Locality_write = 0.890213
Bank_Level_Parallism = 2.279953
Bank_Level_Parallism_Col = 2.279321
Bank_Level_Parallism_Ready = 1.212245
write_to_read_ratio_blp_rw_average = 0.534412
GrpLevelPara = 1.595527 

BW Util details:
bwutil = 0.106693 
total_CMD = 924879 
util_bw = 98678 
Wasted_Col = 57472 
Wasted_Row = 9358 
Idle = 759371 

BW Util Bottlenecks: 
RCDc_limit = 5232 
RCDWRc_limit = 3762 
WTRc_limit = 13692 
RTWc_limit = 47727 
CCDLc_limit = 42783 
rwq = 0 
CCDLc_limit_alone = 24614 
WTRc_limit_alone = 10800 
RTWc_limit_alone = 32450 

Commands details: 
total_CMD = 924879 
n_nop = 872813 
Read = 34476 
Write = 0 
L2_Alloc = 0 
L2_WB = 14863 
n_act = 1398 
n_pre = 1382 
n_ref = 4560869750798743682 
n_req = 42027 
total_req = 49339 

Dual Bus Interface Util: 
issued_total_row = 2780 
issued_total_col = 49339 
Row_Bus_Util =  0.003006 
CoL_Bus_Util = 0.053346 
Either_Row_CoL_Bus_Util = 0.056295 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001018 
queue_avg = 1.516160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=924879 n_nop=877637 n_act=1675 n_pre=1659 n_ref_event=0 n_req=37813 n_rd=31084 n_rd_L2_A=0 n_write=0 n_wr_bk=12883 bw_util=0.09508
n_activity=178212 dram_eff=0.4934
bk0: 2192a 906281i bk1: 1812a 906435i bk2: 2128a 906914i bk3: 1732a 907633i bk4: 2344a 903681i bk5: 1902a 906079i bk6: 2484a 903939i bk7: 1894a 906438i bk8: 2688a 901617i bk9: 2010a 904760i bk10: 2128a 906362i bk11: 1528a 909002i bk12: 1792a 907901i bk13: 1368a 911709i bk14: 1792a 910790i bk15: 1290a 913717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956073
Row_Buffer_Locality_read = 0.978413
Row_Buffer_Locality_write = 0.852876
Bank_Level_Parallism = 2.093145
Bank_Level_Parallism_Col = 2.079823
Bank_Level_Parallism_Ready = 1.178142
write_to_read_ratio_blp_rw_average = 0.525795
GrpLevelPara = 1.504758 

BW Util details:
bwutil = 0.095076 
total_CMD = 924879 
util_bw = 87934 
Wasted_Col = 56699 
Wasted_Row = 11297 
Idle = 768949 

BW Util Bottlenecks: 
RCDc_limit = 6747 
RCDWRc_limit = 4756 
WTRc_limit = 11931 
RTWc_limit = 42430 
CCDLc_limit = 39368 
rwq = 0 
CCDLc_limit_alone = 23233 
WTRc_limit_alone = 9445 
RTWc_limit_alone = 28781 

Commands details: 
total_CMD = 924879 
n_nop = 877637 
Read = 31084 
Write = 0 
L2_Alloc = 0 
L2_WB = 12883 
n_act = 1675 
n_pre = 1659 
n_ref = 0 
n_req = 37813 
total_req = 43967 

Dual Bus Interface Util: 
issued_total_row = 3334 
issued_total_col = 43967 
Row_Bus_Util =  0.003605 
CoL_Bus_Util = 0.047538 
Either_Row_CoL_Bus_Util = 0.051079 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.001249 
queue_avg = 1.187956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=924879 n_nop=872726 n_act=1398 n_pre=1382 n_ref_event=13984 n_req=42092 n_rd=34530 n_rd_L2_A=0 n_write=0 n_wr_bk=14883 bw_util=0.1069
n_activity=186540 dram_eff=0.5298
bk0: 2192a 903770i bk1: 2142a 904382i bk2: 2128a 906251i bk3: 2048a 906183i bk4: 2344a 901227i bk5: 2310a 901430i bk6: 2432a 903601i bk7: 2418a 902607i bk8: 2688a 900345i bk9: 2698a 897080i bk10: 2128a 905449i bk11: 2022a 903973i bk12: 1792a 907092i bk13: 1692a 906643i bk14: 1792a 909835i bk15: 1704a 909043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967143
Row_Buffer_Locality_read = 0.983985
Row_Buffer_Locality_write = 0.890241
Bank_Level_Parallism = 2.263036
Bank_Level_Parallism_Col = 2.262700
Bank_Level_Parallism_Ready = 1.214339
write_to_read_ratio_blp_rw_average = 0.536801
GrpLevelPara = 1.601533 

BW Util details:
bwutil = 0.106853 
total_CMD = 924879 
util_bw = 98826 
Wasted_Col = 57693 
Wasted_Row = 9380 
Idle = 758980 

BW Util Bottlenecks: 
RCDc_limit = 5350 
RCDWRc_limit = 3787 
WTRc_limit = 13196 
RTWc_limit = 47518 
CCDLc_limit = 41941 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 10532 
RTWc_limit_alone = 32681 

Commands details: 
total_CMD = 924879 
n_nop = 872726 
Read = 34530 
Write = 0 
L2_Alloc = 0 
L2_WB = 14883 
n_act = 1398 
n_pre = 1382 
n_ref = 13984 
n_req = 42092 
total_req = 49413 

Dual Bus Interface Util: 
issued_total_row = 2780 
issued_total_col = 49413 
Row_Bus_Util =  0.003006 
CoL_Bus_Util = 0.053426 
Either_Row_CoL_Bus_Util = 0.056389 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000767 
queue_avg = 1.499180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49918
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=924879 n_nop=877809 n_act=1633 n_pre=1617 n_ref_event=0 n_req=37728 n_rd=31002 n_rd_L2_A=0 n_write=0 n_wr_bk=12876 bw_util=0.09488
n_activity=176002 dram_eff=0.4986
bk0: 1810a 905626i bk1: 2164a 905474i bk2: 1720a 908216i bk3: 2136a 906491i bk4: 1888a 906214i bk5: 2352a 903022i bk6: 1880a 907425i bk7: 2488a 904273i bk8: 2004a 904283i bk9: 2688a 901741i bk10: 1556a 909792i bk11: 2072a 905571i bk12: 1368a 911145i bk13: 1792a 908473i bk14: 1292a 914327i bk15: 1792a 910929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957114
Row_Buffer_Locality_read = 0.979227
Row_Buffer_Locality_write = 0.855189
Bank_Level_Parallism = 2.111589
Bank_Level_Parallism_Col = 2.097627
Bank_Level_Parallism_Ready = 1.168978
write_to_read_ratio_blp_rw_average = 0.532095
GrpLevelPara = 1.514279 

BW Util details:
bwutil = 0.094884 
total_CMD = 924879 
util_bw = 87756 
Wasted_Col = 56011 
Wasted_Row = 10799 
Idle = 770313 

BW Util Bottlenecks: 
RCDc_limit = 6497 
RCDWRc_limit = 4668 
WTRc_limit = 11366 
RTWc_limit = 43446 
CCDLc_limit = 39611 
rwq = 0 
CCDLc_limit_alone = 23316 
WTRc_limit_alone = 9042 
RTWc_limit_alone = 29475 

Commands details: 
total_CMD = 924879 
n_nop = 877809 
Read = 31002 
Write = 0 
L2_Alloc = 0 
L2_WB = 12876 
n_act = 1633 
n_pre = 1617 
n_ref = 0 
n_req = 37728 
total_req = 43878 

Dual Bus Interface Util: 
issued_total_row = 3250 
issued_total_col = 43878 
Row_Bus_Util =  0.003514 
CoL_Bus_Util = 0.047442 
Either_Row_CoL_Bus_Util = 0.050893 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001232 
queue_avg = 1.207510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20751
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=924879 n_nop=872982 n_act=1369 n_pre=1353 n_ref_event=94701156861968 n_req=41913 n_rd=34374 n_rd_L2_A=0 n_write=0 n_wr_bk=14848 bw_util=0.1064
n_activity=183808 dram_eff=0.5356
bk0: 2142a 904462i bk1: 2136a 905309i bk2: 2036a 906257i bk3: 2136a 905824i bk4: 2302a 901194i bk5: 2352a 901755i bk6: 2418a 902968i bk7: 2432a 902526i bk8: 2690a 898357i bk9: 2688a 899739i bk10: 2006a 904614i bk11: 2072a 904275i bk12: 1688a 906362i bk13: 1792a 906194i bk14: 1692a 909459i bk15: 1792a 910609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967695
Row_Buffer_Locality_read = 0.984640
Row_Buffer_Locality_write = 0.890436
Bank_Level_Parallism = 2.284401
Bank_Level_Parallism_Col = 2.276429
Bank_Level_Parallism_Ready = 1.214124
write_to_read_ratio_blp_rw_average = 0.532878
GrpLevelPara = 1.608065 

BW Util details:
bwutil = 0.106440 
total_CMD = 924879 
util_bw = 98444 
Wasted_Col = 56751 
Wasted_Row = 8612 
Idle = 761072 

BW Util Bottlenecks: 
RCDc_limit = 5037 
RCDWRc_limit = 3794 
WTRc_limit = 13968 
RTWc_limit = 46250 
CCDLc_limit = 41553 
rwq = 0 
CCDLc_limit_alone = 24133 
WTRc_limit_alone = 11037 
RTWc_limit_alone = 31761 

Commands details: 
total_CMD = 924879 
n_nop = 872982 
Read = 34374 
Write = 0 
L2_Alloc = 0 
L2_WB = 14848 
n_act = 1369 
n_pre = 1353 
n_ref = 94701156861968 
n_req = 41913 
total_req = 49222 

Dual Bus Interface Util: 
issued_total_row = 2722 
issued_total_col = 49222 
Row_Bus_Util =  0.002943 
CoL_Bus_Util = 0.053220 
Either_Row_CoL_Bus_Util = 0.056112 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.000906 
queue_avg = 1.523504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5235

========= L2 cache stats =========
L2_cache_bank[0]: Access = 94908, Miss = 14448, Miss_rate = 0.152, Pending_hits = 6627, Reservation_fails = 4965
L2_cache_bank[1]: Access = 82584, Miss = 17492, Miss_rate = 0.212, Pending_hits = 7912, Reservation_fails = 4638
L2_cache_bank[2]: Access = 100122, Miss = 17364, Miss_rate = 0.173, Pending_hits = 7227, Reservation_fails = 4507
L2_cache_bank[3]: Access = 82216, Miss = 17440, Miss_rate = 0.212, Pending_hits = 7616, Reservation_fails = 5969
L2_cache_bank[4]: Access = 81852, Miss = 17548, Miss_rate = 0.214, Pending_hits = 7619, Reservation_fails = 3710
L2_cache_bank[5]: Access = 95024, Miss = 14368, Miss_rate = 0.151, Pending_hits = 6967, Reservation_fails = 6183
L2_cache_bank[6]: Access = 81592, Miss = 17496, Miss_rate = 0.214, Pending_hits = 7265, Reservation_fails = 3841
L2_cache_bank[7]: Access = 100666, Miss = 17378, Miss_rate = 0.173, Pending_hits = 7608, Reservation_fails = 5597
L2_cache_bank[8]: Access = 94202, Miss = 14360, Miss_rate = 0.152, Pending_hits = 6678, Reservation_fails = 5005
L2_cache_bank[9]: Access = 81880, Miss = 17484, Miss_rate = 0.214, Pending_hits = 7708, Reservation_fails = 4667
L2_cache_bank[10]: Access = 100412, Miss = 17316, Miss_rate = 0.172, Pending_hits = 7407, Reservation_fails = 4147
L2_cache_bank[11]: Access = 81056, Miss = 17400, Miss_rate = 0.215, Pending_hits = 7157, Reservation_fails = 3874
L2_total_cache_accesses = 1076514
L2_total_cache_misses = 200094
L2_total_cache_miss_rate = 0.1859
L2_total_cache_pending_hits = 87791
L2_total_cache_reservation_fails = 57103
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 82325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47985
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146077
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1767
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27254
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5466
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 624
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48097
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1872
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852364
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188904
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2167
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 48096
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1076514
icnt_total_pkts_simt_to_mem=410814
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1392827
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1487128
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000232645
	minimum = 0 (at node 0)
	maximum = 0.00146 (at node 5)
Accepted packet rate average = 0.000232645
	minimum = 0 (at node 0)
	maximum = 0.0048214 (at node 5)
Injected flit rate average = 0.000251508
	minimum = 0 (at node 0)
	maximum = 0.00196931 (at node 5)
Accepted flit rate average= 0.000251508
	minimum = 0 (at node 0)
	maximum = 0.0048214 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6492 (22 samples)
	minimum = 5 (22 samples)
	maximum = 257.864 (22 samples)
Network latency average = 18.5894 (22 samples)
	minimum = 5 (22 samples)
	maximum = 255 (22 samples)
Flit latency average = 17.8672 (22 samples)
	minimum = 5 (22 samples)
	maximum = 254.318 (22 samples)
Fragmentation average = 0.00102134 (22 samples)
	minimum = 0 (22 samples)
	maximum = 55.6364 (22 samples)
Injected packet rate average = 0.0750715 (22 samples)
	minimum = 0.028686 (22 samples)
	maximum = 0.190315 (22 samples)
Accepted packet rate average = 0.0750715 (22 samples)
	minimum = 0.0277798 (22 samples)
	maximum = 0.111491 (22 samples)
Injected flit rate average = 0.0801611 (22 samples)
	minimum = 0.0374971 (22 samples)
	maximum = 0.190499 (22 samples)
Accepted flit rate average = 0.0801611 (22 samples)
	minimum = 0.0377324 (22 samples)
	maximum = 0.111491 (22 samples)
Injected packet size average = 1.0678 (22 samples)
Accepted packet size average = 1.0678 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 29 sec (269 sec)
gpgpu_simulation_rate = 503127 (inst/sec)
gpgpu_simulation_rate = 2604 (cycle/sec)
gpgpu_silicon_slowdown = 268817x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (24,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 35641
gpu_sim_insn = 472320
gpu_ipc =      13.2522
gpu_tot_sim_cycle = 736322
gpu_tot_sim_insn = 135813568
gpu_tot_ipc =     184.4486
gpu_tot_issued_cta = 5744
gpu_occupancy = 3.3335% 
gpu_tot_occupancy = 35.0179% 
max_total_param_size = 0
gpu_stall_dramfull = 69172
gpu_stall_icnt2sh    = 168888
partiton_level_parallism =       0.0820
partiton_level_parallism_total  =       0.4336
partiton_level_parallism_util =       1.1265
partiton_level_parallism_util_total  =       1.8088
L2_BW  =       6.4081 GB/Sec
L2_BW_total  =      33.0593 GB/Sec
gpu_total_sim_rate=495669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2221592
	L1I_total_cache_misses = 30470
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22311
L1D_cache:
	L1D_cache_core[0]: Access = 24832, Miss = 14743, Miss_rate = 0.594, Pending_hits = 1605, Reservation_fails = 9367
	L1D_cache_core[1]: Access = 25008, Miss = 14799, Miss_rate = 0.592, Pending_hits = 1511, Reservation_fails = 7047
	L1D_cache_core[2]: Access = 24881, Miss = 14680, Miss_rate = 0.590, Pending_hits = 1381, Reservation_fails = 7918
	L1D_cache_core[3]: Access = 24896, Miss = 14966, Miss_rate = 0.601, Pending_hits = 1505, Reservation_fails = 6454
	L1D_cache_core[4]: Access = 24658, Miss = 14409, Miss_rate = 0.584, Pending_hits = 1536, Reservation_fails = 5594
	L1D_cache_core[5]: Access = 24610, Miss = 14889, Miss_rate = 0.605, Pending_hits = 1407, Reservation_fails = 8170
	L1D_cache_core[6]: Access = 24338, Miss = 14185, Miss_rate = 0.583, Pending_hits = 1597, Reservation_fails = 7282
	L1D_cache_core[7]: Access = 24338, Miss = 14185, Miss_rate = 0.583, Pending_hits = 2023, Reservation_fails = 8666
	L1D_cache_core[8]: Access = 24656, Miss = 14793, Miss_rate = 0.600, Pending_hits = 1556, Reservation_fails = 9407
	L1D_cache_core[9]: Access = 24865, Miss = 14752, Miss_rate = 0.593, Pending_hits = 1504, Reservation_fails = 7521
	L1D_cache_core[10]: Access = 24768, Miss = 14631, Miss_rate = 0.591, Pending_hits = 1502, Reservation_fails = 7620
	L1D_cache_core[11]: Access = 25008, Miss = 14627, Miss_rate = 0.585, Pending_hits = 1517, Reservation_fails = 6840
	L1D_cache_core[12]: Access = 24417, Miss = 14790, Miss_rate = 0.606, Pending_hits = 1618, Reservation_fails = 9294
	L1D_cache_core[13]: Access = 24801, Miss = 14513, Miss_rate = 0.585, Pending_hits = 1817, Reservation_fails = 7440
	L1D_cache_core[14]: Access = 24576, Miss = 14781, Miss_rate = 0.601, Pending_hits = 1497, Reservation_fails = 6985
	L1D_total_cache_accesses = 370652
	L1D_total_cache_misses = 219743
	L1D_total_cache_miss_rate = 0.5929
	L1D_total_cache_pending_hits = 23576
	L1D_total_cache_reservation_fails = 115605
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 134412
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134322
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2191122
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30470
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22311
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275456
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 95196
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2221592

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 103810
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11633
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22311
ctas_completed 5744, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19851, 15696, 7254, 7254, 7254, 7254, 7254, 7254, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 
gpgpu_n_tot_thrd_icount = 140570112
gpgpu_n_tot_w_icount = 4392816
gpgpu_n_stall_shd_mem = 241702
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214099
gpgpu_n_mem_write_global = 95196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4407296
gpgpu_n_store_insn = 1523136
gpgpu_n_shmem_insn = 49449792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4279296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11878
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:866447	W0_Idle:5102252	W0_Scoreboard:5002473	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109844
single_issue_nums: WS0:2221470	WS1:2171346	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1712792 {8:214099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6854112 {72:95196,}
traffic_breakdown_coretomem[INST_ACC_R] = 79784 {8:9973,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34255840 {40:856396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1523136 {8:190392,}
traffic_breakdown_memtocore[INST_ACC_R] = 1595680 {40:39892,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 264 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 61 
mrq_lat_table:80723 	28666 	19501 	21597 	35300 	29784 	18470 	5014 	2023 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	595603 	394264 	56049 	902 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9286 	526 	144 	280862 	14047 	11039 	2760 	618 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	115166 	147500 	144879 	186875 	343113 	109073 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	605 	219 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19068     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.035897 21.704918 14.524137 51.058823 11.873096 32.919540 13.840237 26.198277 12.510000 32.490196 16.732759 46.654545 27.750000 84.923080 43.500000 156.142853 
dram[1]: 22.669565 22.632479 40.868851 38.294117 21.088888 32.919540 20.420691 30.040403 17.025253 29.070175 22.068377 45.017544 38.581818 92.000000 69.966667 156.142853 
dram[2]: 22.615385 11.513369 46.357143 14.367347 28.909090 12.955556 26.911505 13.747059 33.816326 12.709184 40.676922 15.991453 100.363640 26.774193 156.285721 41.000000 
dram[3]: 22.810345 22.144068 38.746269 41.666668 30.774193 21.200001 29.465347 21.323742 29.070175 17.142132 46.385963 22.540541 92.000000 40.433964 156.285721 69.866669 
dram[4]: 11.441489 24.036697 15.570371 47.345455 12.046875 32.292133 14.103030 26.938053 12.494949 34.625000 18.403847 39.476925 26.790323 92.000000 52.000000 156.142853 
dram[5]: 21.974791 26.181818 41.383335 40.061539 21.458647 31.582418 20.583334 31.978495 17.142857 28.655172 25.357143 46.654545 36.254238 84.923080 64.906250 156.142853 
average row locality = 241222/9276 = 26.004959
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       609       864       677       936       746      1040       779      1110       812      1172       630       908       548       832       510       788 
dram[1]:       832       864       892       936      1019      1040      1058      1084      1172      1172       894       908       773       832       744       788 
dram[2]:       860       613       936       677      1036       752      1114       777      1172       811       936       602       832       548       792       505 
dram[3]:       860       840       936       891      1036      1028      1088      1054      1172      1173       936       865       832       778       792       739 
dram[4]:       613       864       677       936       742      1044       780      1112       807      1176       622       908       548       832       507       788 
dram[5]:       843       864       884       936      1026      1044      1055      1084      1170      1176       861       908       778       832       737       788 
total dram writes = 83894
bank skew: 1176/505 = 2.33
chip skew: 15020/12956 = 1.16
average mf latency per bank:
dram[0]:       6564      2819      5700      2792      5295      2837      5468      2846      4779      2468      4228      1832      3981      1527      4497      1476
dram[1]:       4449      2772      4262      2759      4453      2767      4798      2846      3717      2450      3527      1809      3124      1645      3227      1478
dram[2]:       2862      6314      2730      5860      2778      5100      2759      5306      2473      4507      1780      4170      1539      3668      1475      4272
dram[3]:       2847      4179      2762      4172      2816      4182      2815      4776      2454      3764      1797      3578      1622      2978      1449      3110
dram[4]:       7260      2827      6266      2839      5458      2815      5355      2828      4789      2308      4127      1865      4004      1551      4697      1506
dram[5]:       4481      2808      4298      2827      4218      2757      4566      2861      3961      2297      3567      1792      3292      1588      3404      1490
maximum mf latency per bank:
dram[0]:        761       486       919       550      1005       907      1197       831       939      1042       678       977       696       985       654       519
dram[1]:        777       446       870       507       896       794       996       768       993      1051      1063      1134       951       987       813       445
dram[2]:        482       684       590       980       708      1016       639      1182      1011       954       973       772       912       797       453       608
dram[3]:        475       749       488       727       958       926       723       962       997       977      1130      1059       934      1056       477       713
dram[4]:        748       474       930       612       955       883      1116       723       958      1036       637       996       719      1012       733       492
dram[5]:        756       496       718       513      1022       948       971       852       964       974      1081      1087      1087       983       798       469
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971924 n_nop=924363 n_act=1702 n_pre=1686 n_ref_event=94701154270800 n_req=38039 n_rd=31270 n_rd_L2_A=0 n_write=0 n_wr_bk=12961 bw_util=0.09102
n_activity=180009 dram_eff=0.4914
bk0: 1822a 953031i bk1: 2216a 952382i bk2: 1726a 955564i bk3: 2136a 953476i bk4: 1912a 952355i bk5: 2344a 950241i bk6: 1894a 954294i bk7: 2484a 951656i bk8: 2042a 950908i bk9: 2728a 948152i bk10: 1602a 956030i bk11: 2112a 952729i bk12: 1372a 959028i bk13: 1792a 955669i bk14: 1296a 960524i bk15: 1792a 957219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955546
Row_Buffer_Locality_read = 0.978158
Row_Buffer_Locality_write = 0.851086
Bank_Level_Parallism = 2.089524
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.175742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.091017 
total_CMD = 971924 
util_bw = 88462 
Wasted_Col = 57341 
Wasted_Row = 11749 
Idle = 814372 

BW Util Bottlenecks: 
RCDc_limit = 6764 
RCDWRc_limit = 4942 
WTRc_limit = 12530 
RTWc_limit = 42799 
CCDLc_limit = 40342 
rwq = 0 
CCDLc_limit_alone = 23994 
WTRc_limit_alone = 9907 
RTWc_limit_alone = 29074 

Commands details: 
total_CMD = 971924 
n_nop = 924363 
Read = 31270 
Write = 0 
L2_Alloc = 0 
L2_WB = 12961 
n_act = 1702 
n_pre = 1686 
n_ref = 94701154270800 
n_req = 38039 
total_req = 44231 

Dual Bus Interface Util: 
issued_total_row = 3388 
issued_total_col = 44231 
Row_Bus_Util =  0.003486 
CoL_Bus_Util = 0.045509 
Either_Row_CoL_Bus_Util = 0.048935 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001219 
queue_avg = 1.169089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16909
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971924 n_nop=919270 n_act=1450 n_pre=1434 n_ref_event=4560869750798743682 n_req=42446 n_rd=34816 n_rd_L2_A=0 n_write=0 n_wr_bk=15008 bw_util=0.1025
n_activity=188950 dram_eff=0.5274
bk0: 2180a 950405i bk1: 2216a 950942i bk2: 2040a 952182i bk3: 2136a 953129i bk4: 2324a 946942i bk5: 2344a 948208i bk6: 2414a 949827i bk7: 2432a 949483i bk8: 2748a 944611i bk9: 2728a 946931i bk10: 2114a 951579i bk11: 2112a 952724i bk12: 1728a 953416i bk13: 1792a 952850i bk14: 1716a 956641i bk15: 1792a 956582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966169
Row_Buffer_Locality_read = 0.983427
Row_Buffer_Locality_write = 0.887418
Bank_Level_Parallism = 2.262917
Bank_Level_Parallism_Col = 2.265745
Bank_Level_Parallism_Ready = 1.210604
write_to_read_ratio_blp_rw_average = 0.534506
GrpLevelPara = 1.587833 

BW Util details:
bwutil = 0.102527 
total_CMD = 971924 
util_bw = 99648 
Wasted_Col = 58662 
Wasted_Row = 9963 
Idle = 803651 

BW Util Bottlenecks: 
RCDc_limit = 5489 
RCDWRc_limit = 3955 
WTRc_limit = 13821 
RTWc_limit = 48289 
CCDLc_limit = 43300 
rwq = 0 
CCDLc_limit_alone = 24940 
WTRc_limit_alone = 10909 
RTWc_limit_alone = 32841 

Commands details: 
total_CMD = 971924 
n_nop = 919270 
Read = 34816 
Write = 0 
L2_Alloc = 0 
L2_WB = 15008 
n_act = 1450 
n_pre = 1434 
n_ref = 4560869750798743682 
n_req = 42446 
total_req = 49824 

Dual Bus Interface Util: 
issued_total_row = 2884 
issued_total_col = 49824 
Row_Bus_Util =  0.002967 
CoL_Bus_Util = 0.051263 
Either_Row_CoL_Bus_Util = 0.054175 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001026 
queue_avg = 1.446267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44627
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971924 n_nop=924402 n_act=1695 n_pre=1679 n_ref_event=0 n_req=38013 n_rd=31244 n_rd_L2_A=0 n_write=0 n_wr_bk=12963 bw_util=0.09097
n_activity=179864 dram_eff=0.4916
bk0: 2216a 952976i bk1: 1820a 953348i bk2: 2128a 953945i bk3: 1732a 954667i bk4: 2344a 950717i bk5: 1902a 953121i bk6: 2484a 950984i bk7: 1894a 953485i bk8: 2728a 948615i bk9: 2034a 951747i bk10: 2176a 953321i bk11: 1544a 956003i bk12: 1792a 954737i bk13: 1368a 958678i bk14: 1792a 957568i bk15: 1290a 960702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955778
Row_Buffer_Locality_read = 0.978204
Row_Buffer_Locality_write = 0.852268
Bank_Level_Parallism = 2.086131
Bank_Level_Parallism_Col = 2.074186
Bank_Level_Parallism_Ready = 1.177199
write_to_read_ratio_blp_rw_average = 0.526383
GrpLevelPara = 1.501279 

BW Util details:
bwutil = 0.090968 
total_CMD = 971924 
util_bw = 88414 
Wasted_Col = 57249 
Wasted_Row = 11548 
Idle = 814713 

BW Util Bottlenecks: 
RCDc_limit = 6863 
RCDWRc_limit = 4821 
WTRc_limit = 11954 
RTWc_limit = 42704 
CCDLc_limit = 39654 
rwq = 0 
CCDLc_limit_alone = 23401 
WTRc_limit_alone = 9462 
RTWc_limit_alone = 28943 

Commands details: 
total_CMD = 971924 
n_nop = 924402 
Read = 31244 
Write = 0 
L2_Alloc = 0 
L2_WB = 12963 
n_act = 1695 
n_pre = 1679 
n_ref = 0 
n_req = 38013 
total_req = 44207 

Dual Bus Interface Util: 
issued_total_row = 3374 
issued_total_col = 44207 
Row_Bus_Util =  0.003471 
CoL_Bus_Util = 0.045484 
Either_Row_CoL_Bus_Util = 0.048895 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001242 
queue_avg = 1.132192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13219
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971924 n_nop=919219 n_act=1444 n_pre=1428 n_ref_event=13984 n_req=42491 n_rd=34854 n_rd_L2_A=0 n_write=0 n_wr_bk=15020 bw_util=0.1026
n_activity=190040 dram_eff=0.5249
bk0: 2216a 950461i bk1: 2182a 951016i bk2: 2128a 953274i bk3: 2048a 953213i bk4: 2344a 948266i bk5: 2334a 948249i bk6: 2432a 950650i bk7: 2418a 949662i bk8: 2728a 947330i bk9: 2754a 943782i bk10: 2176a 952414i bk11: 2050a 950730i bk12: 1792a 953928i bk13: 1744a 953232i bk14: 1792a 956601i bk15: 1716a 955979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966369
Row_Buffer_Locality_read = 0.983560
Row_Buffer_Locality_write = 0.887914
Bank_Level_Parallism = 2.247584
Bank_Level_Parallism_Col = 2.250483
Bank_Level_Parallism_Ready = 1.212783
write_to_read_ratio_blp_rw_average = 0.537282
GrpLevelPara = 1.594111 

BW Util details:
bwutil = 0.102629 
total_CMD = 971924 
util_bw = 99748 
Wasted_Col = 58823 
Wasted_Row = 9936 
Idle = 803417 

BW Util Bottlenecks: 
RCDc_limit = 5586 
RCDWRc_limit = 3958 
WTRc_limit = 13277 
RTWc_limit = 48106 
CCDLc_limit = 42465 
rwq = 0 
CCDLc_limit_alone = 24753 
WTRc_limit_alone = 10603 
RTWc_limit_alone = 33068 

Commands details: 
total_CMD = 971924 
n_nop = 919219 
Read = 34854 
Write = 0 
L2_Alloc = 0 
L2_WB = 15020 
n_act = 1444 
n_pre = 1428 
n_ref = 13984 
n_req = 42491 
total_req = 49874 

Dual Bus Interface Util: 
issued_total_row = 2872 
issued_total_col = 49874 
Row_Bus_Util =  0.002955 
CoL_Bus_Util = 0.051315 
Either_Row_CoL_Bus_Util = 0.054227 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000778 
queue_avg = 1.429819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42982
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971924 n_nop=924572 n_act=1654 n_pre=1638 n_ref_event=0 n_req=37928 n_rd=31162 n_rd_L2_A=0 n_write=0 n_wr_bk=12956 bw_util=0.09078
n_activity=177674 dram_eff=0.4966
bk0: 1818a 952557i bk1: 2188a 952161i bk2: 1720a 955243i bk3: 2136a 953525i bk4: 1888a 953249i bk5: 2352a 950060i bk6: 1880a 954471i bk7: 2488a 951320i bk8: 2020a 951284i bk9: 2736a 948707i bk10: 1580a 956809i bk11: 2112a 952539i bk12: 1368a 958114i bk13: 1792a 955308i bk14: 1292a 961256i bk15: 1792a 957747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956787
Row_Buffer_Locality_read = 0.978981
Row_Buffer_Locality_write = 0.854567
Bank_Level_Parallism = 2.104289
Bank_Level_Parallism_Col = 2.091737
Bank_Level_Parallism_Ready = 1.168061
write_to_read_ratio_blp_rw_average = 0.532733
GrpLevelPara = 1.510705 

BW Util details:
bwutil = 0.090785 
total_CMD = 971924 
util_bw = 88236 
Wasted_Col = 56570 
Wasted_Row = 11053 
Idle = 816065 

BW Util Bottlenecks: 
RCDc_limit = 6628 
RCDWRc_limit = 4733 
WTRc_limit = 11378 
RTWc_limit = 43730 
CCDLc_limit = 39890 
rwq = 0 
CCDLc_limit_alone = 23478 
WTRc_limit_alone = 9053 
RTWc_limit_alone = 29643 

Commands details: 
total_CMD = 971924 
n_nop = 924572 
Read = 31162 
Write = 0 
L2_Alloc = 0 
L2_WB = 12956 
n_act = 1654 
n_pre = 1638 
n_ref = 0 
n_req = 37928 
total_req = 44118 

Dual Bus Interface Util: 
issued_total_row = 3292 
issued_total_col = 44118 
Row_Bus_Util =  0.003387 
CoL_Bus_Util = 0.045392 
Either_Row_CoL_Bus_Util = 0.048720 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001225 
queue_avg = 1.150823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15082
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971924 n_nop=919481 n_act=1415 n_pre=1399 n_ref_event=94701156861968 n_req=42305 n_rd=34690 n_rd_L2_A=0 n_write=0 n_wr_bk=14986 bw_util=0.1022
n_activity=187233 dram_eff=0.5306
bk0: 2182a 951070i bk1: 2160a 951990i bk2: 2036a 953282i bk3: 2136a 952864i bk4: 2326a 948044i bk5: 2352a 948802i bk6: 2418a 950023i bk7: 2432a 949583i bk8: 2738a 945075i bk9: 2736a 946683i bk10: 2038a 951459i bk11: 2112a 951243i bk12: 1740a 952980i bk13: 1792a 952999i bk14: 1700a 956352i bk15: 1792a 957427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966907
Row_Buffer_Locality_read = 0.984232
Row_Buffer_Locality_write = 0.887984
Bank_Level_Parallism = 2.269152
Bank_Level_Parallism_Col = 2.264392
Bank_Level_Parallism_Ready = 1.212834
write_to_read_ratio_blp_rw_average = 0.532865
GrpLevelPara = 1.600756 

BW Util details:
bwutil = 0.102222 
total_CMD = 971924 
util_bw = 99352 
Wasted_Col = 57833 
Wasted_Row = 9135 
Idle = 805604 

BW Util Bottlenecks: 
RCDc_limit = 5255 
RCDWRc_limit = 3980 
WTRc_limit = 14101 
RTWc_limit = 46751 
CCDLc_limit = 42059 
rwq = 0 
CCDLc_limit_alone = 24455 
WTRc_limit_alone = 11145 
RTWc_limit_alone = 32103 

Commands details: 
total_CMD = 971924 
n_nop = 919481 
Read = 34690 
Write = 0 
L2_Alloc = 0 
L2_WB = 14986 
n_act = 1415 
n_pre = 1399 
n_ref = 94701156861968 
n_req = 42305 
total_req = 49676 

Dual Bus Interface Util: 
issued_total_row = 2814 
issued_total_col = 49676 
Row_Bus_Util =  0.002895 
CoL_Bus_Util = 0.051111 
Either_Row_CoL_Bus_Util = 0.053958 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000896 
queue_avg = 1.453127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95464, Miss = 14512, Miss_rate = 0.152, Pending_hits = 6723, Reservation_fails = 5422
L2_cache_bank[1]: Access = 83304, Miss = 17604, Miss_rate = 0.211, Pending_hits = 8076, Reservation_fails = 5442
L2_cache_bank[2]: Access = 101686, Miss = 17596, Miss_rate = 0.173, Pending_hits = 7335, Reservation_fails = 5079
L2_cache_bank[3]: Access = 82936, Miss = 17552, Miss_rate = 0.212, Pending_hits = 7792, Reservation_fails = 6884
L2_cache_bank[4]: Access = 82468, Miss = 17660, Miss_rate = 0.214, Pending_hits = 7779, Reservation_fails = 4363
L2_cache_bank[5]: Access = 95504, Miss = 14416, Miss_rate = 0.151, Pending_hits = 7031, Reservation_fails = 6412
L2_cache_bank[6]: Access = 82208, Miss = 17608, Miss_rate = 0.214, Pending_hits = 7425, Reservation_fails = 4520
L2_cache_bank[7]: Access = 102274, Miss = 17594, Miss_rate = 0.172, Pending_hits = 7696, Reservation_fails = 6060
L2_cache_bank[8]: Access = 94682, Miss = 14408, Miss_rate = 0.152, Pending_hits = 6742, Reservation_fails = 5234
L2_cache_bank[9]: Access = 82496, Miss = 17596, Miss_rate = 0.213, Pending_hits = 7868, Reservation_fails = 5357
L2_cache_bank[10]: Access = 102016, Miss = 17528, Miss_rate = 0.172, Pending_hits = 7495, Reservation_fails = 4596
L2_cache_bank[11]: Access = 81672, Miss = 17512, Miss_rate = 0.214, Pending_hits = 7317, Reservation_fails = 4562
L2_total_cache_accesses = 1086710
L2_total_cache_misses = 201586
L2_total_cache_miss_rate = 0.1855
L2_total_cache_pending_hits = 89279
L2_total_cache_reservation_fails = 63931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 578009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 83093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 147001
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1775
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30966
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6186
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 54925
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2055
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 856396
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 190392
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39892
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2167
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 54924
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1086710
icnt_total_pkts_simt_to_mem=414479
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.46017
	minimum = 5
	maximum = 42
Network latency average = 5.44469
	minimum = 5
	maximum = 41
Slowest packet = 1405423
Flit latency average = 5.67614
	minimum = 5
	maximum = 40
Slowest flit = 1500542
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0136308
	minimum = 0.00437698 (at node 5)
	maximum = 0.0451166 (at node 22)
Accepted packet rate average = 0.0136308
	minimum = 0.00364748 (at node 20)
	maximum = 0.0212115 (at node 6)
Injected flit rate average = 0.0144039
	minimum = 0.00524677 (at node 5)
	maximum = 0.0451166 (at node 22)
Accepted flit rate average= 0.0144039
	minimum = 0.00420864 (at node 20)
	maximum = 0.0212115 (at node 6)
Injected packet length average = 1.05672
Accepted packet length average = 1.05672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0323 (23 samples)
	minimum = 5 (23 samples)
	maximum = 248.478 (23 samples)
Network latency average = 18.0179 (23 samples)
	minimum = 5 (23 samples)
	maximum = 245.696 (23 samples)
Flit latency average = 17.3372 (23 samples)
	minimum = 5 (23 samples)
	maximum = 245 (23 samples)
Fragmentation average = 0.000976937 (23 samples)
	minimum = 0 (23 samples)
	maximum = 53.2174 (23 samples)
Injected packet rate average = 0.0724001 (23 samples)
	minimum = 0.0276291 (23 samples)
	maximum = 0.184002 (23 samples)
Accepted packet rate average = 0.0724001 (23 samples)
	minimum = 0.0267305 (23 samples)
	maximum = 0.107566 (23 samples)
Injected flit rate average = 0.0773021 (23 samples)
	minimum = 0.0360949 (23 samples)
	maximum = 0.184178 (23 samples)
Accepted flit rate average = 0.0773021 (23 samples)
	minimum = 0.0362749 (23 samples)
	maximum = 0.107566 (23 samples)
Injected packet size average = 1.06771 (23 samples)
Accepted packet size average = 1.06771 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 34 sec (274 sec)
gpgpu_simulation_rate = 495669 (inst/sec)
gpgpu_simulation_rate = 2687 (cycle/sec)
gpgpu_silicon_slowdown = 260513x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (24,24,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 23890
gpu_sim_insn = 13713408
gpu_ipc =     574.0229
gpu_tot_sim_cycle = 760212
gpu_tot_sim_insn = 149526976
gpu_tot_ipc =     196.6912
gpu_tot_issued_cta = 6320
gpu_occupancy = 77.9031% 
gpu_tot_occupancy = 36.9122% 
max_total_param_size = 0
gpu_stall_dramfull = 78599
gpu_stall_icnt2sh    = 192281
partiton_level_parallism =       1.3242
partiton_level_parallism_total  =       0.4616
partiton_level_parallism_util =       1.9326
partiton_level_parallism_util_total  =       1.8193
L2_BW  =     101.3654 GB/Sec
L2_BW_total  =      35.2059 GB/Sec
gpu_total_sim_rate=503457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2438168
	L1I_total_cache_misses = 32639
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24913
L1D_cache:
	L1D_cache_core[0]: Access = 27264, Miss = 16296, Miss_rate = 0.598, Pending_hits = 1737, Reservation_fails = 10430
	L1D_cache_core[1]: Access = 27312, Miss = 16334, Miss_rate = 0.598, Pending_hits = 1606, Reservation_fails = 8812
	L1D_cache_core[2]: Access = 27313, Miss = 16196, Miss_rate = 0.593, Pending_hits = 1488, Reservation_fails = 8997
	L1D_cache_core[3]: Access = 27392, Miss = 16553, Miss_rate = 0.604, Pending_hits = 1626, Reservation_fails = 7789
	L1D_cache_core[4]: Access = 27154, Miss = 15872, Miss_rate = 0.585, Pending_hits = 1730, Reservation_fails = 6110
	L1D_cache_core[5]: Access = 27170, Miss = 16483, Miss_rate = 0.607, Pending_hits = 1480, Reservation_fails = 8883
	L1D_cache_core[6]: Access = 26834, Miss = 15717, Miss_rate = 0.586, Pending_hits = 1723, Reservation_fails = 8046
	L1D_cache_core[7]: Access = 26770, Miss = 15707, Miss_rate = 0.587, Pending_hits = 2156, Reservation_fails = 9764
	L1D_cache_core[8]: Access = 27152, Miss = 16323, Miss_rate = 0.601, Pending_hits = 1736, Reservation_fails = 10269
	L1D_cache_core[9]: Access = 27361, Miss = 16316, Miss_rate = 0.596, Pending_hits = 1684, Reservation_fails = 8991
	L1D_cache_core[10]: Access = 27200, Miss = 16192, Miss_rate = 0.595, Pending_hits = 1601, Reservation_fails = 8186
	L1D_cache_core[11]: Access = 27440, Miss = 16072, Miss_rate = 0.586, Pending_hits = 1784, Reservation_fails = 7544
	L1D_cache_core[12]: Access = 26913, Miss = 16308, Miss_rate = 0.606, Pending_hits = 1757, Reservation_fails = 9925
	L1D_cache_core[13]: Access = 27233, Miss = 16050, Miss_rate = 0.589, Pending_hits = 1948, Reservation_fails = 8582
	L1D_cache_core[14]: Access = 27008, Miss = 16342, Miss_rate = 0.605, Pending_hits = 1623, Reservation_fails = 7334
	L1D_total_cache_accesses = 407516
	L1D_total_cache_misses = 242761
	L1D_total_cache_miss_rate = 0.5957
	L1D_total_cache_pending_hits = 25679
	L1D_total_cache_reservation_fails = 129662
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148236
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 129592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148146
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2405529
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32639
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24913
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104412
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2438168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 115223
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 96
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14273
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24913
ctas_completed 6320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20595, 16440, 7998, 7998, 7998, 7998, 7998, 7998, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 
gpgpu_n_tot_thrd_icount = 154283520
gpgpu_n_tot_w_icount = 4821360
gpgpu_n_stall_shd_mem = 261460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 236443
gpgpu_n_mem_write_global = 104412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849664
gpgpu_n_store_insn = 1670592
gpgpu_n_shmem_insn = 54463296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13204
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:949714	W0_Idle:5112907	W0_Scoreboard:5190009	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2435742	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1891544 {8:236443,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7517664 {72:104412,}
traffic_breakdown_coretomem[INST_ACC_R] = 80384 {8:10048,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37830880 {40:945772,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670592 {8:208824,}
traffic_breakdown_memtocore[INST_ACC_R] = 1607680 {40:40192,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 62 
mrq_lat_table:86574 	30705 	20835 	22969 	37015 	31122 	19140 	5284 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	655149 	434143 	64432 	902 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9341 	543 	145 	309017 	15794 	12449 	3009 	619 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	120776 	159373 	157668 	206269 	385039 	125289 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	628 	239 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19068     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.775510 24.065041 14.734694 51.018867 12.557789 35.775280 14.029240 26.601694 12.887805 32.288288 16.957626 46.771931 29.274193 89.500000 42.789474 142.875000 
dram[1]: 23.853449 25.084745 40.523811 38.628571 21.978102 35.775280 20.551020 30.435644 17.043690 29.138212 22.389830 45.186440 39.172413 96.384613 67.468750 142.875000 
dram[2]: 25.067797 12.078125 46.827587 14.442953 31.504950 13.692307 27.486956 13.819767 33.495327 13.089552 41.253731 16.058823 104.416664 28.281250 144.250000 39.950001 
dram[3]: 25.282051 22.626017 39.362320 40.967743 33.494736 22.087591 30.058252 21.304964 29.138212 17.325123 46.847458 22.696428 96.384613 40.946430 144.250000 66.750000 
dram[4]: 12.206349 26.232143 15.781022 47.438595 12.747422 35.098900 14.293413 27.339130 12.827586 34.941746 18.622641 39.791046 28.265625 96.461540 50.625000 142.875000 
dram[5]: 22.966942 29.059999 41.016129 40.358208 22.385185 34.344086 20.712328 32.357895 17.277227 29.219513 25.707071 46.771931 36.887096 89.571426 62.852940 142.875000 
average row locality = 255943/9528 = 26.862196
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       665       976       701       976       810      1168       803      1150       884      1312       654       948       592       916       534       828 
dram[1]:       888       976       916       976      1083      1168      1082      1124      1244      1312       918       948       817       916       768       828 
dram[2]:       972       673       984       693      1164       816      1162       793      1312       883       984       618       916       592       840       521 
dram[3]:       972       900       984       907      1164      1092      1136      1070      1312      1245       984       881       916       822       840       755 
dram[4]:       669       980       701       976       806      1172       804      1152       875      1318       646       948       588       920       531       828 
dram[5]:       899       980       908       976      1090      1172      1079      1124      1238      1316       885       948       818       920       761       828 
total dram writes = 89640
bank skew: 1318/521 = 2.53
chip skew: 15980/13914 = 1.15
average mf latency per bank:
dram[0]:       6129      2701      5589      2879      4971      2669      5389      2877      4666      2661      4481      2435      3844      1687      4430      1684
dram[1]:       4795      2619      4709      2806      4675      2606      5158      2878      4110      2584      4377      2368      3725      1816      3914      1641
dram[2]:       2743      5863      2805      5807      2621      4791      2788      5279      2691      4412      2495      4369      1712      3555      1657      4272
dram[3]:       2695      4320      2795      4420      2653      4180      2872      4968      2610      4024      2412      4218      1789      3523      1598      3725
dram[4]:       6769      2711      6137      2931      5119      2644      5276      2854      4620      2606      4351      2513      3885      1722      4619      1714
dram[5]:       4781      2652      4669      2887      4419      2609      4870      2936      4168      2548      4236      2394      3837      1756      4021      1655
maximum mf latency per bank:
dram[0]:        761       507       919       550      1005       907      1197       831       939      1042       678       977       696       985       654       769
dram[1]:        777       446       870       507       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:        538       684       590       980       708      1016       639      1182      1011       954       973       772       912       797       770       608
dram[3]:        475       749       488       727       958       926       723       962       997       977      1130      1059       934      1056       674       933
dram[4]:        748       510       930       612       955       883      1116       723       958      1036       637       996       719      1012       733       795
dram[5]:        756       496       718       513      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003458 n_nop=952896 n_act=1742 n_pre=1726 n_ref_event=94701154270800 n_req=40485 n_rd=33238 n_rd_L2_A=0 n_write=0 n_wr_bk=13917 bw_util=0.09398
n_activity=190430 dram_eff=0.4952
bk0: 1950a 983124i bk1: 2472a 981336i bk2: 1774a 986395i bk3: 2216a 984160i bk4: 2040a 982192i bk5: 2600a 979055i bk6: 1942a 985364i bk7: 2564a 982439i bk8: 2146a 981045i bk9: 2928a 977251i bk10: 1650a 987084i bk11: 2192a 983402i bk12: 1500a 989498i bk13: 2048a 985357i bk14: 1344a 991622i bk15: 1872a 987709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957243
Row_Buffer_Locality_read = 0.979451
Row_Buffer_Locality_write = 0.855388
Bank_Level_Parallism = 2.112503
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.178750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093985 
total_CMD = 1003458 
util_bw = 94310 
Wasted_Col = 60847 
Wasted_Row = 11802 
Idle = 836499 

BW Util Bottlenecks: 
RCDc_limit = 6764 
RCDWRc_limit = 5095 
WTRc_limit = 13461 
RTWc_limit = 46690 
CCDLc_limit = 43633 
rwq = 0 
CCDLc_limit_alone = 25599 
WTRc_limit_alone = 10600 
RTWc_limit_alone = 31517 

Commands details: 
total_CMD = 1003458 
n_nop = 952896 
Read = 33238 
Write = 0 
L2_Alloc = 0 
L2_WB = 13917 
n_act = 1742 
n_pre = 1726 
n_ref = 94701154270800 
n_req = 40485 
total_req = 47155 

Dual Bus Interface Util: 
issued_total_row = 3468 
issued_total_col = 47155 
Row_Bus_Util =  0.003456 
CoL_Bus_Util = 0.046992 
Either_Row_CoL_Bus_Util = 0.050388 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001206 
queue_avg = 1.186430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003458 n_nop=947789 n_act=1493 n_pre=1477 n_ref_event=4560869750798743682 n_req=44900 n_rd=36792 n_rd_L2_A=0 n_write=0 n_wr_bk=15964 bw_util=0.1051
n_activity=199465 dram_eff=0.529
bk0: 2312a 980545i bk1: 2472a 980433i bk2: 2088a 982957i bk3: 2216a 983508i bk4: 2456a 976505i bk5: 2600a 976752i bk6: 2462a 980927i bk7: 2512a 980273i bk8: 2852a 974973i bk9: 2928a 975830i bk10: 2162a 982613i bk11: 2192a 983501i bk12: 1856a 983921i bk13: 2048a 982594i bk14: 1764a 987575i bk15: 1872a 987140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967060
Row_Buffer_Locality_read = 0.984290
Row_Buffer_Locality_write = 0.888875
Bank_Level_Parallism = 2.274845
Bank_Level_Parallism_Col = 2.275060
Bank_Level_Parallism_Ready = 1.213035
write_to_read_ratio_blp_rw_average = 0.539013
GrpLevelPara = 1.589959 

BW Util details:
bwutil = 0.105148 
total_CMD = 1003458 
util_bw = 105512 
Wasted_Col = 62249 
Wasted_Row = 10025 
Idle = 825672 

BW Util Bottlenecks: 
RCDc_limit = 5501 
RCDWRc_limit = 4100 
WTRc_limit = 14851 
RTWc_limit = 52110 
CCDLc_limit = 46191 
rwq = 0 
CCDLc_limit_alone = 26361 
WTRc_limit_alone = 11695 
RTWc_limit_alone = 35436 

Commands details: 
total_CMD = 1003458 
n_nop = 947789 
Read = 36792 
Write = 0 
L2_Alloc = 0 
L2_WB = 15964 
n_act = 1493 
n_pre = 1477 
n_ref = 4560869750798743682 
n_req = 44900 
total_req = 52756 

Dual Bus Interface Util: 
issued_total_row = 2970 
issued_total_col = 52756 
Row_Bus_Util =  0.002960 
CoL_Bus_Util = 0.052574 
Either_Row_CoL_Bus_Util = 0.055477 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001024 
queue_avg = 1.458762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45876
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003458 n_nop=952917 n_act=1739 n_pre=1723 n_ref_event=0 n_req=40469 n_rd=33220 n_rd_L2_A=0 n_write=0 n_wr_bk=13923 bw_util=0.09396
n_activity=190452 dram_eff=0.4951
bk0: 2472a 982317i bk1: 1956a 983677i bk2: 2224a 984451i bk3: 1764a 985742i bk4: 2600a 979800i bk5: 2030a 983383i bk6: 2580a 981708i bk7: 1926a 984649i bk8: 2928a 977639i bk9: 2138a 981940i bk10: 2272a 984000i bk11: 1576a 987241i bk12: 2048a 984266i bk13: 1496a 988930i bk14: 1888a 988156i bk15: 1322a 991421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957375
Row_Buffer_Locality_read = 0.979440
Row_Buffer_Locality_write = 0.856256
Bank_Level_Parallism = 2.102949
Bank_Level_Parallism_Col = 2.090905
Bank_Level_Parallism_Ready = 1.180242
write_to_read_ratio_blp_rw_average = 0.530458
GrpLevelPara = 1.503916 

BW Util details:
bwutil = 0.093961 
total_CMD = 1003458 
util_bw = 94286 
Wasted_Col = 60704 
Wasted_Row = 11690 
Idle = 836778 

BW Util Bottlenecks: 
RCDc_limit = 6887 
RCDWRc_limit = 4965 
WTRc_limit = 12976 
RTWc_limit = 46211 
CCDLc_limit = 42658 
rwq = 0 
CCDLc_limit_alone = 24893 
WTRc_limit_alone = 10235 
RTWc_limit_alone = 31187 

Commands details: 
total_CMD = 1003458 
n_nop = 952917 
Read = 33220 
Write = 0 
L2_Alloc = 0 
L2_WB = 13923 
n_act = 1739 
n_pre = 1723 
n_ref = 0 
n_req = 40469 
total_req = 47143 

Dual Bus Interface Util: 
issued_total_row = 3462 
issued_total_col = 47143 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.046981 
Either_Row_CoL_Bus_Util = 0.050367 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.001266 
queue_avg = 1.155808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15581
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003458 n_nop=947724 n_act=1489 n_pre=1473 n_ref_event=13984 n_req=44955 n_rd=36838 n_rd_L2_A=0 n_write=0 n_wr_bk=15980 bw_util=0.1053
n_activity=200934 dram_eff=0.5257
bk0: 2472a 979736i bk1: 2322a 981092i bk2: 2224a 983742i bk3: 2080a 983987i bk4: 2600a 977012i bk5: 2466a 978655i bk6: 2528a 981330i bk7: 2450a 980794i bk8: 2928a 976408i bk9: 2858a 974151i bk10: 2272a 983143i bk11: 2082a 981881i bk12: 2048a 983647i bk13: 1872a 983528i bk14: 1888a 987063i bk15: 1748a 986785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967212
Row_Buffer_Locality_read = 0.984364
Row_Buffer_Locality_write = 0.889368
Bank_Level_Parallism = 2.254524
Bank_Level_Parallism_Col = 2.255589
Bank_Level_Parallism_Ready = 1.215155
write_to_read_ratio_blp_rw_average = 0.540153
GrpLevelPara = 1.594802 

BW Util details:
bwutil = 0.105272 
total_CMD = 1003458 
util_bw = 105636 
Wasted_Col = 62530 
Wasted_Row = 10063 
Idle = 825229 

BW Util Bottlenecks: 
RCDc_limit = 5617 
RCDWRc_limit = 4126 
WTRc_limit = 14452 
RTWc_limit = 51711 
CCDLc_limit = 45251 
rwq = 0 
CCDLc_limit_alone = 26159 
WTRc_limit_alone = 11537 
RTWc_limit_alone = 35534 

Commands details: 
total_CMD = 1003458 
n_nop = 947724 
Read = 36838 
Write = 0 
L2_Alloc = 0 
L2_WB = 15980 
n_act = 1489 
n_pre = 1473 
n_ref = 13984 
n_req = 44955 
total_req = 52818 

Dual Bus Interface Util: 
issued_total_row = 2962 
issued_total_col = 52818 
Row_Bus_Util =  0.002952 
CoL_Bus_Util = 0.052636 
Either_Row_CoL_Bus_Util = 0.055542 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000825 
queue_avg = 1.447926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44793
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003458 n_nop=953107 n_act=1694 n_pre=1678 n_ref_event=0 n_req=40375 n_rd=33130 n_rd_L2_A=0 n_write=0 n_wr_bk=13914 bw_util=0.09376
n_activity=188139 dram_eff=0.5001
bk0: 1946a 982908i bk1: 2448a 981218i bk2: 1768a 986186i bk3: 2216a 984190i bk4: 2016a 983412i bk5: 2608a 978931i bk6: 1928a 985660i bk7: 2568a 982112i bk8: 2116a 981493i bk9: 2940a 977885i bk10: 1628a 987856i bk11: 2192a 983438i bk12: 1496a 988537i bk13: 2048a 984774i bk14: 1340a 991998i bk15: 1872a 988252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958415
Row_Buffer_Locality_read = 0.980199
Row_Buffer_Locality_write = 0.858799
Bank_Level_Parallism = 2.120917
Bank_Level_Parallism_Col = 2.107844
Bank_Level_Parallism_Ready = 1.169441
write_to_read_ratio_blp_rw_average = 0.536791
GrpLevelPara = 1.510581 

BW Util details:
bwutil = 0.093764 
total_CMD = 1003458 
util_bw = 94088 
Wasted_Col = 60106 
Wasted_Row = 11157 
Idle = 838107 

BW Util Bottlenecks: 
RCDc_limit = 6640 
RCDWRc_limit = 4871 
WTRc_limit = 12335 
RTWc_limit = 47418 
CCDLc_limit = 43042 
rwq = 0 
CCDLc_limit_alone = 25045 
WTRc_limit_alone = 9772 
RTWc_limit_alone = 31984 

Commands details: 
total_CMD = 1003458 
n_nop = 953107 
Read = 33130 
Write = 0 
L2_Alloc = 0 
L2_WB = 13914 
n_act = 1694 
n_pre = 1678 
n_ref = 0 
n_req = 40375 
total_req = 47044 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 47044 
Row_Bus_Util =  0.003360 
CoL_Bus_Util = 0.046882 
Either_Row_CoL_Bus_Util = 0.050177 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001291 
queue_avg = 1.175364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17536
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003458 n_nop=948005 n_act=1455 n_pre=1439 n_ref_event=94701156861968 n_req=44759 n_rd=36666 n_rd_L2_A=0 n_write=0 n_wr_bk=15942 bw_util=0.1049
n_activity=197842 dram_eff=0.5318
bk0: 2318a 981139i bk1: 2416a 981146i bk2: 2084a 984051i bk3: 2216a 983370i bk4: 2462a 978336i bk5: 2608a 977566i bk6: 2466a 981108i bk7: 2512a 980293i bk8: 2834a 975446i bk9: 2936a 975669i bk10: 2086a 982562i bk11: 2192a 982077i bk12: 1868a 983504i bk13: 2048a 982808i bk14: 1748a 987359i bk15: 1872a 988150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967828
Row_Buffer_Locality_read = 0.985054
Row_Buffer_Locality_write = 0.889781
Bank_Level_Parallism = 2.274460
Bank_Level_Parallism_Col = 2.268101
Bank_Level_Parallism_Ready = 1.211923
write_to_read_ratio_blp_rw_average = 0.537434
GrpLevelPara = 1.601843 

BW Util details:
bwutil = 0.104853 
total_CMD = 1003458 
util_bw = 105216 
Wasted_Col = 61422 
Wasted_Row = 9215 
Idle = 827605 

BW Util Bottlenecks: 
RCDc_limit = 5263 
RCDWRc_limit = 4118 
WTRc_limit = 15043 
RTWc_limit = 50574 
CCDLc_limit = 44834 
rwq = 0 
CCDLc_limit_alone = 25846 
WTRc_limit_alone = 11870 
RTWc_limit_alone = 34759 

Commands details: 
total_CMD = 1003458 
n_nop = 948005 
Read = 36666 
Write = 0 
L2_Alloc = 0 
L2_WB = 15942 
n_act = 1455 
n_pre = 1439 
n_ref = 94701156861968 
n_req = 44759 
total_req = 52608 

Dual Bus Interface Util: 
issued_total_row = 2894 
issued_total_col = 52608 
Row_Bus_Util =  0.002884 
CoL_Bus_Util = 0.052427 
Either_Row_CoL_Bus_Util = 0.055262 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000884 
queue_avg = 1.464574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100364, Miss = 15192, Miss_rate = 0.151, Pending_hits = 6964, Reservation_fails = 5432
L2_cache_bank[1]: Access = 92608, Miss = 18892, Miss_rate = 0.204, Pending_hits = 8690, Reservation_fails = 5458
L2_cache_bank[2]: Access = 114146, Miss = 18284, Miss_rate = 0.160, Pending_hits = 7547, Reservation_fails = 5084
L2_cache_bank[3]: Access = 92184, Miss = 18840, Miss_rate = 0.204, Pending_hits = 8273, Reservation_fails = 6896
L2_cache_bank[4]: Access = 92076, Miss = 19012, Miss_rate = 0.206, Pending_hits = 8364, Reservation_fails = 4376
L2_cache_bank[5]: Access = 100212, Miss = 15040, Miss_rate = 0.150, Pending_hits = 7277, Reservation_fails = 6651
L2_cache_bank[6]: Access = 91772, Miss = 18960, Miss_rate = 0.207, Pending_hits = 7954, Reservation_fails = 4534
L2_cache_bank[7]: Access = 114626, Miss = 18226, Miss_rate = 0.159, Pending_hits = 7928, Reservation_fails = 6179
L2_cache_bank[8]: Access = 99266, Miss = 15080, Miss_rate = 0.152, Pending_hits = 6994, Reservation_fails = 5240
L2_cache_bank[9]: Access = 92168, Miss = 18892, Miss_rate = 0.205, Pending_hits = 8497, Reservation_fails = 5487
L2_cache_bank[10]: Access = 114172, Miss = 18216, Miss_rate = 0.160, Pending_hits = 7704, Reservation_fails = 4599
L2_cache_bank[11]: Access = 91224, Miss = 18800, Miss_rate = 0.206, Pending_hits = 7817, Reservation_fails = 4579
L2_total_cache_accesses = 1194818
L2_total_cache_misses = 213434
L2_total_cache_miss_rate = 0.1786
L2_total_cache_pending_hits = 94009
L2_total_cache_reservation_fails = 64515
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 650887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 155880
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 205274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1775
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31186
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6246
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 690
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55393
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2070
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 945772
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208824
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2283
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55392
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1194818
icnt_total_pkts_simt_to_mem=455330
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.6681
	minimum = 5
	maximum = 233
Network latency average = 52.9037
	minimum = 5
	maximum = 225
Slowest packet = 1407887
Flit latency average = 49.9979
	minimum = 5
	maximum = 225
Slowest flit = 1528590
Fragmentation average = 0.00204661
	minimum = 0
	maximum = 87
Injected packet rate average = 0.216646
	minimum = 0.0822101 (at node 11)
	maximum = 0.521557 (at node 17)
Accepted packet rate average = 0.216646
	minimum = 0.0586856 (at node 23)
	maximum = 0.31846 (at node 5)
Injected flit rate average = 0.230933
	minimum = 0.10766 (at node 11)
	maximum = 0.521557 (at node 17)
Accepted flit rate average= 0.230933
	minimum = 0.0801172 (at node 23)
	maximum = 0.31846 (at node 5)
Injected packet length average = 1.06595
Accepted packet length average = 1.06595
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6004 (24 samples)
	minimum = 5 (24 samples)
	maximum = 247.833 (24 samples)
Network latency average = 19.4715 (24 samples)
	minimum = 5 (24 samples)
	maximum = 244.833 (24 samples)
Flit latency average = 18.698 (24 samples)
	minimum = 5 (24 samples)
	maximum = 244.167 (24 samples)
Fragmentation average = 0.00102151 (24 samples)
	minimum = 0 (24 samples)
	maximum = 54.625 (24 samples)
Injected packet rate average = 0.0784104 (24 samples)
	minimum = 0.0299033 (24 samples)
	maximum = 0.198067 (24 samples)
Accepted packet rate average = 0.0784104 (24 samples)
	minimum = 0.028062 (24 samples)
	maximum = 0.116353 (24 samples)
Injected flit rate average = 0.0837034 (24 samples)
	minimum = 0.0390768 (24 samples)
	maximum = 0.198236 (24 samples)
Accepted flit rate average = 0.0837034 (24 samples)
	minimum = 0.0381017 (24 samples)
	maximum = 0.116353 (24 samples)
Injected packet size average = 1.0675 (24 samples)
Accepted packet size average = 1.0675 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 57 sec (297 sec)
gpgpu_simulation_rate = 503457 (inst/sec)
gpgpu_simulation_rate = 2559 (cycle/sec)
gpgpu_silicon_slowdown = 273544x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 27563
gpu_sim_insn = 19880
gpu_ipc =       0.7213
gpu_tot_sim_cycle = 787775
gpu_tot_sim_insn = 149546856
gpu_tot_ipc =     189.8345
gpu_tot_issued_cta = 6321
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.7932% 
max_total_param_size = 0
gpu_stall_dramfull = 78599
gpu_stall_icnt2sh    = 192281
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4455
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8191
L2_BW  =       0.1154 GB/Sec
L2_BW_total  =      33.9781 GB/Sec
gpu_total_sim_rate=500156

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2439840
	L1I_total_cache_misses = 32651
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24913
L1D_cache:
	L1D_cache_core[0]: Access = 27264, Miss = 16296, Miss_rate = 0.598, Pending_hits = 1737, Reservation_fails = 10430
	L1D_cache_core[1]: Access = 27312, Miss = 16334, Miss_rate = 0.598, Pending_hits = 1606, Reservation_fails = 8812
	L1D_cache_core[2]: Access = 27313, Miss = 16196, Miss_rate = 0.593, Pending_hits = 1488, Reservation_fails = 8997
	L1D_cache_core[3]: Access = 27392, Miss = 16553, Miss_rate = 0.604, Pending_hits = 1626, Reservation_fails = 7789
	L1D_cache_core[4]: Access = 27154, Miss = 15872, Miss_rate = 0.585, Pending_hits = 1730, Reservation_fails = 6110
	L1D_cache_core[5]: Access = 27170, Miss = 16483, Miss_rate = 0.607, Pending_hits = 1480, Reservation_fails = 8883
	L1D_cache_core[6]: Access = 26834, Miss = 15717, Miss_rate = 0.586, Pending_hits = 1723, Reservation_fails = 8046
	L1D_cache_core[7]: Access = 26770, Miss = 15707, Miss_rate = 0.587, Pending_hits = 2156, Reservation_fails = 9764
	L1D_cache_core[8]: Access = 27152, Miss = 16323, Miss_rate = 0.601, Pending_hits = 1736, Reservation_fails = 10269
	L1D_cache_core[9]: Access = 27361, Miss = 16316, Miss_rate = 0.596, Pending_hits = 1684, Reservation_fails = 8991
	L1D_cache_core[10]: Access = 27231, Miss = 16208, Miss_rate = 0.595, Pending_hits = 1601, Reservation_fails = 8186
	L1D_cache_core[11]: Access = 27440, Miss = 16072, Miss_rate = 0.586, Pending_hits = 1784, Reservation_fails = 7544
	L1D_cache_core[12]: Access = 26913, Miss = 16308, Miss_rate = 0.606, Pending_hits = 1757, Reservation_fails = 9925
	L1D_cache_core[13]: Access = 27233, Miss = 16050, Miss_rate = 0.589, Pending_hits = 1948, Reservation_fails = 8582
	L1D_cache_core[14]: Access = 27008, Miss = 16342, Miss_rate = 0.605, Pending_hits = 1623, Reservation_fails = 7334
	L1D_total_cache_accesses = 407547
	L1D_total_cache_misses = 242777
	L1D_total_cache_miss_rate = 0.5957
	L1D_total_cache_pending_hits = 25679
	L1D_total_cache_reservation_fails = 129662
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148242
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 129592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2407189
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32651
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24913
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303120
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104427
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2439840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 115223
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 96
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14273
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24913
ctas_completed 6321, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20595, 16440, 7998, 7998, 7998, 7998, 7998, 7998, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 
gpgpu_n_tot_thrd_icount = 154377888
gpgpu_n_tot_w_icount = 4824309
gpgpu_n_stall_shd_mem = 261964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 236459
gpgpu_n_mem_write_global = 104427
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849920
gpgpu_n_store_insn = 1670832
gpgpu_n_shmem_insn = 54467992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13204
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:949714	W0_Idle:5145352	W0_Scoreboard:5209739	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:262179	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2438691	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1891672 {8:236459,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7518744 {72:104427,}
traffic_breakdown_coretomem[INST_ACC_R] = 80480 {8:10060,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37833440 {40:945836,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670832 {8:208854,}
traffic_breakdown_memtocore[INST_ACC_R] = 1609600 {40:40240,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 62 
mrq_lat_table:86600 	30709 	20835 	22969 	37030 	31122 	19140 	5284 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	655243 	434143 	64432 	902 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9353 	543 	145 	309048 	15794 	12449 	3009 	619 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	120870 	159373 	157668 	206269 	385039 	125289 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	639 	239 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       160       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       160       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21082     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     17796     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19068     13353     21096     15581     33532     17807     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.775510 24.065041 14.734694 51.018867 12.557789 35.775280 14.029240 26.601694 12.887805 32.288288 16.957626 46.771931 29.274193 89.500000 42.789474 142.875000 
dram[1]: 23.683762 25.084745 40.523811 38.628571 21.978102 35.775280 20.551020 30.435644 17.043690 29.138212 22.389830 45.186440 39.189655 96.384613 67.468750 142.875000 
dram[2]: 24.924370 12.078125 46.827587 14.442953 31.504950 13.692307 27.486956 13.819767 33.495327 13.089552 41.253731 16.058823 104.500000 28.281250 144.250000 39.950001 
dram[3]: 25.135593 22.626017 39.362320 40.967743 33.494736 22.087591 30.058252 21.304964 29.138212 17.325123 46.847458 22.696428 96.461540 40.946430 144.250000 66.750000 
dram[4]: 12.184211 26.232143 15.781022 47.438595 12.747422 35.098900 14.293413 27.339130 12.827586 34.941746 18.622641 39.791046 28.296875 96.461540 50.625000 142.875000 
dram[5]: 22.844263 29.059999 41.016129 40.358208 22.385185 34.344086 20.712328 32.357895 17.277227 29.219513 25.707071 46.771931 36.919353 89.571426 62.852940 142.875000 
average row locality = 255988/9533 = 26.852827
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       665       976       701       976       810      1168       803      1150       884      1312       654       948       592       916       534       828 
dram[1]:       888       976       916       976      1083      1168      1082      1124      1244      1312       918       948       818       916       768       828 
dram[2]:       972       673       984       693      1164       816      1162       793      1312       883       984       618       920       592       840       521 
dram[3]:       972       900       984       907      1164      1092      1136      1070      1312      1245       984       881       920       822       840       755 
dram[4]:       669       980       701       976       806      1172       804      1152       875      1318       646       948       592       920       531       828 
dram[5]:       899       980       908       976      1090      1172      1079      1124      1238      1316       885       948       822       920       761       828 
total dram writes = 89657
bank skew: 1318/521 = 2.53
chip skew: 15984/13917 = 1.15
average mf latency per bank:
dram[0]:       6129      2701      5589      2879      4971      2669      5389      2877      4666      2661      4481      2440      3844      1687      4430      1684
dram[1]:       4795      2619      4709      2806      4675      2606      5158      2878      4110      2584      4377      2368      3721      1816      3914      1641
dram[2]:       2743      5863      2805      5807      2621      4791      2788      5279      2691      4412      2499      4369      1704      3555      1657      4272
dram[3]:       2695      4320      2795      4420      2653      4180      2872      4968      2610      4024      2412      4218      1782      3523      1598      3725
dram[4]:       6769      2711      6137      2931      5119      2644      5276      2854      4620      2606      4351      2517      3858      1722      4619      1714
dram[5]:       4781      2652      4669      2887      4419      2609      4870      2936      4168      2548      4236      2394      3818      1756      4021      1655
maximum mf latency per bank:
dram[0]:        761       507       919       550      1005       907      1197       831       939      1042       678       977       696       985       654       769
dram[1]:        777       446       870       507       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:        538       684       590       980       708      1016       639      1182      1011       954       973       772       912       797       770       608
dram[3]:        475       749       488       727       958       926       723       962       997       977      1130      1059       934      1056       674       933
dram[4]:        748       510       930       612       955       883      1116       723       958      1036       637       996       719      1012       733       795
dram[5]:        756       496       718       513      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039840 n_nop=989278 n_act=1742 n_pre=1726 n_ref_event=94701154270800 n_req=40485 n_rd=33238 n_rd_L2_A=0 n_write=0 n_wr_bk=13917 bw_util=0.0907
n_activity=190430 dram_eff=0.4952
bk0: 1950a 1019506i bk1: 2472a 1017718i bk2: 1774a 1022777i bk3: 2216a 1020542i bk4: 2040a 1018574i bk5: 2600a 1015437i bk6: 1942a 1021746i bk7: 2564a 1018821i bk8: 2146a 1017427i bk9: 2928a 1013633i bk10: 1650a 1023466i bk11: 2192a 1019784i bk12: 1500a 1025880i bk13: 2048a 1021739i bk14: 1344a 1028004i bk15: 1872a 1024091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957243
Row_Buffer_Locality_read = 0.979451
Row_Buffer_Locality_write = 0.855388
Bank_Level_Parallism = 2.112503
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.178750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.090697 
total_CMD = 1039840 
util_bw = 94310 
Wasted_Col = 60847 
Wasted_Row = 11802 
Idle = 872881 

BW Util Bottlenecks: 
RCDc_limit = 6764 
RCDWRc_limit = 5095 
WTRc_limit = 13461 
RTWc_limit = 46690 
CCDLc_limit = 43633 
rwq = 0 
CCDLc_limit_alone = 25599 
WTRc_limit_alone = 10600 
RTWc_limit_alone = 31517 

Commands details: 
total_CMD = 1039840 
n_nop = 989278 
Read = 33238 
Write = 0 
L2_Alloc = 0 
L2_WB = 13917 
n_act = 1742 
n_pre = 1726 
n_ref = 94701154270800 
n_req = 40485 
total_req = 47155 

Dual Bus Interface Util: 
issued_total_row = 3468 
issued_total_col = 47155 
Row_Bus_Util =  0.003335 
CoL_Bus_Util = 0.045348 
Either_Row_CoL_Bus_Util = 0.048625 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001206 
queue_avg = 1.144919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14492
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039840 n_nop=984164 n_act=1494 n_pre=1478 n_ref_event=4560869750798743682 n_req=44905 n_rd=36796 n_rd_L2_A=0 n_write=0 n_wr_bk=15965 bw_util=0.1015
n_activity=199517 dram_eff=0.5289
bk0: 2316a 1016897i bk1: 2472a 1016813i bk2: 2088a 1019338i bk3: 2216a 1019889i bk4: 2456a 1012886i bk5: 2600a 1013133i bk6: 2462a 1017309i bk7: 2512a 1016655i bk8: 2852a 1011355i bk9: 2928a 1012212i bk10: 2162a 1018995i bk11: 2192a 1019883i bk12: 1856a 1020304i bk13: 2048a 1018977i bk14: 1764a 1023958i bk15: 1872a 1023523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967042
Row_Buffer_Locality_read = 0.984265
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 2.274603
Bank_Level_Parallism_Col = 2.274889
Bank_Level_Parallism_Ready = 1.213015
write_to_read_ratio_blp_rw_average = 0.538946
GrpLevelPara = 1.589880 

BW Util details:
bwutil = 0.101479 
total_CMD = 1039840 
util_bw = 105522 
Wasted_Col = 62264 
Wasted_Row = 10035 
Idle = 862019 

BW Util Bottlenecks: 
RCDc_limit = 5513 
RCDWRc_limit = 4100 
WTRc_limit = 14851 
RTWc_limit = 52110 
CCDLc_limit = 46194 
rwq = 0 
CCDLc_limit_alone = 26364 
WTRc_limit_alone = 11695 
RTWc_limit_alone = 35436 

Commands details: 
total_CMD = 1039840 
n_nop = 984164 
Read = 36796 
Write = 0 
L2_Alloc = 0 
L2_WB = 15965 
n_act = 1494 
n_pre = 1478 
n_ref = 4560869750798743682 
n_req = 44905 
total_req = 52761 

Dual Bus Interface Util: 
issued_total_row = 2972 
issued_total_col = 52761 
Row_Bus_Util =  0.002858 
CoL_Bus_Util = 0.050740 
Either_Row_CoL_Bus_Util = 0.053543 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001024 
queue_avg = 1.407793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40779
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039840 n_nop=989285 n_act=1740 n_pre=1724 n_ref_event=0 n_req=40479 n_rd=33228 n_rd_L2_A=0 n_write=0 n_wr_bk=13927 bw_util=0.0907
n_activity=190539 dram_eff=0.495
bk0: 2480a 1018664i bk1: 1956a 1020057i bk2: 2224a 1020832i bk3: 1764a 1022124i bk4: 2600a 1016182i bk5: 2030a 1019765i bk6: 2580a 1018090i bk7: 1926a 1021031i bk8: 2928a 1014021i bk9: 2138a 1018322i bk10: 2272a 1020382i bk11: 1576a 1023623i bk12: 2048a 1020622i bk13: 1496a 1025312i bk14: 1888a 1024538i bk15: 1322a 1027804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957361
Row_Buffer_Locality_read = 0.979415
Row_Buffer_Locality_write = 0.856296
Bank_Level_Parallism = 2.102625
Bank_Level_Parallism_Col = 2.090596
Bank_Level_Parallism_Ready = 1.180196
write_to_read_ratio_blp_rw_average = 0.530441
GrpLevelPara = 1.503749 

BW Util details:
bwutil = 0.090697 
total_CMD = 1039840 
util_bw = 94310 
Wasted_Col = 60734 
Wasted_Row = 11697 
Idle = 873099 

BW Util Bottlenecks: 
RCDc_limit = 6899 
RCDWRc_limit = 4965 
WTRc_limit = 12979 
RTWc_limit = 46224 
CCDLc_limit = 42670 
rwq = 0 
CCDLc_limit_alone = 24901 
WTRc_limit_alone = 10238 
RTWc_limit_alone = 31196 

Commands details: 
total_CMD = 1039840 
n_nop = 989285 
Read = 33228 
Write = 0 
L2_Alloc = 0 
L2_WB = 13927 
n_act = 1740 
n_pre = 1724 
n_ref = 0 
n_req = 40479 
total_req = 47155 

Dual Bus Interface Util: 
issued_total_row = 3464 
issued_total_col = 47155 
Row_Bus_Util =  0.003331 
CoL_Bus_Util = 0.045348 
Either_Row_CoL_Bus_Util = 0.048618 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001266 
queue_avg = 1.115441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11544
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039840 n_nop=984092 n_act=1490 n_pre=1474 n_ref_event=13984 n_req=44965 n_rd=36846 n_rd_L2_A=0 n_write=0 n_wr_bk=15984 bw_util=0.1016
n_activity=201021 dram_eff=0.5256
bk0: 2480a 1016084i bk1: 2322a 1017472i bk2: 2224a 1020123i bk3: 2080a 1020368i bk4: 2600a 1013393i bk5: 2466a 1015036i bk6: 2528a 1017711i bk7: 2450a 1017176i bk8: 2928a 1012790i bk9: 2858a 1010533i bk10: 2272a 1019525i bk11: 2082a 1018264i bk12: 2048a 1020005i bk13: 1872a 1019911i bk14: 1888a 1023446i bk15: 1748a 1023168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967197
Row_Buffer_Locality_read = 0.984340
Row_Buffer_Locality_write = 0.889395
Bank_Level_Parallism = 2.254172
Bank_Level_Parallism_Col = 2.255257
Bank_Level_Parallism_Ready = 1.215106
write_to_read_ratio_blp_rw_average = 0.540135
GrpLevelPara = 1.594624 

BW Util details:
bwutil = 0.101612 
total_CMD = 1039840 
util_bw = 105660 
Wasted_Col = 62560 
Wasted_Row = 10070 
Idle = 861550 

BW Util Bottlenecks: 
RCDc_limit = 5629 
RCDWRc_limit = 4126 
WTRc_limit = 14455 
RTWc_limit = 51724 
CCDLc_limit = 45262 
rwq = 0 
CCDLc_limit_alone = 26166 
WTRc_limit_alone = 11540 
RTWc_limit_alone = 35543 

Commands details: 
total_CMD = 1039840 
n_nop = 984092 
Read = 36846 
Write = 0 
L2_Alloc = 0 
L2_WB = 15984 
n_act = 1490 
n_pre = 1474 
n_ref = 13984 
n_req = 44965 
total_req = 52830 

Dual Bus Interface Util: 
issued_total_row = 2964 
issued_total_col = 52830 
Row_Bus_Util =  0.002850 
CoL_Bus_Util = 0.050806 
Either_Row_CoL_Bus_Util = 0.053612 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000825 
queue_avg = 1.397336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039840 n_nop=989475 n_act=1695 n_pre=1679 n_ref_event=0 n_req=40385 n_rd=33138 n_rd_L2_A=0 n_write=0 n_wr_bk=13918 bw_util=0.09051
n_activity=188226 dram_eff=0.5
bk0: 1954a 1019255i bk1: 2448a 1017598i bk2: 1768a 1022567i bk3: 2216a 1020571i bk4: 2016a 1019793i bk5: 2608a 1015312i bk6: 1928a 1022041i bk7: 2568a 1018494i bk8: 2116a 1017875i bk9: 2940a 1014267i bk10: 1628a 1024238i bk11: 2192a 1019821i bk12: 1496a 1024894i bk13: 2048a 1021157i bk14: 1340a 1028381i bk15: 1872a 1024635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958400
Row_Buffer_Locality_read = 0.980174
Row_Buffer_Locality_write = 0.858838
Bank_Level_Parallism = 2.120584
Bank_Level_Parallism_Col = 2.107527
Bank_Level_Parallism_Ready = 1.169398
write_to_read_ratio_blp_rw_average = 0.536772
GrpLevelPara = 1.510410 

BW Util details:
bwutil = 0.090506 
total_CMD = 1039840 
util_bw = 94112 
Wasted_Col = 60136 
Wasted_Row = 11164 
Idle = 874428 

BW Util Bottlenecks: 
RCDc_limit = 6652 
RCDWRc_limit = 4871 
WTRc_limit = 12338 
RTWc_limit = 47431 
CCDLc_limit = 43054 
rwq = 0 
CCDLc_limit_alone = 25053 
WTRc_limit_alone = 9775 
RTWc_limit_alone = 31993 

Commands details: 
total_CMD = 1039840 
n_nop = 989475 
Read = 33138 
Write = 0 
L2_Alloc = 0 
L2_WB = 13918 
n_act = 1695 
n_pre = 1679 
n_ref = 0 
n_req = 40385 
total_req = 47056 

Dual Bus Interface Util: 
issued_total_row = 3374 
issued_total_col = 47056 
Row_Bus_Util =  0.003245 
CoL_Bus_Util = 0.045253 
Either_Row_CoL_Bus_Util = 0.048435 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001291 
queue_avg = 1.134311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13431
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039840 n_nop=984373 n_act=1456 n_pre=1440 n_ref_event=94701156861968 n_req=44769 n_rd=36674 n_rd_L2_A=0 n_write=0 n_wr_bk=15946 bw_util=0.1012
n_activity=197929 dram_eff=0.5317
bk0: 2326a 1017487i bk1: 2416a 1017526i bk2: 2084a 1020433i bk3: 2216a 1019752i bk4: 2462a 1014718i bk5: 2608a 1013948i bk6: 2466a 1017490i bk7: 2512a 1016675i bk8: 2834a 1011828i bk9: 2936a 1012051i bk10: 2086a 1018944i bk11: 2192a 1018459i bk12: 1868a 1019861i bk13: 2048a 1019190i bk14: 1748a 1023741i bk15: 1872a 1024532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967813
Row_Buffer_Locality_read = 0.985030
Row_Buffer_Locality_write = 0.889809
Bank_Level_Parallism = 2.274097
Bank_Level_Parallism_Col = 2.267761
Bank_Level_Parallism_Ready = 1.211875
write_to_read_ratio_blp_rw_average = 0.537417
GrpLevelPara = 1.601661 

BW Util details:
bwutil = 0.101208 
total_CMD = 1039840 
util_bw = 105240 
Wasted_Col = 61452 
Wasted_Row = 9222 
Idle = 863926 

BW Util Bottlenecks: 
RCDc_limit = 5275 
RCDWRc_limit = 4118 
WTRc_limit = 15046 
RTWc_limit = 50587 
CCDLc_limit = 44845 
rwq = 0 
CCDLc_limit_alone = 25853 
WTRc_limit_alone = 11873 
RTWc_limit_alone = 34768 

Commands details: 
total_CMD = 1039840 
n_nop = 984373 
Read = 36674 
Write = 0 
L2_Alloc = 0 
L2_WB = 15946 
n_act = 1456 
n_pre = 1440 
n_ref = 94701156861968 
n_req = 44769 
total_req = 52620 

Dual Bus Interface Util: 
issued_total_row = 2896 
issued_total_col = 52620 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.050604 
Either_Row_CoL_Bus_Util = 0.053342 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.000883 
queue_avg = 1.413402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4134

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100372, Miss = 15192, Miss_rate = 0.151, Pending_hits = 6964, Reservation_fails = 5432
L2_cache_bank[1]: Access = 92642, Miss = 18892, Miss_rate = 0.204, Pending_hits = 8690, Reservation_fails = 5458
L2_cache_bank[2]: Access = 114154, Miss = 18288, Miss_rate = 0.160, Pending_hits = 7547, Reservation_fails = 5084
L2_cache_bank[3]: Access = 92184, Miss = 18840, Miss_rate = 0.204, Pending_hits = 8273, Reservation_fails = 6896
L2_cache_bank[4]: Access = 92114, Miss = 19020, Miss_rate = 0.206, Pending_hits = 8364, Reservation_fails = 4376
L2_cache_bank[5]: Access = 100212, Miss = 15040, Miss_rate = 0.150, Pending_hits = 7277, Reservation_fails = 6651
L2_cache_bank[6]: Access = 91780, Miss = 18968, Miss_rate = 0.207, Pending_hits = 7954, Reservation_fails = 4534
L2_cache_bank[7]: Access = 114626, Miss = 18226, Miss_rate = 0.159, Pending_hits = 7928, Reservation_fails = 6179
L2_cache_bank[8]: Access = 99274, Miss = 15088, Miss_rate = 0.152, Pending_hits = 6994, Reservation_fails = 5240
L2_cache_bank[9]: Access = 92198, Miss = 18892, Miss_rate = 0.205, Pending_hits = 8497, Reservation_fails = 5487
L2_cache_bank[10]: Access = 114180, Miss = 18224, Miss_rate = 0.160, Pending_hits = 7704, Reservation_fails = 4599
L2_cache_bank[11]: Access = 91224, Miss = 18800, Miss_rate = 0.206, Pending_hits = 7817, Reservation_fails = 4579
L2_total_cache_accesses = 1194960
L2_total_cache_misses = 213470
L2_total_cache_miss_rate = 0.1786
L2_total_cache_pending_hits = 94009
L2_total_cache_reservation_fails = 64515
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 650951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 155880
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 205304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1775
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31198
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6246
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 699
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55393
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2097
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 945836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208854
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2283
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55392
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1194960
icnt_total_pkts_simt_to_mem=455388
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1545872
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1650148
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000248589
	minimum = 0 (at node 0)
	maximum = 0.00156006 (at node 10)
Accepted packet rate average = 0.000248589
	minimum = 0 (at node 0)
	maximum = 0.00515183 (at node 10)
Injected flit rate average = 0.000268745
	minimum = 0 (at node 0)
	maximum = 0.00210427 (at node 10)
Accepted flit rate average= 0.000268745
	minimum = 0 (at node 0)
	maximum = 0.00515183 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9885 (25 samples)
	minimum = 5 (25 samples)
	maximum = 238.4 (25 samples)
Network latency average = 18.8959 (25 samples)
	minimum = 5 (25 samples)
	maximum = 235.28 (25 samples)
Flit latency average = 18.1501 (25 samples)
	minimum = 5 (25 samples)
	maximum = 234.6 (25 samples)
Fragmentation average = 0.000980646 (25 samples)
	minimum = 0 (25 samples)
	maximum = 52.44 (25 samples)
Injected packet rate average = 0.0752839 (25 samples)
	minimum = 0.0287072 (25 samples)
	maximum = 0.190207 (25 samples)
Accepted packet rate average = 0.0752839 (25 samples)
	minimum = 0.0269395 (25 samples)
	maximum = 0.111905 (25 samples)
Injected flit rate average = 0.080366 (25 samples)
	minimum = 0.0375137 (25 samples)
	maximum = 0.19039 (25 samples)
Accepted flit rate average = 0.080366 (25 samples)
	minimum = 0.0365776 (25 samples)
	maximum = 0.111905 (25 samples)
Injected packet size average = 1.06751 (25 samples)
Accepted packet size average = 1.06751 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 59 sec (299 sec)
gpgpu_simulation_rate = 500156 (inst/sec)
gpgpu_simulation_rate = 2634 (cycle/sec)
gpgpu_silicon_slowdown = 265755x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (23,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 30984
gpu_sim_insn = 452640
gpu_ipc =      14.6088
gpu_tot_sim_cycle = 818759
gpu_tot_sim_insn = 149999496
gpu_tot_ipc =     183.2035
gpu_tot_issued_cta = 6344
gpu_occupancy = 3.1948% 
gpu_tot_occupancy = 34.9639% 
max_total_param_size = 0
gpu_stall_dramfull = 78599
gpu_stall_icnt2sh    = 192281
partiton_level_parallism =       0.0917
partiton_level_parallism_total  =       0.4321
partiton_level_parallism_util =       1.1033
partiton_level_parallism_util_total  =       1.8097
L2_BW  =       7.1876 GB/Sec
L2_BW_total  =      32.9643 GB/Sec
gpu_total_sim_rate=495047

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2453870
	L1I_total_cache_misses = 34412
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24913
L1D_cache:
	L1D_cache_core[0]: Access = 27422, Miss = 16376, Miss_rate = 0.597, Pending_hits = 1753, Reservation_fails = 10430
	L1D_cache_core[1]: Access = 27470, Miss = 16414, Miss_rate = 0.598, Pending_hits = 1622, Reservation_fails = 8812
	L1D_cache_core[2]: Access = 27471, Miss = 16276, Miss_rate = 0.592, Pending_hits = 1504, Reservation_fails = 8997
	L1D_cache_core[3]: Access = 27550, Miss = 16633, Miss_rate = 0.604, Pending_hits = 1642, Reservation_fails = 7789
	L1D_cache_core[4]: Access = 27233, Miss = 15920, Miss_rate = 0.585, Pending_hits = 1730, Reservation_fails = 6110
	L1D_cache_core[5]: Access = 27249, Miss = 16531, Miss_rate = 0.607, Pending_hits = 1480, Reservation_fails = 8883
	L1D_cache_core[6]: Access = 26913, Miss = 15765, Miss_rate = 0.586, Pending_hits = 1723, Reservation_fails = 8046
	L1D_cache_core[7]: Access = 26849, Miss = 15755, Miss_rate = 0.587, Pending_hits = 2156, Reservation_fails = 9764
	L1D_cache_core[8]: Access = 27231, Miss = 16371, Miss_rate = 0.601, Pending_hits = 1736, Reservation_fails = 10269
	L1D_cache_core[9]: Access = 27440, Miss = 16364, Miss_rate = 0.596, Pending_hits = 1684, Reservation_fails = 8991
	L1D_cache_core[10]: Access = 27310, Miss = 16256, Miss_rate = 0.595, Pending_hits = 1601, Reservation_fails = 8186
	L1D_cache_core[11]: Access = 27598, Miss = 16136, Miss_rate = 0.585, Pending_hits = 1792, Reservation_fails = 7544
	L1D_cache_core[12]: Access = 27071, Miss = 16396, Miss_rate = 0.606, Pending_hits = 1773, Reservation_fails = 9925
	L1D_cache_core[13]: Access = 27391, Miss = 16138, Miss_rate = 0.589, Pending_hits = 1964, Reservation_fails = 8582
	L1D_cache_core[14]: Access = 27166, Miss = 16422, Miss_rate = 0.605, Pending_hits = 1639, Reservation_fails = 7334
	L1D_total_cache_accesses = 409364
	L1D_total_cache_misses = 243753
	L1D_total_cache_miss_rate = 0.5954
	L1D_total_cache_pending_hits = 25799
	L1D_total_cache_reservation_fails = 129662
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 148449
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 129592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148359
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2419458
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 34412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24913
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 304224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105140
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2453870

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 115223
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 96
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14273
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24913
ctas_completed 6344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
21801, 17646, 7998, 7998, 7998, 7998, 7998, 7998, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 
gpgpu_n_tot_thrd_icount = 155265504
gpgpu_n_tot_w_icount = 4852047
gpgpu_n_stall_shd_mem = 267116
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237419
gpgpu_n_mem_write_global = 105140
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4867584
gpgpu_n_store_insn = 1682240
gpgpu_n_shmem_insn = 54614456
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4726176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13204
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:954947	W0_Idle:5746752	W0_Scoreboard:5504086	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4539009
single_issue_nums: WS0:2456781	WS1:2395266	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1899352 {8:237419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7570080 {72:105140,}
traffic_breakdown_coretomem[INST_ACC_R] = 89832 {8:11229,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37987040 {40:949676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1682240 {8:210280,}
traffic_breakdown_memtocore[INST_ACC_R] = 1796640 {40:44916,}
maxmflatency = 1197 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 61 
mrq_lat_table:86981 	30798 	20837 	22972 	37078 	31128 	19140 	5284 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	660493 	434159 	64432 	902 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10479 	576 	155 	310663 	15852 	12449 	3009 	619 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	125105 	160362 	157710 	206269 	385039 	125289 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	671 	239 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19068     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.796954 23.146154 14.734694 50.259258 12.557789 34.706520 14.029240 26.601694 12.887805 31.761063 16.957626 46.000000 29.338709 90.142860 42.789474 143.375000 
dram[1]: 23.854700 25.142857 40.523811 38.628571 21.978102 35.775280 20.551020 30.435644 17.043690 29.138212 22.389830 45.186440 39.275864 96.692307 67.468750 142.875000 
dram[2]: 24.439024 12.056994 46.288136 14.442953 30.711538 13.692307 27.486956 13.819767 32.954128 13.089552 40.691177 16.058823 105.208336 28.312500 145.000000 39.950001 
dram[3]: 25.338984 22.572580 39.362320 40.967743 33.494736 22.087591 30.058252 21.304964 29.138212 17.325123 46.847458 22.696428 96.692307 41.017857 144.250000 66.750000 
dram[4]: 12.226315 25.495726 15.781022 46.879311 12.747422 34.106384 14.293413 27.339130 12.827586 34.352383 18.622641 39.250000 28.328125 97.269234 50.625000 143.625000 
dram[5]: 22.975410 29.009901 41.016129 40.358208 22.385185 34.344086 20.712328 32.357895 17.277227 29.219513 25.707071 46.771931 36.983871 89.785713 62.852940 142.875000 
average row locality = 256517/9575 = 26.790287
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       665       986       701       980       810      1178       803      1150       884      1322       654       952       600       928       534       828 
dram[1]:       888       976       916       976      1083      1168      1082      1124      1244      1312       918       948       827       932       768       828 
dram[2]:       980       673       990       693      1172       816      1162       793      1320       883       990       618       930       596       840       521 
dram[3]:       972       900       984       907      1164      1092      1136      1070      1312      1245       984       881       932       828       840       755 
dram[4]:       669       990       701       982       806      1180       804      1152       875      1326       646       954       596       930       531       828 
dram[5]:       899       980       908       976      1090      1172      1079      1124      1238      1316       885       948       828       932       761       828 
total dram writes = 89878
bank skew: 1326/521 = 2.55
chip skew: 16002/13970 = 1.15
average mf latency per bank:
dram[0]:       6129      2688      5589      2882      4971      2658      5389      2888      4666      2650      4505      2515      3793      1680      4430      1700
dram[1]:       4795      2619      4709      2806      4675      2606      5158      2878      4110      2584      4394      2403      3680      1785      3914      1641
dram[2]:       2735      5863      2802      5807      2615      4791      2798      5279      2685      4412      2557      4398      1701      3531      1673      4272
dram[3]:       2695      4320      2795      4420      2653      4180      2872      4968      2610      4024      2444      4238      1759      3498      1598      3725
dram[4]:       6769      2698      6137      2928      5119      2638      5276      2865      4620      2600      4375      2580      3833      1719      4619      1730
dram[5]:       4781      2652      4669      2887      4419      2609      4870      2936      4168      2548      4254      2429      3790      1733      4021      1655
maximum mf latency per bank:
dram[0]:        761       507       919       550      1005       907      1197       831       939      1042       678       977       696       985       654       769
dram[1]:        777       446       870       507       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:        538       684       590       980       708      1016       639      1182      1011       954       973       772       912       797       770       608
dram[3]:        475       749       488       727       958       926       723       962       997       977      1130      1059       934      1056       674       933
dram[4]:        748       510       930       612       955       883      1116       723       958      1036       637       996       719      1012       733       795
dram[5]:        756       496       718       513      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080738 n_nop=1029997 n_act=1757 n_pre=1741 n_ref_event=94701154270800 n_req=40606 n_rd=33330 n_rd_L2_A=0 n_write=0 n_wr_bk=13975 bw_util=0.08754
n_activity=191595 dram_eff=0.4938
bk0: 1966a 1060367i bk1: 2516a 1058333i bk2: 1774a 1063668i bk3: 2224a 1061382i bk4: 2040a 1059466i bk5: 2604a 1056187i bk6: 1942a 1062637i bk7: 2564a 1059715i bk8: 2146a 1058323i bk9: 2928a 1054438i bk10: 1650a 1064362i bk11: 2192a 1060639i bk12: 1500a 1066707i bk13: 2060a 1062529i bk14: 1344a 1068906i bk15: 1880a 1064986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957001
Row_Buffer_Locality_read = 0.979358
Row_Buffer_Locality_write = 0.854590
Bank_Level_Parallism = 2.108111
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.178184
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.087542 
total_CMD = 1080738 
util_bw = 94610 
Wasted_Col = 61220 
Wasted_Row = 11961 
Idle = 912947 

BW Util Bottlenecks: 
RCDc_limit = 6824 
RCDWRc_limit = 5164 
WTRc_limit = 13487 
RTWc_limit = 46893 
CCDLc_limit = 43777 
rwq = 0 
CCDLc_limit_alone = 25684 
WTRc_limit_alone = 10623 
RTWc_limit_alone = 31664 

Commands details: 
total_CMD = 1080738 
n_nop = 1029997 
Read = 33330 
Write = 0 
L2_Alloc = 0 
L2_WB = 13975 
n_act = 1757 
n_pre = 1741 
n_ref = 94701154270800 
n_req = 40606 
total_req = 47305 

Dual Bus Interface Util: 
issued_total_row = 3498 
issued_total_col = 47305 
Row_Bus_Util =  0.003237 
CoL_Bus_Util = 0.043771 
Either_Row_CoL_Bus_Util = 0.046950 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001222 
queue_avg = 1.102170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080738 n_nop=1024983 n_act=1495 n_pre=1479 n_ref_event=4560869750798743682 n_req=44970 n_rd=36848 n_rd_L2_A=0 n_write=0 n_wr_bk=15990 bw_util=0.09778
n_activity=199986 dram_eff=0.5284
bk0: 2336a 1057773i bk1: 2504a 1057650i bk2: 2088a 1060234i bk3: 2216a 1060786i bk4: 2456a 1053783i bk5: 2600a 1054031i bk6: 2462a 1058207i bk7: 2512a 1057553i bk8: 2852a 1052253i bk9: 2928a 1053110i bk10: 2162a 1059893i bk11: 2192a 1060781i bk12: 1856a 1061091i bk13: 2048a 1059714i bk14: 1764a 1064856i bk15: 1872a 1064422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967067
Row_Buffer_Locality_read = 0.984260
Row_Buffer_Locality_write = 0.889067
Bank_Level_Parallism = 2.272763
Bank_Level_Parallism_Col = 2.272964
Bank_Level_Parallism_Ready = 1.212705
write_to_read_ratio_blp_rw_average = 0.539365
GrpLevelPara = 1.588735 

BW Util details:
bwutil = 0.097781 
total_CMD = 1080738 
util_bw = 105676 
Wasted_Col = 62447 
Wasted_Row = 10042 
Idle = 902573 

BW Util Bottlenecks: 
RCDc_limit = 5525 
RCDWRc_limit = 4100 
WTRc_limit = 14854 
RTWc_limit = 52266 
CCDLc_limit = 46287 
rwq = 0 
CCDLc_limit_alone = 26409 
WTRc_limit_alone = 11698 
RTWc_limit_alone = 35544 

Commands details: 
total_CMD = 1080738 
n_nop = 1024983 
Read = 36848 
Write = 0 
L2_Alloc = 0 
L2_WB = 15990 
n_act = 1495 
n_pre = 1479 
n_ref = 4560869750798743682 
n_req = 44970 
total_req = 52838 

Dual Bus Interface Util: 
issued_total_row = 2974 
issued_total_col = 52838 
Row_Bus_Util =  0.002752 
CoL_Bus_Util = 0.048891 
Either_Row_CoL_Bus_Util = 0.051590 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001022 
queue_avg = 1.354606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080738 n_nop=1030017 n_act=1752 n_pre=1736 n_ref_event=0 n_req=40596 n_rd=33320 n_rd_L2_A=0 n_write=0 n_wr_bk=13977 bw_util=0.08753
n_activity=191596 dram_eff=0.4937
bk0: 2516a 1059367i bk1: 1964a 1060917i bk2: 2236a 1061647i bk3: 1764a 1063018i bk4: 2608a 1056990i bk5: 2030a 1060655i bk6: 2580a 1058986i bk7: 1926a 1061930i bk8: 2932a 1054815i bk9: 2138a 1059219i bk10: 2272a 1061212i bk11: 1576a 1064519i bk12: 2060a 1061415i bk13: 1496a 1066186i bk14: 1900a 1065428i bk15: 1322a 1068706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957188
Row_Buffer_Locality_read = 0.979382
Row_Buffer_Locality_write = 0.855552
Bank_Level_Parallism = 2.099010
Bank_Level_Parallism_Col = 2.087236
Bank_Level_Parallism_Ready = 1.179657
write_to_read_ratio_blp_rw_average = 0.530896
GrpLevelPara = 1.501909 

BW Util details:
bwutil = 0.087527 
total_CMD = 1080738 
util_bw = 94594 
Wasted_Col = 61060 
Wasted_Row = 11796 
Idle = 913288 

BW Util Bottlenecks: 
RCDc_limit = 6935 
RCDWRc_limit = 5028 
WTRc_limit = 12994 
RTWc_limit = 46435 
CCDLc_limit = 42801 
rwq = 0 
CCDLc_limit_alone = 24979 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 31355 

Commands details: 
total_CMD = 1080738 
n_nop = 1030017 
Read = 33320 
Write = 0 
L2_Alloc = 0 
L2_WB = 13977 
n_act = 1752 
n_pre = 1736 
n_ref = 0 
n_req = 40596 
total_req = 47297 

Dual Bus Interface Util: 
issued_total_row = 3488 
issued_total_col = 47297 
Row_Bus_Util =  0.003227 
CoL_Bus_Util = 0.043764 
Either_Row_CoL_Bus_Util = 0.046932 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001262 
queue_avg = 1.073631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07363
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080738 n_nop=1024930 n_act=1491 n_pre=1475 n_ref_event=13984 n_req=45015 n_rd=36886 n_rd_L2_A=0 n_write=0 n_wr_bk=16002 bw_util=0.09787
n_activity=201385 dram_eff=0.5252
bk0: 2504a 1056958i bk1: 2338a 1058327i bk2: 2224a 1061019i bk3: 2080a 1061265i bk4: 2600a 1054290i bk5: 2466a 1055933i bk6: 2528a 1058608i bk7: 2450a 1058073i bk8: 2928a 1053687i bk9: 2858a 1051430i bk10: 2272a 1060424i bk11: 2082a 1059163i bk12: 2048a 1060768i bk13: 1872a 1060745i bk14: 1888a 1064345i bk15: 1748a 1064067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967211
Row_Buffer_Locality_read = 0.984330
Row_Buffer_Locality_write = 0.889531
Bank_Level_Parallism = 2.252741
Bank_Level_Parallism_Col = 2.253809
Bank_Level_Parallism_Ready = 1.214871
write_to_read_ratio_blp_rw_average = 0.540429
GrpLevelPara = 1.593751 

BW Util details:
bwutil = 0.097874 
total_CMD = 1080738 
util_bw = 105776 
Wasted_Col = 62700 
Wasted_Row = 10080 
Idle = 902182 

BW Util Bottlenecks: 
RCDc_limit = 5641 
RCDWRc_limit = 4126 
WTRc_limit = 14455 
RTWc_limit = 51841 
CCDLc_limit = 45329 
rwq = 0 
CCDLc_limit_alone = 26197 
WTRc_limit_alone = 11540 
RTWc_limit_alone = 35624 

Commands details: 
total_CMD = 1080738 
n_nop = 1024930 
Read = 36886 
Write = 0 
L2_Alloc = 0 
L2_WB = 16002 
n_act = 1491 
n_pre = 1475 
n_ref = 13984 
n_req = 45015 
total_req = 52888 

Dual Bus Interface Util: 
issued_total_row = 2966 
issued_total_col = 52888 
Row_Bus_Util =  0.002744 
CoL_Bus_Util = 0.048937 
Either_Row_CoL_Bus_Util = 0.051639 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000824 
queue_avg = 1.344539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080738 n_nop=1030197 n_act=1707 n_pre=1691 n_ref_event=0 n_req=40511 n_rd=33238 n_rd_L2_A=0 n_write=0 n_wr_bk=13970 bw_util=0.08736
n_activity=189312 dram_eff=0.4987
bk0: 1962a 1060147i bk1: 2488a 1058228i bk2: 1768a 1063462i bk3: 2228a 1061389i bk4: 2016a 1060690i bk5: 2616a 1056080i bk6: 1928a 1062933i bk7: 2568a 1059388i bk8: 2116a 1058773i bk9: 2944a 1055069i bk10: 1628a 1065135i bk11: 2192a 1060648i bk12: 1496a 1065745i bk13: 2064a 1061963i bk14: 1340a 1069280i bk15: 1884a 1065524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958234
Row_Buffer_Locality_read = 0.980143
Row_Buffer_Locality_write = 0.858105
Bank_Level_Parallism = 2.116854
Bank_Level_Parallism_Col = 2.104078
Bank_Level_Parallism_Ready = 1.168960
write_to_read_ratio_blp_rw_average = 0.537174
GrpLevelPara = 1.508407 

BW Util details:
bwutil = 0.087363 
total_CMD = 1080738 
util_bw = 94416 
Wasted_Col = 60477 
Wasted_Row = 11271 
Idle = 914574 

BW Util Bottlenecks: 
RCDc_limit = 6688 
RCDWRc_limit = 4930 
WTRc_limit = 12365 
RTWc_limit = 47648 
CCDLc_limit = 43209 
rwq = 0 
CCDLc_limit_alone = 25148 
WTRc_limit_alone = 9798 
RTWc_limit_alone = 32154 

Commands details: 
total_CMD = 1080738 
n_nop = 1030197 
Read = 33238 
Write = 0 
L2_Alloc = 0 
L2_WB = 13970 
n_act = 1707 
n_pre = 1691 
n_ref = 0 
n_req = 40511 
total_req = 47208 

Dual Bus Interface Util: 
issued_total_row = 3398 
issued_total_col = 47208 
Row_Bus_Util =  0.003144 
CoL_Bus_Util = 0.043681 
Either_Row_CoL_Bus_Util = 0.046765 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001286 
queue_avg = 1.091832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09183
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080738 n_nop=1025211 n_act=1457 n_pre=1441 n_ref_event=94701156861968 n_req=44819 n_rd=36714 n_rd_L2_A=0 n_write=0 n_wr_bk=15964 bw_util=0.09749
n_activity=198290 dram_eff=0.5313
bk0: 2342a 1058370i bk1: 2440a 1058371i bk2: 2084a 1061329i bk3: 2216a 1060649i bk4: 2462a 1055615i bk5: 2608a 1054845i bk6: 2466a 1058387i bk7: 2512a 1057572i bk8: 2834a 1052725i bk9: 2936a 1052948i bk10: 2086a 1059843i bk11: 2192a 1059358i bk12: 1868a 1060676i bk13: 2048a 1059972i bk14: 1748a 1064640i bk15: 1872a 1065431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967826
Row_Buffer_Locality_read = 0.985019
Row_Buffer_Locality_write = 0.889944
Bank_Level_Parallism = 2.272663
Bank_Level_Parallism_Col = 2.266289
Bank_Level_Parallism_Ready = 1.211642
write_to_read_ratio_blp_rw_average = 0.537715
GrpLevelPara = 1.600770 

BW Util details:
bwutil = 0.097485 
total_CMD = 1080738 
util_bw = 105356 
Wasted_Col = 61592 
Wasted_Row = 9229 
Idle = 904561 

BW Util Bottlenecks: 
RCDc_limit = 5287 
RCDWRc_limit = 4118 
WTRc_limit = 15050 
RTWc_limit = 50704 
CCDLc_limit = 44913 
rwq = 0 
CCDLc_limit_alone = 25885 
WTRc_limit_alone = 11877 
RTWc_limit_alone = 34849 

Commands details: 
total_CMD = 1080738 
n_nop = 1025211 
Read = 36714 
Write = 0 
L2_Alloc = 0 
L2_WB = 15964 
n_act = 1457 
n_pre = 1441 
n_ref = 94701156861968 
n_req = 44819 
total_req = 52678 

Dual Bus Interface Util: 
issued_total_row = 2898 
issued_total_col = 52678 
Row_Bus_Util =  0.002682 
CoL_Bus_Util = 0.048743 
Either_Row_CoL_Bus_Util = 0.051379 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000882 
queue_avg = 1.359996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100912, Miss = 15208, Miss_rate = 0.151, Pending_hits = 6988, Reservation_fails = 5625
L2_cache_bank[1]: Access = 94412, Miss = 18984, Miss_rate = 0.201, Pending_hits = 8750, Reservation_fails = 5990
L2_cache_bank[2]: Access = 114634, Miss = 18308, Miss_rate = 0.160, Pending_hits = 7583, Reservation_fails = 5373
L2_cache_bank[3]: Access = 92920, Miss = 18872, Miss_rate = 0.203, Pending_hits = 8369, Reservation_fails = 7589
L2_cache_bank[4]: Access = 93702, Miss = 19112, Miss_rate = 0.204, Pending_hits = 8412, Reservation_fails = 4806
L2_cache_bank[5]: Access = 100708, Miss = 15048, Miss_rate = 0.149, Pending_hits = 7301, Reservation_fails = 6862
L2_cache_bank[6]: Access = 92380, Miss = 18992, Miss_rate = 0.206, Pending_hits = 8002, Reservation_fails = 4918
L2_cache_bank[7]: Access = 115122, Miss = 18242, Miss_rate = 0.158, Pending_hits = 7964, Reservation_fails = 6467
L2_cache_bank[8]: Access = 99754, Miss = 15096, Miss_rate = 0.151, Pending_hits = 7018, Reservation_fails = 5433
L2_cache_bank[9]: Access = 93802, Miss = 18992, Miss_rate = 0.202, Pending_hits = 8545, Reservation_fails = 5938
L2_cache_bank[10]: Access = 114716, Miss = 18240, Miss_rate = 0.159, Pending_hits = 7740, Reservation_fails = 4884
L2_cache_bank[11]: Access = 91840, Miss = 18824, Miss_rate = 0.205, Pending_hits = 7865, Reservation_fails = 4966
L2_total_cache_accesses = 1204902
L2_total_cache_misses = 213918
L2_total_cache_miss_rate = 0.1775
L2_total_cache_pending_hits = 94537
L2_total_cache_reservation_fails = 68851
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 654619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156009
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 206698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6774
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 760
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 59729
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2280
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 949676
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 210280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 44916
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2283
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 59728
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1204902
icnt_total_pkts_simt_to_mem=458943
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.6329
	minimum = 5
	maximum = 42
Network latency average = 5.61804
	minimum = 5
	maximum = 41
Slowest packet = 1558138
Flit latency average = 5.80344
	minimum = 5
	maximum = 40
Slowest flit = 1663235
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0152815
	minimum = 0.00503486 (at node 10)
	maximum = 0.0571263 (at node 16)
Accepted packet rate average = 0.0152815
	minimum = 0.00419571 (at node 17)
	maximum = 0.0243997 (at node 0)
Injected flit rate average = 0.0161338
	minimum = 0.00603537 (at node 10)
	maximum = 0.0571263 (at node 16)
Accepted flit rate average= 0.0161338
	minimum = 0.00484121 (at node 17)
	maximum = 0.0243997 (at node 0)
Injected packet length average = 1.05577
Accepted packet length average = 1.05577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4364 (26 samples)
	minimum = 5 (26 samples)
	maximum = 230.846 (26 samples)
Network latency average = 18.3852 (26 samples)
	minimum = 5 (26 samples)
	maximum = 227.808 (26 samples)
Flit latency average = 17.6752 (26 samples)
	minimum = 5 (26 samples)
	maximum = 227.115 (26 samples)
Fragmentation average = 0.000942929 (26 samples)
	minimum = 0 (26 samples)
	maximum = 50.4231 (26 samples)
Injected packet rate average = 0.0729761 (26 samples)
	minimum = 0.0277967 (26 samples)
	maximum = 0.185088 (26 samples)
Accepted packet rate average = 0.0729761 (26 samples)
	minimum = 0.0260648 (26 samples)
	maximum = 0.108539 (26 samples)
Injected flit rate average = 0.0778955 (26 samples)
	minimum = 0.036303 (26 samples)
	maximum = 0.185265 (26 samples)
Accepted flit rate average = 0.0778955 (26 samples)
	minimum = 0.035357 (26 samples)
	maximum = 0.108539 (26 samples)
Injected packet size average = 1.06741 (26 samples)
Accepted packet size average = 1.06741 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 3 sec (303 sec)
gpgpu_simulation_rate = 495047 (inst/sec)
gpgpu_simulation_rate = 2702 (cycle/sec)
gpgpu_silicon_slowdown = 259067x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (23,23,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 23185
gpu_sim_insn = 12594432
gpu_ipc =     543.2147
gpu_tot_sim_cycle = 841944
gpu_tot_sim_insn = 162593928
gpu_tot_ipc =     193.1173
gpu_tot_issued_cta = 6873
gpu_occupancy = 77.9652% 
gpu_tot_occupancy = 36.6139% 
max_total_param_size = 0
gpu_stall_dramfull = 95311
gpu_stall_icnt2sh    = 210581
partiton_level_parallism =       1.2141
partiton_level_parallism_total  =       0.4537
partiton_level_parallism_util =       1.8420
partiton_level_parallism_util_total  =       1.8120
L2_BW  =      92.4327 GB/Sec
L2_BW_total  =      34.6019 GB/Sec
gpu_total_sim_rate=500289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2652774
	L1I_total_cache_misses = 36021
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26902
L1D_cache:
	L1D_cache_core[0]: Access = 29662, Miss = 17809, Miss_rate = 0.600, Pending_hits = 1875, Reservation_fails = 11060
	L1D_cache_core[1]: Access = 29518, Miss = 17596, Miss_rate = 0.596, Pending_hits = 1857, Reservation_fails = 10920
	L1D_cache_core[2]: Access = 29647, Miss = 17566, Miss_rate = 0.593, Pending_hits = 1694, Reservation_fails = 10107
	L1D_cache_core[3]: Access = 29918, Miss = 18083, Miss_rate = 0.604, Pending_hits = 1818, Reservation_fails = 8449
	L1D_cache_core[4]: Access = 29601, Miss = 17322, Miss_rate = 0.585, Pending_hits = 1867, Reservation_fails = 7406
	L1D_cache_core[5]: Access = 29617, Miss = 17873, Miss_rate = 0.603, Pending_hits = 1710, Reservation_fails = 8998
	L1D_cache_core[6]: Access = 29217, Miss = 17087, Miss_rate = 0.585, Pending_hits = 1928, Reservation_fails = 8530
	L1D_cache_core[7]: Access = 28961, Miss = 16948, Miss_rate = 0.585, Pending_hits = 2434, Reservation_fails = 10446
	L1D_cache_core[8]: Access = 29343, Miss = 17598, Miss_rate = 0.600, Pending_hits = 1922, Reservation_fails = 10510
	L1D_cache_core[9]: Access = 29680, Miss = 17696, Miss_rate = 0.596, Pending_hits = 1909, Reservation_fails = 10545
	L1D_cache_core[10]: Access = 29550, Miss = 17531, Miss_rate = 0.593, Pending_hits = 1810, Reservation_fails = 8460
	L1D_cache_core[11]: Access = 29902, Miss = 17550, Miss_rate = 0.587, Pending_hits = 1994, Reservation_fails = 8408
	L1D_cache_core[12]: Access = 29375, Miss = 17769, Miss_rate = 0.605, Pending_hits = 1947, Reservation_fails = 11796
	L1D_cache_core[13]: Access = 29695, Miss = 17656, Miss_rate = 0.595, Pending_hits = 2099, Reservation_fails = 9779
	L1D_cache_core[14]: Access = 29534, Miss = 17952, Miss_rate = 0.608, Pending_hits = 1791, Reservation_fails = 8632
	L1D_total_cache_accesses = 443220
	L1D_total_cache_misses = 264036
	L1D_total_cache_miss_rate = 0.5957
	L1D_total_cache_pending_hits = 28655
	L1D_total_cache_reservation_fails = 144046
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 161145
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 143969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161055
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2616753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36021
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26902
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329616
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113604
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2652774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 128918
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 99
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14952
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26902
ctas_completed 6873, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22452, 18297, 8649, 8649, 8649, 8649, 8649, 8649, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 
gpgpu_n_tot_thrd_icount = 167859936
gpgpu_n_tot_w_icount = 5245623
gpgpu_n_stall_shd_mem = 286748
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 257030
gpgpu_n_mem_write_global = 113604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5273856
gpgpu_n_store_insn = 1817664
gpgpu_n_shmem_insn = 59218872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15908
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1039921	W0_Idle:5756089	W0_Scoreboard:5696845	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2653569	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2056240 {8:257030,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8179488 {72:113604,}
traffic_breakdown_coretomem[INST_ACC_R] = 90432 {8:11304,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41124800 {40:1028120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817664 {8:227208,}
traffic_breakdown_memtocore[INST_ACC_R] = 1808640 {40:45216,}
maxmflatency = 1225 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 267 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 62 
mrq_lat_table:91445 	32226 	21540 	23647 	37856 	31471 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	715280 	460846 	77553 	1679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10540 	590 	155 	333377 	17641 	14515 	4405 	729 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131773 	174583 	170143 	222040 	423429 	133178 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	684 	270 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19068     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 12.180904 23.810606 14.939597 50.799999 12.930348 35.817204 14.213873 26.700001 12.995215 31.581196 16.975000 45.266666 30.301588 91.068962 43.076923 139.176468 
dram[1]: 24.294117 26.214876 40.200001 38.944443 22.381294 36.967033 20.677853 30.815535 17.071428 29.322834 22.316668 44.688526 40.135593 99.111115 67.060608 139.764709 
dram[2]: 25.184000 12.487180 47.016666 14.516557 31.742857 14.086957 27.658119 13.890804 32.456139 13.204878 40.299999 15.991735 106.040001 29.292307 141.235291 39.853657 
dram[3]: 26.416666 23.071428 39.943661 40.312500 34.659794 22.489208 30.628571 21.286713 29.307087 17.357489 46.491802 22.508772 99.111115 41.912281 142.117645 65.818184 
dram[4]: 12.515625 26.294117 15.985612 47.271187 13.025510 35.210526 14.479290 27.384615 12.888889 33.745453 18.611111 38.728573 29.000000 98.370369 50.727272 138.882355 
dram[5]: 23.250000 30.194174 40.671875 40.637680 22.642336 35.515789 20.837837 32.721649 17.252428 29.322834 25.554455 46.203388 37.539684 92.275864 62.599998 139.764709 
average row locality = 265130/9763 = 27.156612
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       705      1038       725      1012       850      1230       827      1176       920      1374       678       984       620       954       546       844 
dram[1]:       928      1048       940      1016      1123      1240      1106      1164      1280      1384       942       988       847       968       780       848 
dram[2]:      1036       713      1026       709      1226       856      1192       809      1372       923      1026       634       958       620       858       529 
dram[3]:      1044       940      1032       923      1236      1132      1184      1086      1380      1285      1032       897       968       852       864       763 
dram[4]:       701      1046       725      1010       838      1234       828      1176       907      1380       670       982       612       960       543       842 
dram[5]:       931      1052       932      1016      1122      1244      1103      1164      1270      1384       909       988       844       968       773       848 
total dram writes = 93192
bank skew: 1384/529 = 2.62
chip skew: 16618/14454 = 1.15
average mf latency per bank:
dram[0]:       5878      3274      5488      3408      4810      3089      5306      3344      4551      2912      4773      4102      3784      2414      4457      2799
dram[1]:       4662      2610      4657      2849      4568      2565      5101      2894      4043      2544      4598      3165      3673      1907      3935      1838
dram[2]:       3102      5633      3086      5761      2836      4641      3064      5250      2839      4288      3478      4838      2196      3512      2407      4337
dram[3]:       2670      4209      2802      4413      2608      4090      2866      4950      2579      3948      3055      4574      1883      3477      1783      3769
dram[4]:       6560      3300      6019      3531      4997      3062      5199      3340      4522      2871      4653      4272      3849      2436      4643      2869
dram[5]:       4688      2642      4617      2928      4353      2572      4819      2948      4111      2521      4472      3187      3797      1857      4044      1845
maximum mf latency per bank:
dram[0]:        761      1217       919       715      1005       907      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       646       870       507       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1187       684       649       980       708      1016       658      1182      1011       954       973       772      1165       797      1171       608
dram[3]:        733       749       488       727       958       926       723       962       997       977      1130      1059       934      1056       674       933
dram[4]:        748      1225       930       749       955       883      1116       733       958      1036       637       996       719      1172       733      1223
dram[5]:        756       638       718       513      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1111341 n_nop=1058955 n_act=1787 n_pre=1771 n_ref_event=94701154270800 n_req=41940 n_rd=34410 n_rd_L2_A=0 n_write=0 n_wr_bk=14483 bw_util=0.08799
n_activity=198300 dram_eff=0.4931
bk0: 2046a 1090220i bk1: 2624a 1088222i bk2: 1822a 1093906i bk3: 2288a 1091476i bk4: 2120a 1089482i bk5: 2716a 1085843i bk6: 1990a 1092794i bk7: 2616a 1089816i bk8: 2202a 1088344i bk9: 3008a 1084320i bk10: 1674a 1094642i bk11: 2224a 1090729i bk12: 1580a 1096811i bk13: 2164a 1092430i bk14: 1392a 1099170i bk15: 1944a 1095035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957654
Row_Buffer_Locality_read = 0.979948
Row_Buffer_Locality_write = 0.855777
Bank_Level_Parallism = 2.101115
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.176185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.087989 
total_CMD = 1111341 
util_bw = 97786 
Wasted_Col = 63583 
Wasted_Row = 12032 
Idle = 937940 

BW Util Bottlenecks: 
RCDc_limit = 6848 
RCDWRc_limit = 5287 
WTRc_limit = 13972 
RTWc_limit = 49099 
CCDLc_limit = 45264 
rwq = 0 
CCDLc_limit_alone = 26494 
WTRc_limit_alone = 11013 
RTWc_limit_alone = 33288 

Commands details: 
total_CMD = 1111341 
n_nop = 1058955 
Read = 34410 
Write = 0 
L2_Alloc = 0 
L2_WB = 14483 
n_act = 1787 
n_pre = 1771 
n_ref = 94701154270800 
n_req = 41940 
total_req = 48893 

Dual Bus Interface Util: 
issued_total_row = 3558 
issued_total_col = 48893 
Row_Bus_Util =  0.003202 
CoL_Bus_Util = 0.043995 
Either_Row_CoL_Bus_Util = 0.047138 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001241 
queue_avg = 1.086872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1111341 n_nop=1053631 n_act=1527 n_pre=1511 n_ref_event=4560869750798743682 n_req=46556 n_rd=38128 n_rd_L2_A=0 n_write=0 n_wr_bk=16602 bw_util=0.09849
n_activity=207789 dram_eff=0.5268
bk0: 2416a 1087512i bk1: 2648a 1087078i bk2: 2136a 1090487i bk3: 2296a 1090562i bk4: 2536a 1083860i bk5: 2744a 1083663i bk6: 2510a 1088345i bk7: 2592a 1087432i bk8: 2908a 1082283i bk9: 3032a 1082523i bk10: 2186a 1089994i bk11: 2232a 1090633i bk12: 1936a 1091206i bk13: 2192a 1089608i bk14: 1812a 1095099i bk15: 1952a 1094495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967502
Row_Buffer_Locality_read = 0.984736
Row_Buffer_Locality_write = 0.889535
Bank_Level_Parallism = 2.260988
Bank_Level_Parallism_Col = 2.259367
Bank_Level_Parallism_Ready = 1.208886
write_to_read_ratio_blp_rw_average = 0.542468
GrpLevelPara = 1.584469 

BW Util details:
bwutil = 0.098494 
total_CMD = 1111341 
util_bw = 109460 
Wasted_Col = 65194 
Wasted_Row = 10120 
Idle = 926567 

BW Util Bottlenecks: 
RCDc_limit = 5549 
RCDWRc_limit = 4237 
WTRc_limit = 15412 
RTWc_limit = 54903 
CCDLc_limit = 47985 
rwq = 0 
CCDLc_limit_alone = 27306 
WTRc_limit_alone = 12149 
RTWc_limit_alone = 37487 

Commands details: 
total_CMD = 1111341 
n_nop = 1053631 
Read = 38128 
Write = 0 
L2_Alloc = 0 
L2_WB = 16602 
n_act = 1527 
n_pre = 1511 
n_ref = 4560869750798743682 
n_req = 46556 
total_req = 54730 

Dual Bus Interface Util: 
issued_total_row = 3038 
issued_total_col = 54730 
Row_Bus_Util =  0.002734 
CoL_Bus_Util = 0.049247 
Either_Row_CoL_Bus_Util = 0.051928 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001005 
queue_avg = 1.330494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33049
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1111341 n_nop=1058976 n_act=1783 n_pre=1767 n_ref_event=0 n_req=41927 n_rd=34396 n_rd_L2_A=0 n_write=0 n_wr_bk=14487 bw_util=0.08797
n_activity=198143 dram_eff=0.4934
bk0: 2630a 1089064i bk1: 2052a 1090694i bk2: 2308a 1091418i bk3: 1796a 1093235i bk4: 2720a 1086759i bk5: 2110a 1090533i bk6: 2640a 1089015i bk7: 1958a 1092233i bk8: 3014a 1084668i bk9: 2194a 1089130i bk10: 2308a 1091342i bk11: 1592a 1094829i bk12: 2172a 1091382i bk13: 1576a 1096257i bk14: 1972a 1095624i bk15: 1354a 1099076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957808
Row_Buffer_Locality_read = 0.979969
Row_Buffer_Locality_write = 0.856593
Bank_Level_Parallism = 2.094767
Bank_Level_Parallism_Col = 2.081759
Bank_Level_Parallism_Ready = 1.177596
write_to_read_ratio_blp_rw_average = 0.533874
GrpLevelPara = 1.502010 

BW Util details:
bwutil = 0.087971 
total_CMD = 1111341 
util_bw = 97766 
Wasted_Col = 63375 
Wasted_Row = 11866 
Idle = 938334 

BW Util Bottlenecks: 
RCDc_limit = 6959 
RCDWRc_limit = 5169 
WTRc_limit = 13524 
RTWc_limit = 48614 
CCDLc_limit = 44246 
rwq = 0 
CCDLc_limit_alone = 25745 
WTRc_limit_alone = 10695 
RTWc_limit_alone = 32942 

Commands details: 
total_CMD = 1111341 
n_nop = 1058976 
Read = 34396 
Write = 0 
L2_Alloc = 0 
L2_WB = 14487 
n_act = 1783 
n_pre = 1767 
n_ref = 0 
n_req = 41927 
total_req = 48883 

Dual Bus Interface Util: 
issued_total_row = 3550 
issued_total_col = 48883 
Row_Bus_Util =  0.003194 
CoL_Bus_Util = 0.043986 
Either_Row_CoL_Bus_Util = 0.047119 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001299 
queue_avg = 1.059389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1111341 n_nop=1053566 n_act=1523 n_pre=1507 n_ref_event=13984 n_req=46611 n_rd=38174 n_rd_L2_A=0 n_write=0 n_wr_bk=16618 bw_util=0.09861
n_activity=209058 dram_eff=0.5242
bk0: 2648a 1086335i bk1: 2426a 1088174i bk2: 2320a 1090628i bk3: 2112a 1091376i bk4: 2744a 1083743i bk5: 2546a 1085945i bk6: 2624a 1088462i bk7: 2482a 1088381i bk8: 3032a 1083216i bk9: 2914a 1081295i bk10: 2320a 1090207i bk11: 2098a 1089369i bk12: 2192a 1090559i bk13: 1952a 1090886i bk14: 1984a 1094365i bk15: 1780a 1094392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967647
Row_Buffer_Locality_read = 0.984806
Row_Buffer_Locality_write = 0.890008
Bank_Level_Parallism = 2.244904
Bank_Level_Parallism_Col = 2.244311
Bank_Level_Parallism_Ready = 1.212100
write_to_read_ratio_blp_rw_average = 0.544116
GrpLevelPara = 1.592050 

BW Util details:
bwutil = 0.098605 
total_CMD = 1111341 
util_bw = 109584 
Wasted_Col = 65341 
Wasted_Row = 10153 
Idle = 926263 

BW Util Bottlenecks: 
RCDc_limit = 5665 
RCDWRc_limit = 4244 
WTRc_limit = 14908 
RTWc_limit = 54594 
CCDLc_limit = 47030 
rwq = 0 
CCDLc_limit_alone = 27094 
WTRc_limit_alone = 11898 
RTWc_limit_alone = 37668 

Commands details: 
total_CMD = 1111341 
n_nop = 1053566 
Read = 38174 
Write = 0 
L2_Alloc = 0 
L2_WB = 16618 
n_act = 1523 
n_pre = 1507 
n_ref = 13984 
n_req = 46611 
total_req = 54792 

Dual Bus Interface Util: 
issued_total_row = 3030 
issued_total_col = 54792 
Row_Bus_Util =  0.002726 
CoL_Bus_Util = 0.049303 
Either_Row_CoL_Bus_Util = 0.051987 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000814 
queue_avg = 1.319677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31968
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1111341 n_nop=1059240 n_act=1738 n_pre=1722 n_ref_event=0 n_req=41769 n_rd=34254 n_rd_L2_A=0 n_write=0 n_wr_bk=14454 bw_util=0.08766
n_activity=195634 dram_eff=0.498
bk0: 2026a 1090088i bk1: 2606a 1087978i bk2: 1816a 1093602i bk3: 2284a 1091395i bk4: 2080a 1090804i bk5: 2728a 1085746i bk6: 1976a 1093136i bk7: 2616a 1089420i bk8: 2164a 1088983i bk9: 3022a 1084881i bk10: 1652a 1095328i bk11: 2220a 1090855i bk12: 1560a 1095886i bk13: 2176a 1091880i bk14: 1388a 1099625i bk15: 1940a 1095677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958749
Row_Buffer_Locality_read = 0.980674
Row_Buffer_Locality_write = 0.858816
Bank_Level_Parallism = 2.111405
Bank_Level_Parallism_Col = 2.097403
Bank_Level_Parallism_Ready = 1.167353
write_to_read_ratio_blp_rw_average = 0.540012
GrpLevelPara = 1.506688 

BW Util details:
bwutil = 0.087656 
total_CMD = 1111341 
util_bw = 97416 
Wasted_Col = 62700 
Wasted_Row = 11346 
Idle = 939879 

BW Util Bottlenecks: 
RCDc_limit = 6712 
RCDWRc_limit = 5056 
WTRc_limit = 12778 
RTWc_limit = 49767 
CCDLc_limit = 44571 
rwq = 0 
CCDLc_limit_alone = 25868 
WTRc_limit_alone = 10155 
RTWc_limit_alone = 33687 

Commands details: 
total_CMD = 1111341 
n_nop = 1059240 
Read = 34254 
Write = 0 
L2_Alloc = 0 
L2_WB = 14454 
n_act = 1738 
n_pre = 1722 
n_ref = 0 
n_req = 41769 
total_req = 48708 

Dual Bus Interface Util: 
issued_total_row = 3460 
issued_total_col = 48708 
Row_Bus_Util =  0.003113 
CoL_Bus_Util = 0.043828 
Either_Row_CoL_Bus_Util = 0.046881 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001286 
queue_avg = 1.073662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07366
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1111341 n_nop=1053951 n_act=1489 n_pre=1473 n_ref_event=94701156861968 n_req=46327 n_rd=37930 n_rd_L2_A=0 n_write=0 n_wr_bk=16548 bw_util=0.09804
n_activity=205621 dram_eff=0.5299
bk0: 2406a 1088422i bk1: 2584a 1087916i bk2: 2132a 1091562i bk3: 2296a 1090440i bk4: 2526a 1085702i bk5: 2752a 1084302i bk6: 2514a 1088508i bk7: 2592a 1087430i bk8: 2882a 1082748i bk9: 3032a 1082418i bk10: 2110a 1090072i bk11: 2232a 1089267i bk12: 1932a 1090851i bk13: 2192a 1089792i bk14: 1796a 1094744i bk15: 1952a 1095579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968183
Row_Buffer_Locality_read = 0.985447
Row_Buffer_Locality_write = 0.890199
Bank_Level_Parallism = 2.262962
Bank_Level_Parallism_Col = 2.255113
Bank_Level_Parallism_Ready = 1.208584
write_to_read_ratio_blp_rw_average = 0.540987
GrpLevelPara = 1.598683 

BW Util details:
bwutil = 0.098040 
total_CMD = 1111341 
util_bw = 108956 
Wasted_Col = 64142 
Wasted_Row = 9303 
Idle = 928940 

BW Util Bottlenecks: 
RCDc_limit = 5311 
RCDWRc_limit = 4238 
WTRc_limit = 15660 
RTWc_limit = 53259 
CCDLc_limit = 46489 
rwq = 0 
CCDLc_limit_alone = 26696 
WTRc_limit_alone = 12386 
RTWc_limit_alone = 36740 

Commands details: 
total_CMD = 1111341 
n_nop = 1053951 
Read = 37930 
Write = 0 
L2_Alloc = 0 
L2_WB = 16548 
n_act = 1489 
n_pre = 1473 
n_ref = 94701156861968 
n_req = 46327 
total_req = 54478 

Dual Bus Interface Util: 
issued_total_row = 2962 
issued_total_col = 54478 
Row_Bus_Util =  0.002665 
CoL_Bus_Util = 0.049020 
Either_Row_CoL_Bus_Util = 0.051640 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000871 
queue_avg = 1.335021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33502

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105280, Miss = 15672, Miss_rate = 0.149, Pending_hits = 7127, Reservation_fails = 5627
L2_cache_bank[1]: Access = 108388, Miss = 19600, Miss_rate = 0.181, Pending_hits = 8924, Reservation_fails = 5997
L2_cache_bank[2]: Access = 119078, Miss = 18772, Miss_rate = 0.158, Pending_hits = 7707, Reservation_fails = 5378
L2_cache_bank[3]: Access = 101832, Miss = 19688, Miss_rate = 0.193, Pending_hits = 8484, Reservation_fails = 7594
L2_cache_bank[4]: Access = 107600, Miss = 19772, Miss_rate = 0.184, Pending_hits = 8574, Reservation_fails = 4808
L2_cache_bank[5]: Access = 105460, Miss = 15464, Miss_rate = 0.147, Pending_hits = 7438, Reservation_fails = 7067
L2_cache_bank[6]: Access = 101024, Miss = 19864, Miss_rate = 0.197, Pending_hits = 8144, Reservation_fails = 4929
L2_cache_bank[7]: Access = 119982, Miss = 18658, Miss_rate = 0.156, Pending_hits = 8091, Reservation_fails = 6469
L2_cache_bank[8]: Access = 104114, Miss = 15504, Miss_rate = 0.149, Pending_hits = 7153, Reservation_fails = 5435
L2_cache_bank[9]: Access = 107932, Miss = 19600, Miss_rate = 0.182, Pending_hits = 8703, Reservation_fails = 6041
L2_cache_bank[10]: Access = 119144, Miss = 18648, Miss_rate = 0.157, Pending_hits = 7828, Reservation_fails = 4885
L2_cache_bank[11]: Access = 100740, Miss = 19632, Miss_rate = 0.195, Pending_hits = 7990, Reservation_fails = 4972
L2_total_cache_accesses = 1300574
L2_total_cache_misses = 220874
L2_total_cache_miss_rate = 0.1698
L2_total_cache_pending_hits = 96163
L2_total_cache_reservation_fails = 69202
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 724549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161219
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35334
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6822
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 765
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 60028
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2295
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1028120
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 227208
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2335
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 60027
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1300574
icnt_total_pkts_simt_to_mem=495557
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.8413
	minimum = 5
	maximum = 453
Network latency average = 49.0644
	minimum = 5
	maximum = 453
Slowest packet = 1635793
Flit latency average = 46.8432
	minimum = 5
	maximum = 453
Slowest flit = 1745779
Fragmentation average = 0.0166368
	minimum = 0
	maximum = 391
Injected packet rate average = 0.1978
	minimum = 0.0706491 (at node 1)
	maximum = 0.609446 (at node 24)
Accepted packet rate average = 0.1978
	minimum = 0.0576235 (at node 23)
	maximum = 0.305542 (at node 13)
Injected flit rate average = 0.211321
	minimum = 0.0927324 (at node 1)
	maximum = 0.609446 (at node 24)
Accepted flit rate average= 0.211321
	minimum = 0.0788441 (at node 23)
	maximum = 0.305542 (at node 13)
Injected packet length average = 1.06836
Accepted packet length average = 1.06836
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6736 (27 samples)
	minimum = 5 (27 samples)
	maximum = 239.074 (27 samples)
Network latency average = 19.5215 (27 samples)
	minimum = 5 (27 samples)
	maximum = 236.148 (27 samples)
Flit latency average = 18.7555 (27 samples)
	minimum = 5 (27 samples)
	maximum = 235.481 (27 samples)
Fragmentation average = 0.00152418 (27 samples)
	minimum = 0 (27 samples)
	maximum = 63.037 (27 samples)
Injected packet rate average = 0.0775992 (27 samples)
	minimum = 0.0293838 (27 samples)
	maximum = 0.200805 (27 samples)
Accepted packet rate average = 0.0775992 (27 samples)
	minimum = 0.0272336 (27 samples)
	maximum = 0.115836 (27 samples)
Injected flit rate average = 0.0828372 (27 samples)
	minimum = 0.038393 (27 samples)
	maximum = 0.200975 (27 samples)
Accepted flit rate average = 0.0828372 (27 samples)
	minimum = 0.0369676 (27 samples)
	maximum = 0.115836 (27 samples)
Injected packet size average = 1.0675 (27 samples)
Accepted packet size average = 1.0675 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 25 sec (325 sec)
gpgpu_simulation_rate = 500289 (inst/sec)
gpgpu_simulation_rate = 2590 (cycle/sec)
gpgpu_silicon_slowdown = 270270x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 27485
gpu_sim_insn = 19880
gpu_ipc =       0.7233
gpu_tot_sim_cycle = 869429
gpu_tot_sim_insn = 162613808
gpu_tot_ipc =     187.0352
gpu_tot_issued_cta = 6874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.5072% 
max_total_param_size = 0
gpu_stall_dramfull = 95311
gpu_stall_icnt2sh    = 210581
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4394
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8119
L2_BW  =       0.1157 GB/Sec
L2_BW_total  =      33.5117 GB/Sec
gpu_total_sim_rate=497289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2654446
	L1I_total_cache_misses = 36033
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26902
L1D_cache:
	L1D_cache_core[0]: Access = 29662, Miss = 17809, Miss_rate = 0.600, Pending_hits = 1875, Reservation_fails = 11060
	L1D_cache_core[1]: Access = 29518, Miss = 17596, Miss_rate = 0.596, Pending_hits = 1857, Reservation_fails = 10920
	L1D_cache_core[2]: Access = 29647, Miss = 17566, Miss_rate = 0.593, Pending_hits = 1694, Reservation_fails = 10107
	L1D_cache_core[3]: Access = 29949, Miss = 18099, Miss_rate = 0.604, Pending_hits = 1818, Reservation_fails = 8449
	L1D_cache_core[4]: Access = 29601, Miss = 17322, Miss_rate = 0.585, Pending_hits = 1867, Reservation_fails = 7406
	L1D_cache_core[5]: Access = 29617, Miss = 17873, Miss_rate = 0.603, Pending_hits = 1710, Reservation_fails = 8998
	L1D_cache_core[6]: Access = 29217, Miss = 17087, Miss_rate = 0.585, Pending_hits = 1928, Reservation_fails = 8530
	L1D_cache_core[7]: Access = 28961, Miss = 16948, Miss_rate = 0.585, Pending_hits = 2434, Reservation_fails = 10446
	L1D_cache_core[8]: Access = 29343, Miss = 17598, Miss_rate = 0.600, Pending_hits = 1922, Reservation_fails = 10510
	L1D_cache_core[9]: Access = 29680, Miss = 17696, Miss_rate = 0.596, Pending_hits = 1909, Reservation_fails = 10545
	L1D_cache_core[10]: Access = 29550, Miss = 17531, Miss_rate = 0.593, Pending_hits = 1810, Reservation_fails = 8460
	L1D_cache_core[11]: Access = 29902, Miss = 17550, Miss_rate = 0.587, Pending_hits = 1994, Reservation_fails = 8408
	L1D_cache_core[12]: Access = 29375, Miss = 17769, Miss_rate = 0.605, Pending_hits = 1947, Reservation_fails = 11796
	L1D_cache_core[13]: Access = 29695, Miss = 17656, Miss_rate = 0.595, Pending_hits = 2099, Reservation_fails = 9779
	L1D_cache_core[14]: Access = 29534, Miss = 17952, Miss_rate = 0.608, Pending_hits = 1791, Reservation_fails = 8632
	L1D_total_cache_accesses = 443251
	L1D_total_cache_misses = 264052
	L1D_total_cache_miss_rate = 0.5957
	L1D_total_cache_pending_hits = 28655
	L1D_total_cache_reservation_fails = 144046
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 161151
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 143969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2618413
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36033
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26902
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113619
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2654446

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 128918
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 99
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14952
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26902
ctas_completed 6874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22452, 18297, 8649, 8649, 8649, 8649, 8649, 8649, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 
gpgpu_n_tot_thrd_icount = 167954304
gpgpu_n_tot_w_icount = 5248572
gpgpu_n_stall_shd_mem = 287252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 257046
gpgpu_n_mem_write_global = 113619
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5274112
gpgpu_n_store_insn = 1817904
gpgpu_n_shmem_insn = 59223568
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15908
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1039921	W0_Idle:5788338	W0_Scoreboard:5716615	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:289607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2656518	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2056368 {8:257046,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8180568 {72:113619,}
traffic_breakdown_coretomem[INST_ACC_R] = 90528 {8:11316,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41127360 {40:1028184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817904 {8:227238,}
traffic_breakdown_memtocore[INST_ACC_R] = 1810560 {40:45264,}
maxmflatency = 1225 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 267 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 62 
mrq_lat_table:91466 	32229 	21540 	23647 	37872 	31471 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	715374 	460846 	77553 	1679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10552 	590 	155 	333408 	17641 	14515 	4405 	729 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131867 	174583 	170143 	222040 	423429 	133178 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	694 	270 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     13294     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19068     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 12.180904 23.810606 14.939597 50.799999 12.930348 35.817204 14.213873 26.700001 12.995215 31.581196 16.975000 45.266666 30.301588 91.068962 43.076923 139.176468 
dram[1]: 24.294117 26.214876 40.200001 38.944443 22.381294 36.967033 20.677853 30.815535 17.071428 29.322834 22.316668 44.688526 40.135593 99.111115 67.060608 139.764709 
dram[2]: 24.664062 12.487180 47.016666 14.516557 31.742857 14.086957 27.658119 13.890804 32.456139 13.204878 40.299999 15.991735 102.000000 29.292307 141.235291 39.853657 
dram[3]: 26.264463 23.071428 39.943661 40.312500 34.659794 22.489208 30.628571 21.286713 29.307087 17.357489 46.491802 22.508772 95.642860 41.912281 142.117645 65.818184 
dram[4]: 12.492228 26.294117 15.985612 47.271187 13.025510 35.210526 14.479290 27.384615 12.888889 33.745453 18.611111 38.728573 28.590910 98.370369 50.727272 138.882355 
dram[5]: 23.128000 30.194174 40.671875 40.637680 22.642336 35.515789 20.837837 32.721649 17.252428 29.322834 25.554455 46.203388 36.984375 92.275864 62.599998 139.764709 
average row locality = 265170/9773 = 27.132917
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       705      1038       725      1012       850      1230       827      1176       920      1374       678       984       620       954       546       844 
dram[1]:       928      1048       940      1016      1123      1240      1106      1164      1280      1384       942       988       847       968       780       848 
dram[2]:      1038       713      1026       709      1226       856      1192       809      1372       923      1026       634       960       620       858       529 
dram[3]:      1044       940      1032       923      1236      1132      1184      1086      1380      1285      1032       897       972       852       864       763 
dram[4]:       701      1046       725      1010       838      1234       828      1176       907      1380       670       982       616       960       543       842 
dram[5]:       931      1052       932      1016      1122      1244      1103      1164      1270      1384       909       988       848       968       773       848 
total dram writes = 93208
bank skew: 1384/529 = 2.62
chip skew: 16622/14458 = 1.15
average mf latency per bank:
dram[0]:       5878      3274      5488      3408      4810      3089      5306      3344      4551      2912      4773      4102      3784      2418      4457      2799
dram[1]:       4662      2610      4657      2849      4568      2565      5101      2894      4043      2544      4598      3165      3673      1907      3935      1838
dram[2]:       3096      5633      3086      5761      2836      4641      3064      5250      2839      4288      3478      4838      2196      3512      2407      4337
dram[3]:       2670      4209      2802      4413      2608      4090      2866      4950      2579      3948      3055      4574      1875      3477      1783      3769
dram[4]:       6560      3300      6019      3531      4997      3062      5199      3340      4522      2871      4653      4272      3824      2440      4643      2869
dram[5]:       4688      2642      4617      2928      4353      2572      4819      2948      4111      2521      4472      3187      3779      1857      4044      1845
maximum mf latency per bank:
dram[0]:        761      1217       919       715      1005       907      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       646       870       507       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1187       684       649       980       708      1016       658      1182      1011       954       973       772      1165       797      1171       608
dram[3]:        733       749       488       727       958       926       723       962       997       977      1130      1059       934      1056       674       933
dram[4]:        748      1225       930       749       955       883      1116       733       958      1036       637       996       719      1172       733      1223
dram[5]:        756       638       718       513      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147620 n_nop=1095234 n_act=1787 n_pre=1771 n_ref_event=94701154270800 n_req=41940 n_rd=34410 n_rd_L2_A=0 n_write=0 n_wr_bk=14483 bw_util=0.08521
n_activity=198300 dram_eff=0.4931
bk0: 2046a 1126499i bk1: 2624a 1124501i bk2: 1822a 1130185i bk3: 2288a 1127755i bk4: 2120a 1125761i bk5: 2716a 1122122i bk6: 1990a 1129073i bk7: 2616a 1126095i bk8: 2202a 1124623i bk9: 3008a 1120599i bk10: 1674a 1130921i bk11: 2224a 1127008i bk12: 1580a 1133090i bk13: 2164a 1128709i bk14: 1392a 1135449i bk15: 1944a 1131314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957654
Row_Buffer_Locality_read = 0.979948
Row_Buffer_Locality_write = 0.855777
Bank_Level_Parallism = 2.101115
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.176185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.085208 
total_CMD = 1147620 
util_bw = 97786 
Wasted_Col = 63583 
Wasted_Row = 12032 
Idle = 974219 

BW Util Bottlenecks: 
RCDc_limit = 6848 
RCDWRc_limit = 5287 
WTRc_limit = 13972 
RTWc_limit = 49099 
CCDLc_limit = 45264 
rwq = 0 
CCDLc_limit_alone = 26494 
WTRc_limit_alone = 11013 
RTWc_limit_alone = 33288 

Commands details: 
total_CMD = 1147620 
n_nop = 1095234 
Read = 34410 
Write = 0 
L2_Alloc = 0 
L2_WB = 14483 
n_act = 1787 
n_pre = 1771 
n_ref = 94701154270800 
n_req = 41940 
total_req = 48893 

Dual Bus Interface Util: 
issued_total_row = 3558 
issued_total_col = 48893 
Row_Bus_Util =  0.003100 
CoL_Bus_Util = 0.042604 
Either_Row_CoL_Bus_Util = 0.045648 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001241 
queue_avg = 1.052513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147620 n_nop=1089910 n_act=1527 n_pre=1511 n_ref_event=4560869750798743682 n_req=46556 n_rd=38128 n_rd_L2_A=0 n_write=0 n_wr_bk=16602 bw_util=0.09538
n_activity=207789 dram_eff=0.5268
bk0: 2416a 1123791i bk1: 2648a 1123357i bk2: 2136a 1126766i bk3: 2296a 1126841i bk4: 2536a 1120139i bk5: 2744a 1119942i bk6: 2510a 1124624i bk7: 2592a 1123711i bk8: 2908a 1118562i bk9: 3032a 1118802i bk10: 2186a 1126273i bk11: 2232a 1126912i bk12: 1936a 1127485i bk13: 2192a 1125887i bk14: 1812a 1131378i bk15: 1952a 1130774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967502
Row_Buffer_Locality_read = 0.984736
Row_Buffer_Locality_write = 0.889535
Bank_Level_Parallism = 2.260988
Bank_Level_Parallism_Col = 2.259367
Bank_Level_Parallism_Ready = 1.208886
write_to_read_ratio_blp_rw_average = 0.542468
GrpLevelPara = 1.584469 

BW Util details:
bwutil = 0.095380 
total_CMD = 1147620 
util_bw = 109460 
Wasted_Col = 65194 
Wasted_Row = 10120 
Idle = 962846 

BW Util Bottlenecks: 
RCDc_limit = 5549 
RCDWRc_limit = 4237 
WTRc_limit = 15412 
RTWc_limit = 54903 
CCDLc_limit = 47985 
rwq = 0 
CCDLc_limit_alone = 27306 
WTRc_limit_alone = 12149 
RTWc_limit_alone = 37487 

Commands details: 
total_CMD = 1147620 
n_nop = 1089910 
Read = 38128 
Write = 0 
L2_Alloc = 0 
L2_WB = 16602 
n_act = 1527 
n_pre = 1511 
n_ref = 4560869750798743682 
n_req = 46556 
total_req = 54730 

Dual Bus Interface Util: 
issued_total_row = 3038 
issued_total_col = 54730 
Row_Bus_Util =  0.002647 
CoL_Bus_Util = 0.047690 
Either_Row_CoL_Bus_Util = 0.050287 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001005 
queue_avg = 1.288433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147620 n_nop=1095235 n_act=1787 n_pre=1771 n_ref_event=0 n_req=41937 n_rd=34404 n_rd_L2_A=0 n_write=0 n_wr_bk=14491 bw_util=0.08521
n_activity=198294 dram_eff=0.4932
bk0: 2638a 1125255i bk1: 2052a 1126969i bk2: 2308a 1127695i bk3: 1796a 1129512i bk4: 2720a 1123036i bk5: 2110a 1126812i bk6: 2640a 1125294i bk7: 1958a 1128512i bk8: 3014a 1120948i bk9: 2194a 1125411i bk10: 2308a 1127623i bk11: 1592a 1131110i bk12: 2172a 1127614i bk13: 1576a 1132536i bk14: 1972a 1131903i bk15: 1354a 1135355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957722
Row_Buffer_Locality_read = 0.979915
Row_Buffer_Locality_write = 0.856365
Bank_Level_Parallism = 2.094240
Bank_Level_Parallism_Col = 2.081392
Bank_Level_Parallism_Ready = 1.177552
write_to_read_ratio_blp_rw_average = 0.533853
GrpLevelPara = 1.501795 

BW Util details:
bwutil = 0.085211 
total_CMD = 1147620 
util_bw = 97790 
Wasted_Col = 63424 
Wasted_Row = 11907 
Idle = 974499 

BW Util Bottlenecks: 
RCDc_limit = 6983 
RCDWRc_limit = 5182 
WTRc_limit = 13524 
RTWc_limit = 48627 
CCDLc_limit = 44258 
rwq = 0 
CCDLc_limit_alone = 25753 
WTRc_limit_alone = 10695 
RTWc_limit_alone = 32951 

Commands details: 
total_CMD = 1147620 
n_nop = 1095235 
Read = 34404 
Write = 0 
L2_Alloc = 0 
L2_WB = 14491 
n_act = 1787 
n_pre = 1771 
n_ref = 0 
n_req = 41937 
total_req = 48895 

Dual Bus Interface Util: 
issued_total_row = 3558 
issued_total_col = 48895 
Row_Bus_Util =  0.003100 
CoL_Bus_Util = 0.042606 
Either_Row_CoL_Bus_Util = 0.045647 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001298 
queue_avg = 1.026052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02605
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147620 n_nop=1089829 n_act=1525 n_pre=1509 n_ref_event=13984 n_req=46621 n_rd=38182 n_rd_L2_A=0 n_write=0 n_wr_bk=16622 bw_util=0.09551
n_activity=209152 dram_eff=0.5241
bk0: 2656a 1122580i bk1: 2426a 1124450i bk2: 2320a 1126906i bk3: 2112a 1127654i bk4: 2744a 1120021i bk5: 2546a 1122224i bk6: 2624a 1124741i bk7: 2482a 1124660i bk8: 3032a 1119496i bk9: 2914a 1117576i bk10: 2320a 1126488i bk11: 2098a 1125650i bk12: 2192a 1126769i bk13: 1952a 1127164i bk14: 1984a 1130643i bk15: 1780a 1130670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967611
Row_Buffer_Locality_read = 0.984783
Row_Buffer_Locality_write = 0.889916
Bank_Level_Parallism = 2.244625
Bank_Level_Parallism_Col = 2.244002
Bank_Level_Parallism_Ready = 1.212054
write_to_read_ratio_blp_rw_average = 0.544171
GrpLevelPara = 1.591841 

BW Util details:
bwutil = 0.095509 
total_CMD = 1147620 
util_bw = 109608 
Wasted_Col = 65381 
Wasted_Row = 10165 
Idle = 962466 

BW Util Bottlenecks: 
RCDc_limit = 5677 
RCDWRc_limit = 4250 
WTRc_limit = 14908 
RTWc_limit = 54620 
CCDLc_limit = 47045 
rwq = 0 
CCDLc_limit_alone = 27101 
WTRc_limit_alone = 11898 
RTWc_limit_alone = 37686 

Commands details: 
total_CMD = 1147620 
n_nop = 1089829 
Read = 38182 
Write = 0 
L2_Alloc = 0 
L2_WB = 16622 
n_act = 1525 
n_pre = 1509 
n_ref = 13984 
n_req = 46621 
total_req = 54804 

Dual Bus Interface Util: 
issued_total_row = 3034 
issued_total_col = 54804 
Row_Bus_Util =  0.002644 
CoL_Bus_Util = 0.047754 
Either_Row_CoL_Bus_Util = 0.050357 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000813 
queue_avg = 1.278022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27802
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147620 n_nop=1095503 n_act=1740 n_pre=1724 n_ref_event=0 n_req=41779 n_rd=34262 n_rd_L2_A=0 n_write=0 n_wr_bk=14458 bw_util=0.08491
n_activity=195728 dram_eff=0.4978
bk0: 2034a 1126332i bk1: 2606a 1124254i bk2: 1816a 1129879i bk3: 2284a 1127672i bk4: 2080a 1127082i bk5: 2728a 1122025i bk6: 1976a 1129415i bk7: 2616a 1125699i bk8: 2164a 1125263i bk9: 3022a 1121162i bk10: 1652a 1131609i bk11: 2220a 1127136i bk12: 1560a 1132095i bk13: 2176a 1128158i bk14: 1388a 1135904i bk15: 1940a 1131956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958711
Row_Buffer_Locality_read = 0.980649
Row_Buffer_Locality_write = 0.858720
Bank_Level_Parallism = 2.111161
Bank_Level_Parallism_Col = 2.097121
Bank_Level_Parallism_Ready = 1.167312
write_to_read_ratio_blp_rw_average = 0.540073
GrpLevelPara = 1.506490 

BW Util details:
bwutil = 0.084906 
total_CMD = 1147620 
util_bw = 97440 
Wasted_Col = 62740 
Wasted_Row = 11358 
Idle = 976082 

BW Util Bottlenecks: 
RCDc_limit = 6724 
RCDWRc_limit = 5062 
WTRc_limit = 12778 
RTWc_limit = 49793 
CCDLc_limit = 44587 
rwq = 0 
CCDLc_limit_alone = 25876 
WTRc_limit_alone = 10155 
RTWc_limit_alone = 33705 

Commands details: 
total_CMD = 1147620 
n_nop = 1095503 
Read = 34262 
Write = 0 
L2_Alloc = 0 
L2_WB = 14458 
n_act = 1740 
n_pre = 1724 
n_ref = 0 
n_req = 41779 
total_req = 48720 

Dual Bus Interface Util: 
issued_total_row = 3464 
issued_total_col = 48720 
Row_Bus_Util =  0.003018 
CoL_Bus_Util = 0.042453 
Either_Row_CoL_Bus_Util = 0.045413 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001286 
queue_avg = 1.039786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03979
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147620 n_nop=1090214 n_act=1491 n_pre=1475 n_ref_event=94701156861968 n_req=46337 n_rd=37938 n_rd_L2_A=0 n_write=0 n_wr_bk=16552 bw_util=0.09496
n_activity=205715 dram_eff=0.5298
bk0: 2414a 1124667i bk1: 2584a 1124192i bk2: 2132a 1127839i bk3: 2296a 1126717i bk4: 2526a 1121979i bk5: 2752a 1120580i bk6: 2514a 1124786i bk7: 2592a 1123708i bk8: 2882a 1119027i bk9: 3032a 1118700i bk10: 2110a 1126354i bk11: 2232a 1125549i bk12: 1932a 1127062i bk13: 2192a 1126071i bk14: 1796a 1131023i bk15: 1952a 1131858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968146
Row_Buffer_Locality_read = 0.985424
Row_Buffer_Locality_write = 0.890106
Bank_Level_Parallism = 2.262671
Bank_Level_Parallism_Col = 2.254797
Bank_Level_Parallism_Ready = 1.208538
write_to_read_ratio_blp_rw_average = 0.541044
GrpLevelPara = 1.598470 

BW Util details:
bwutil = 0.094962 
total_CMD = 1147620 
util_bw = 108980 
Wasted_Col = 64182 
Wasted_Row = 9315 
Idle = 965143 

BW Util Bottlenecks: 
RCDc_limit = 5323 
RCDWRc_limit = 4244 
WTRc_limit = 15660 
RTWc_limit = 53285 
CCDLc_limit = 46504 
rwq = 0 
CCDLc_limit_alone = 26703 
WTRc_limit_alone = 12386 
RTWc_limit_alone = 36758 

Commands details: 
total_CMD = 1147620 
n_nop = 1090214 
Read = 37938 
Write = 0 
L2_Alloc = 0 
L2_WB = 16552 
n_act = 1491 
n_pre = 1475 
n_ref = 94701156861968 
n_req = 46337 
total_req = 54490 

Dual Bus Interface Util: 
issued_total_row = 2966 
issued_total_col = 54490 
Row_Bus_Util =  0.002584 
CoL_Bus_Util = 0.047481 
Either_Row_CoL_Bus_Util = 0.050022 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000871 
queue_avg = 1.292882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29288

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105288, Miss = 15672, Miss_rate = 0.149, Pending_hits = 7127, Reservation_fails = 5627
L2_cache_bank[1]: Access = 108418, Miss = 19600, Miss_rate = 0.181, Pending_hits = 8924, Reservation_fails = 5997
L2_cache_bank[2]: Access = 119086, Miss = 18772, Miss_rate = 0.158, Pending_hits = 7707, Reservation_fails = 5378
L2_cache_bank[3]: Access = 101832, Miss = 19688, Miss_rate = 0.193, Pending_hits = 8484, Reservation_fails = 7594
L2_cache_bank[4]: Access = 107642, Miss = 19780, Miss_rate = 0.184, Pending_hits = 8574, Reservation_fails = 4808
L2_cache_bank[5]: Access = 105460, Miss = 15464, Miss_rate = 0.147, Pending_hits = 7438, Reservation_fails = 7067
L2_cache_bank[6]: Access = 101032, Miss = 19872, Miss_rate = 0.197, Pending_hits = 8144, Reservation_fails = 4929
L2_cache_bank[7]: Access = 119982, Miss = 18658, Miss_rate = 0.156, Pending_hits = 8091, Reservation_fails = 6469
L2_cache_bank[8]: Access = 104122, Miss = 15512, Miss_rate = 0.149, Pending_hits = 7153, Reservation_fails = 5435
L2_cache_bank[9]: Access = 107962, Miss = 19600, Miss_rate = 0.182, Pending_hits = 8703, Reservation_fails = 6041
L2_cache_bank[10]: Access = 119152, Miss = 18656, Miss_rate = 0.157, Pending_hits = 7828, Reservation_fails = 4885
L2_cache_bank[11]: Access = 100740, Miss = 19632, Miss_rate = 0.195, Pending_hits = 7990, Reservation_fails = 4972
L2_total_cache_accesses = 1300716
L2_total_cache_misses = 220906
L2_total_cache_miss_rate = 0.1698
L2_total_cache_pending_hits = 96163
L2_total_cache_reservation_fails = 69202
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 724613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161219
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35350
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6822
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 773
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 60028
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2319
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1028184
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 227238
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2335
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 60027
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1300716
icnt_total_pkts_simt_to_mem=495615
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1682663
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1796131
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000249294
	minimum = 0 (at node 0)
	maximum = 0.00156449 (at node 3)
Accepted packet rate average = 0.000249294
	minimum = 0 (at node 0)
	maximum = 0.00516645 (at node 3)
Injected flit rate average = 0.000269507
	minimum = 0 (at node 0)
	maximum = 0.00211024 (at node 3)
Accepted flit rate average= 0.000269507
	minimum = 0 (at node 0)
	maximum = 0.00516645 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1246 (28 samples)
	minimum = 5 (28 samples)
	maximum = 230.964 (28 samples)
Network latency average = 19.0057 (28 samples)
	minimum = 5 (28 samples)
	maximum = 227.929 (28 samples)
Flit latency average = 18.2643 (28 samples)
	minimum = 5 (28 samples)
	maximum = 227.25 (28 samples)
Fragmentation average = 0.00146975 (28 samples)
	minimum = 0 (28 samples)
	maximum = 60.7857 (28 samples)
Injected packet rate average = 0.0748367 (28 samples)
	minimum = 0.0283344 (28 samples)
	maximum = 0.19369 (28 samples)
Accepted packet rate average = 0.0748367 (28 samples)
	minimum = 0.026261 (28 samples)
	maximum = 0.111883 (28 samples)
Injected flit rate average = 0.0798884 (28 samples)
	minimum = 0.0370218 (28 samples)
	maximum = 0.193873 (28 samples)
Accepted flit rate average = 0.0798884 (28 samples)
	minimum = 0.0356473 (28 samples)
	maximum = 0.111883 (28 samples)
Injected packet size average = 1.0675 (28 samples)
Accepted packet size average = 1.0675 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 27 sec (327 sec)
gpgpu_simulation_rate = 497289 (inst/sec)
gpgpu_simulation_rate = 2658 (cycle/sec)
gpgpu_silicon_slowdown = 263355x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (22,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 33338
gpu_sim_insn = 432960
gpu_ipc =      12.9870
gpu_tot_sim_cycle = 902767
gpu_tot_sim_insn = 163046768
gpu_tot_ipc =     180.6078
gpu_tot_issued_cta = 6896
gpu_occupancy = 3.0559% 
gpu_tot_occupancy = 34.7284% 
max_total_param_size = 0
gpu_stall_dramfull = 95311
gpu_stall_icnt2sh    = 210581
partiton_level_parallism =       0.0838
partiton_level_parallism_total  =       0.4262
partiton_level_parallism_util =       1.1074
partiton_level_parallism_util_total  =       1.8035
L2_BW  =       6.5954 GB/Sec
L2_BW_total  =      32.5177 GB/Sec
gpu_total_sim_rate=491104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2667866
	L1I_total_cache_misses = 37748
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26902
L1D_cache:
	L1D_cache_core[0]: Access = 29741, Miss = 17857, Miss_rate = 0.600, Pending_hits = 1875, Reservation_fails = 11060
	L1D_cache_core[1]: Access = 29597, Miss = 17644, Miss_rate = 0.596, Pending_hits = 1857, Reservation_fails = 10920
	L1D_cache_core[2]: Access = 29726, Miss = 17614, Miss_rate = 0.593, Pending_hits = 1694, Reservation_fails = 10107
	L1D_cache_core[3]: Access = 30028, Miss = 18147, Miss_rate = 0.604, Pending_hits = 1818, Reservation_fails = 8449
	L1D_cache_core[4]: Access = 29759, Miss = 17410, Miss_rate = 0.585, Pending_hits = 1883, Reservation_fails = 7406
	L1D_cache_core[5]: Access = 29775, Miss = 17961, Miss_rate = 0.603, Pending_hits = 1726, Reservation_fails = 8998
	L1D_cache_core[6]: Access = 29375, Miss = 17174, Miss_rate = 0.585, Pending_hits = 1944, Reservation_fails = 8530
	L1D_cache_core[7]: Access = 29119, Miss = 17028, Miss_rate = 0.585, Pending_hits = 2450, Reservation_fails = 10446
	L1D_cache_core[8]: Access = 29501, Miss = 17678, Miss_rate = 0.599, Pending_hits = 1938, Reservation_fails = 10510
	L1D_cache_core[9]: Access = 29838, Miss = 17776, Miss_rate = 0.596, Pending_hits = 1925, Reservation_fails = 10545
	L1D_cache_core[10]: Access = 29708, Miss = 17611, Miss_rate = 0.593, Pending_hits = 1826, Reservation_fails = 8460
	L1D_cache_core[11]: Access = 29981, Miss = 17598, Miss_rate = 0.587, Pending_hits = 1994, Reservation_fails = 8408
	L1D_cache_core[12]: Access = 29454, Miss = 17817, Miss_rate = 0.605, Pending_hits = 1947, Reservation_fails = 11796
	L1D_cache_core[13]: Access = 29774, Miss = 17704, Miss_rate = 0.595, Pending_hits = 2099, Reservation_fails = 9779
	L1D_cache_core[14]: Access = 29613, Miss = 18000, Miss_rate = 0.608, Pending_hits = 1791, Reservation_fails = 8632
	L1D_total_cache_accesses = 444989
	L1D_total_cache_misses = 265019
	L1D_total_cache_miss_rate = 0.5956
	L1D_total_cache_pending_hits = 28767
	L1D_total_cache_reservation_fails = 144046
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 161349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 143969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2630118
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37748
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26902
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 330688
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114301
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2667866

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 128918
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 99
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14952
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26902
ctas_completed 6896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23658, 18297, 8649, 8649, 8649, 8649, 8649, 8649, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 
gpgpu_n_tot_thrd_icount = 168803328
gpgpu_n_tot_w_icount = 5275104
gpgpu_n_stall_shd_mem = 292180
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 257990
gpgpu_n_mem_write_global = 114301
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5291008
gpgpu_n_store_insn = 1828816
gpgpu_n_shmem_insn = 59363664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5136768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15908
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1044823	W0_Idle:6474932	W0_Scoreboard:5997915	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4933179
single_issue_nums: WS0:2674608	WS1:2600496	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2063920 {8:257990,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8229672 {72:114301,}
traffic_breakdown_coretomem[INST_ACC_R] = 99880 {8:12485,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41278400 {40:1031960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1828816 {8:228602,}
traffic_breakdown_memtocore[INST_ACC_R] = 1997600 {40:49940,}
maxmflatency = 1225 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 267 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 61 
mrq_lat_table:91592 	32250 	21543 	23650 	38062 	31492 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	720503 	460857 	77553 	1679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11667 	639 	160 	335003 	17672 	14515 	4405 	729 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136181 	175409 	170143 	222040 	423429 	133178 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	724 	270 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.806764 22.244755 14.939597 50.799999 12.930348 35.817204 14.213873 26.700001 12.995215 31.581196 16.975000 45.266666 30.301588 88.433334 43.076923 139.176468 
dram[1]: 22.921259 23.792593 40.200001 38.944443 22.381294 36.967033 20.677853 30.815535 17.071428 29.322834 22.316668 44.688526 40.135593 95.928574 67.060608 139.764709 
dram[2]: 22.792856 12.286432 47.016666 14.516557 31.490566 14.086957 27.658119 13.890804 32.456139 13.204878 40.299999 15.991735 95.071426 29.292307 141.235291 39.853657 
dram[3]: 23.955223 22.438461 39.943661 40.312500 34.659794 22.489208 30.628571 21.286713 29.307087 17.357489 46.491802 22.508772 95.928574 41.912281 142.117645 65.818184 
dram[4]: 12.237373 24.323076 15.985612 47.271187 13.025510 34.895832 14.479290 27.384615 12.888889 33.745453 18.611111 38.728573 28.712122 88.766670 50.727272 138.882355 
dram[5]: 22.330769 27.304348 40.671875 40.637680 22.642336 35.515789 20.837837 32.721649 17.252428 29.322834 25.554455 46.203388 37.109375 92.275864 62.599998 139.764709 
average row locality = 265534/9889 = 26.851452
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       713      1050       725      1012       850      1230       827      1176       920      1374       678       984       620       962       546       844 
dram[1]:       936      1064       940      1016      1123      1240      1106      1164      1280      1384       942       988       847       972       780       848 
dram[2]:      1050       717      1026       709      1228       856      1192       809      1372       923      1026       634       964       620       858       529 
dram[3]:      1060       944      1032       923      1236      1132      1184      1086      1380      1285      1032       897       972       852       864       763 
dram[4]:       709      1056       725      1010       838      1236       828      1176       907      1380       670       982       616       966       543       842 
dram[5]:       939      1064       932      1016      1122      1244      1103      1164      1270      1384       909       988       848       968       773       848 
total dram writes = 93352
bank skew: 1384/529 = 2.62
chip skew: 16642/14484 = 1.15
average mf latency per bank:
dram[0]:       5812      3249      5488      3420      4810      3099      5306      3355      4551      2921      4773      4109      3809      2476      4457      2813
dram[1]:       4622      2571      4657      2849      4568      2565      5101      2894      4043      2544      4598      3165      3691      1935      3935      1838
dram[2]:       3073      5602      3098      5761      2842      4641      3075      5250      2848      4288      3486      4838      2272      3538      2421      4337
dram[3]:       2630      4191      2802      4413      2608      4090      2866      4950      2579      3948      3055      4574      1912      3495      1783      3769
dram[4]:       6486      3281      6019      3543      4997      3067      5199      3351      4522      2881      4653      4281      3856      2500      4643      2884
dram[5]:       4648      2612      4617      2928      4353      2572      4819      2948      4111      2521      4472      3187      3802      1889      4044      1845
maximum mf latency per bank:
dram[0]:        761      1217       919       715      1005       907      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       646       870       507       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1187       684       649       980       708      1016       658      1182      1011       954       973       772      1165       797      1171       608
dram[3]:        733       749       488       727       958       926       723       962       997       977      1130      1059       934      1056       674       933
dram[4]:        748      1225       930       749       955       883      1116       733       958      1036       637       996       719      1172       733      1223
dram[5]:        756       638       718       513      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1191625 n_nop=1139115 n_act=1807 n_pre=1791 n_ref_event=94701154270800 n_req=42010 n_rd=34466 n_rd_L2_A=0 n_write=0 n_wr_bk=14511 bw_util=0.0822
n_activity=199279 dram_eff=0.4915
bk0: 2062a 1170277i bk1: 2656a 1168119i bk2: 1822a 1174171i bk3: 2288a 1171747i bk4: 2120a 1169753i bk5: 2716a 1166119i bk6: 1990a 1173075i bk7: 2616a 1170098i bk8: 2202a 1168627i bk9: 3008a 1164605i bk10: 1674a 1174928i bk11: 2224a 1171016i bk12: 1580a 1177100i bk13: 2172a 1172615i bk14: 1392a 1179465i bk15: 1944a 1175330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957248
Row_Buffer_Locality_read = 0.979690
Row_Buffer_Locality_write = 0.854719
Bank_Level_Parallism = 2.096901
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.175883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.082202 
total_CMD = 1191625 
util_bw = 97954 
Wasted_Col = 63853 
Wasted_Row = 12327 
Idle = 1017491 

BW Util Bottlenecks: 
RCDc_limit = 6968 
RCDWRc_limit = 5352 
WTRc_limit = 13976 
RTWc_limit = 49151 
CCDLc_limit = 45333 
rwq = 0 
CCDLc_limit_alone = 26547 
WTRc_limit_alone = 11017 
RTWc_limit_alone = 33324 

Commands details: 
total_CMD = 1191625 
n_nop = 1139115 
Read = 34466 
Write = 0 
L2_Alloc = 0 
L2_WB = 14511 
n_act = 1807 
n_pre = 1791 
n_ref = 94701154270800 
n_req = 42010 
total_req = 48977 

Dual Bus Interface Util: 
issued_total_row = 3598 
issued_total_col = 48977 
Row_Bus_Util =  0.003019 
CoL_Bus_Util = 0.041101 
Either_Row_CoL_Bus_Util = 0.044066 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001238 
queue_avg = 1.014648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01465
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1191625 n_nop=1133785 n_act=1550 n_pre=1534 n_ref_event=4560869750798743682 n_req=46626 n_rd=38184 n_rd_L2_A=0 n_write=0 n_wr_bk=16630 bw_util=0.092
n_activity=208857 dram_eff=0.5249
bk0: 2432a 1167571i bk1: 2680a 1166932i bk2: 2136a 1170750i bk3: 2296a 1170832i bk4: 2536a 1164130i bk5: 2744a 1163937i bk6: 2510a 1168628i bk7: 2592a 1167715i bk8: 2908a 1162566i bk9: 3032a 1162808i bk10: 2186a 1170280i bk11: 2232a 1170920i bk12: 1936a 1171494i bk13: 2200a 1169815i bk14: 1812a 1175395i bk15: 1952a 1174792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967057
Row_Buffer_Locality_read = 0.984470
Row_Buffer_Locality_write = 0.888297
Bank_Level_Parallism = 2.256164
Bank_Level_Parallism_Col = 2.256496
Bank_Level_Parallism_Ready = 1.208567
write_to_read_ratio_blp_rw_average = 0.542134
GrpLevelPara = 1.583057 

BW Util details:
bwutil = 0.091999 
total_CMD = 1191625 
util_bw = 109628 
Wasted_Col = 65484 
Wasted_Row = 10422 
Idle = 1006091 

BW Util Bottlenecks: 
RCDc_limit = 5681 
RCDWRc_limit = 4316 
WTRc_limit = 15412 
RTWc_limit = 54942 
CCDLc_limit = 48054 
rwq = 0 
CCDLc_limit_alone = 27363 
WTRc_limit_alone = 12149 
RTWc_limit_alone = 37514 

Commands details: 
total_CMD = 1191625 
n_nop = 1133785 
Read = 38184 
Write = 0 
L2_Alloc = 0 
L2_WB = 16630 
n_act = 1550 
n_pre = 1534 
n_ref = 4560869750798743682 
n_req = 46626 
total_req = 54814 

Dual Bus Interface Util: 
issued_total_row = 3084 
issued_total_col = 54814 
Row_Bus_Util =  0.002588 
CoL_Bus_Util = 0.045999 
Either_Row_CoL_Bus_Util = 0.048539 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001003 
queue_avg = 1.241820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24182
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1191625 n_nop=1139133 n_act=1806 n_pre=1790 n_ref_event=0 n_req=41996 n_rd=34452 n_rd_L2_A=0 n_write=0 n_wr_bk=14513 bw_util=0.08218
n_activity=199148 dram_eff=0.4917
bk0: 2666a 1168883i bk1: 2060a 1170842i bk2: 2308a 1171687i bk3: 1796a 1173509i bk4: 2724a 1166994i bk5: 2110a 1170813i bk6: 2640a 1169299i bk7: 1958a 1172518i bk8: 3014a 1164955i bk9: 2194a 1169419i bk10: 2308a 1171631i bk11: 1592a 1175118i bk12: 2180a 1171514i bk13: 1576a 1176543i bk14: 1972a 1175913i bk15: 1354a 1179368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957329
Row_Buffer_Locality_read = 0.979711
Row_Buffer_Locality_write = 0.855117
Bank_Level_Parallism = 2.090653
Bank_Level_Parallism_Col = 2.079210
Bank_Level_Parallism_Ready = 1.177299
write_to_read_ratio_blp_rw_average = 0.533543
GrpLevelPara = 1.500706 

BW Util details:
bwutil = 0.082182 
total_CMD = 1191625 
util_bw = 97930 
Wasted_Col = 63665 
Wasted_Row = 12161 
Idle = 1017869 

BW Util Bottlenecks: 
RCDc_limit = 7079 
RCDWRc_limit = 5254 
WTRc_limit = 13542 
RTWc_limit = 48667 
CCDLc_limit = 44312 
rwq = 0 
CCDLc_limit_alone = 25797 
WTRc_limit_alone = 10711 
RTWc_limit_alone = 32983 

Commands details: 
total_CMD = 1191625 
n_nop = 1139133 
Read = 34452 
Write = 0 
L2_Alloc = 0 
L2_WB = 14513 
n_act = 1806 
n_pre = 1790 
n_ref = 0 
n_req = 41996 
total_req = 48965 

Dual Bus Interface Util: 
issued_total_row = 3596 
issued_total_col = 48965 
Row_Bus_Util =  0.003018 
CoL_Bus_Util = 0.041091 
Either_Row_CoL_Bus_Util = 0.044051 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001314 
queue_avg = 0.989139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.989139
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1191625 n_nop=1133740 n_act=1542 n_pre=1526 n_ref_event=13984 n_req=46671 n_rd=38222 n_rd_L2_A=0 n_write=0 n_wr_bk=16642 bw_util=0.09208
n_activity=209942 dram_eff=0.5227
bk0: 2680a 1166199i bk1: 2434a 1168325i bk2: 2320a 1170898i bk3: 2112a 1171648i bk4: 2744a 1164015i bk5: 2546a 1166225i bk6: 2624a 1168745i bk7: 2482a 1168665i bk8: 3032a 1163501i bk9: 2914a 1161581i bk10: 2320a 1170493i bk11: 2098a 1169656i bk12: 2200a 1170763i bk13: 1952a 1171178i bk14: 1984a 1174659i bk15: 1780a 1174687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967282
Row_Buffer_Locality_read = 0.984590
Row_Buffer_Locality_write = 0.888981
Bank_Level_Parallism = 2.241001
Bank_Level_Parallism_Col = 2.241937
Bank_Level_Parallism_Ready = 1.211823
write_to_read_ratio_blp_rw_average = 0.543862
GrpLevelPara = 1.590839 

BW Util details:
bwutil = 0.092083 
total_CMD = 1191625 
util_bw = 109728 
Wasted_Col = 65584 
Wasted_Row = 10398 
Idle = 1005915 

BW Util Bottlenecks: 
RCDc_limit = 5773 
RCDWRc_limit = 4309 
WTRc_limit = 14908 
RTWc_limit = 54633 
CCDLc_limit = 47090 
rwq = 0 
CCDLc_limit_alone = 27142 
WTRc_limit_alone = 11898 
RTWc_limit_alone = 37695 

Commands details: 
total_CMD = 1191625 
n_nop = 1133740 
Read = 38222 
Write = 0 
L2_Alloc = 0 
L2_WB = 16642 
n_act = 1542 
n_pre = 1526 
n_ref = 13984 
n_req = 46671 
total_req = 54864 

Dual Bus Interface Util: 
issued_total_row = 3068 
issued_total_col = 54864 
Row_Bus_Util =  0.002575 
CoL_Bus_Util = 0.046041 
Either_Row_CoL_Bus_Util = 0.048577 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000812 
queue_avg = 1.231566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23157
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1191625 n_nop=1139390 n_act=1760 n_pre=1744 n_ref_event=0 n_req=41844 n_rd=34314 n_rd_L2_A=0 n_write=0 n_wr_bk=14484 bw_util=0.0819
n_activity=196656 dram_eff=0.4963
bk0: 2042a 1170185i bk1: 2634a 1167919i bk2: 1816a 1173867i bk3: 2284a 1171668i bk4: 2080a 1171079i bk5: 2732a 1165997i bk6: 1976a 1173417i bk7: 2616a 1169701i bk8: 2164a 1169267i bk9: 3022a 1165168i bk10: 1652a 1175617i bk11: 2220a 1171144i bk12: 1568a 1176089i bk13: 2180a 1172024i bk14: 1388a 1179914i bk15: 1940a 1175970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958297
Row_Buffer_Locality_read = 0.980416
Row_Buffer_Locality_write = 0.857503
Bank_Level_Parallism = 2.107162
Bank_Level_Parallism_Col = 2.094742
Bank_Level_Parallism_Ready = 1.167045
write_to_read_ratio_blp_rw_average = 0.539816
GrpLevelPara = 1.505303 

BW Util details:
bwutil = 0.081902 
total_CMD = 1191625 
util_bw = 97596 
Wasted_Col = 62992 
Wasted_Row = 11633 
Idle = 1019404 

BW Util Bottlenecks: 
RCDc_limit = 6832 
RCDWRc_limit = 5134 
WTRc_limit = 12778 
RTWc_limit = 49839 
CCDLc_limit = 44650 
rwq = 0 
CCDLc_limit_alone = 25927 
WTRc_limit_alone = 10155 
RTWc_limit_alone = 33739 

Commands details: 
total_CMD = 1191625 
n_nop = 1139390 
Read = 34314 
Write = 0 
L2_Alloc = 0 
L2_WB = 14484 
n_act = 1760 
n_pre = 1744 
n_ref = 0 
n_req = 41844 
total_req = 48798 

Dual Bus Interface Util: 
issued_total_row = 3504 
issued_total_col = 48798 
Row_Bus_Util =  0.002941 
CoL_Bus_Util = 0.040951 
Either_Row_CoL_Bus_Util = 0.043835 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001283 
queue_avg = 1.002278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00228
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1191625 n_nop=1134125 n_act=1508 n_pre=1492 n_ref_event=94701156861968 n_req=46387 n_rd=37978 n_rd_L2_A=0 n_write=0 n_wr_bk=16572 bw_util=0.09156
n_activity=206505 dram_eff=0.5283
bk0: 2422a 1168523i bk1: 2608a 1167843i bk2: 2132a 1171828i bk3: 2296a 1170711i bk4: 2526a 1165973i bk5: 2752a 1164577i bk6: 2514a 1168790i bk7: 2592a 1167713i bk8: 2882a 1163032i bk9: 3032a 1162705i bk10: 2110a 1170359i bk11: 2232a 1169555i bk12: 1940a 1171056i bk13: 2192a 1170080i bk14: 1796a 1175038i bk15: 1952a 1175875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967814
Row_Buffer_Locality_read = 0.985228
Row_Buffer_Locality_write = 0.889166
Bank_Level_Parallism = 2.258940
Bank_Level_Parallism_Col = 2.252692
Bank_Level_Parallism_Ready = 1.208309
write_to_read_ratio_blp_rw_average = 0.540737
GrpLevelPara = 1.597446 

BW Util details:
bwutil = 0.091556 
total_CMD = 1191625 
util_bw = 109100 
Wasted_Col = 64385 
Wasted_Row = 9548 
Idle = 1008592 

BW Util Bottlenecks: 
RCDc_limit = 5419 
RCDWRc_limit = 4303 
WTRc_limit = 15660 
RTWc_limit = 53298 
CCDLc_limit = 46549 
rwq = 0 
CCDLc_limit_alone = 26744 
WTRc_limit_alone = 12386 
RTWc_limit_alone = 36767 

Commands details: 
total_CMD = 1191625 
n_nop = 1134125 
Read = 37978 
Write = 0 
L2_Alloc = 0 
L2_WB = 16572 
n_act = 1508 
n_pre = 1492 
n_ref = 94701156861968 
n_req = 46387 
total_req = 54550 

Dual Bus Interface Util: 
issued_total_row = 3000 
issued_total_col = 54550 
Row_Bus_Util =  0.002518 
CoL_Bus_Util = 0.045778 
Either_Row_CoL_Bus_Util = 0.048253 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000870 
queue_avg = 1.245866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105828, Miss = 15688, Miss_rate = 0.148, Pending_hits = 7175, Reservation_fails = 6083
L2_cache_bank[1]: Access = 110096, Miss = 19640, Miss_rate = 0.178, Pending_hits = 9016, Reservation_fails = 6875
L2_cache_bank[2]: Access = 119566, Miss = 18788, Miss_rate = 0.157, Pending_hits = 7755, Reservation_fails = 5837
L2_cache_bank[3]: Access = 102568, Miss = 19728, Miss_rate = 0.192, Pending_hits = 8588, Reservation_fails = 8492
L2_cache_bank[4]: Access = 109252, Miss = 19820, Miss_rate = 0.181, Pending_hits = 8650, Reservation_fails = 5567
L2_cache_bank[5]: Access = 105940, Miss = 15472, Miss_rate = 0.146, Pending_hits = 7462, Reservation_fails = 7296
L2_cache_bank[6]: Access = 101648, Miss = 19904, Miss_rate = 0.196, Pending_hits = 8224, Reservation_fails = 5613
L2_cache_bank[7]: Access = 120462, Miss = 18666, Miss_rate = 0.155, Pending_hits = 8115, Reservation_fails = 6697
L2_cache_bank[8]: Access = 104618, Miss = 15528, Miss_rate = 0.148, Pending_hits = 7185, Reservation_fails = 5664
L2_cache_bank[9]: Access = 109510, Miss = 19636, Miss_rate = 0.179, Pending_hits = 8775, Reservation_fails = 6724
L2_cache_bank[10]: Access = 119704, Miss = 18672, Miss_rate = 0.156, Pending_hits = 7860, Reservation_fails = 5113
L2_cache_bank[11]: Access = 101340, Miss = 19656, Miss_rate = 0.194, Pending_hits = 8062, Reservation_fails = 5654
L2_total_cache_accesses = 1310532
L2_total_cache_misses = 221198
L2_total_cache_miss_rate = 0.1688
L2_total_cache_pending_hits = 96867
L2_total_cache_reservation_fails = 75615
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 728277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161270
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39142
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7482
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 829
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66441
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2487
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1031960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 228602
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 49940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2335
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 66440
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1310532
icnt_total_pkts_simt_to_mem=499092
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.49306
	minimum = 5
	maximum = 35
Network latency average = 5.4795
	minimum = 5
	maximum = 34
Slowest packet = 1694802
Flit latency average = 5.6438
	minimum = 5
	maximum = 33
Slowest flit = 1809038
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0140103
	minimum = 0.00467934 (at node 3)
	maximum = 0.050333 (at node 16)
Accepted packet rate average = 0.0140103
	minimum = 0.00389945 (at node 17)
	maximum = 0.0226768 (at node 4)
Injected flit rate average = 0.0147679
	minimum = 0.00560921 (at node 3)
	maximum = 0.050333 (at node 16)
Accepted flit rate average= 0.0147679
	minimum = 0.00449937 (at node 17)
	maximum = 0.0226768 (at node 4)
Injected packet length average = 1.05408
Accepted packet length average = 1.05408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6201 (29 samples)
	minimum = 5 (29 samples)
	maximum = 224.207 (29 samples)
Network latency average = 18.5393 (29 samples)
	minimum = 5 (29 samples)
	maximum = 221.241 (29 samples)
Flit latency average = 17.8291 (29 samples)
	minimum = 5 (29 samples)
	maximum = 220.552 (29 samples)
Fragmentation average = 0.00141907 (29 samples)
	minimum = 0 (29 samples)
	maximum = 58.6897 (29 samples)
Injected packet rate average = 0.0727393 (29 samples)
	minimum = 0.0275187 (29 samples)
	maximum = 0.188746 (29 samples)
Accepted packet rate average = 0.0727393 (29 samples)
	minimum = 0.0254899 (29 samples)
	maximum = 0.108807 (29 samples)
Injected flit rate average = 0.0776428 (29 samples)
	minimum = 0.0359386 (29 samples)
	maximum = 0.188923 (29 samples)
Accepted flit rate average = 0.0776428 (29 samples)
	minimum = 0.0345733 (29 samples)
	maximum = 0.108807 (29 samples)
Injected packet size average = 1.06741 (29 samples)
Accepted packet size average = 1.06741 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 32 sec (332 sec)
gpgpu_simulation_rate = 491104 (inst/sec)
gpgpu_simulation_rate = 2719 (cycle/sec)
gpgpu_silicon_slowdown = 257447x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (22,22,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 21057
gpu_sim_insn = 11523072
gpu_ipc =     547.2324
gpu_tot_sim_cycle = 923824
gpu_tot_sim_insn = 174569840
gpu_tot_ipc =     188.9644
gpu_tot_issued_cta = 7380
gpu_occupancy = 77.3876% 
gpu_tot_occupancy = 36.0987% 
max_total_param_size = 0
gpu_stall_dramfull = 107503
gpu_stall_icnt2sh    = 229408
partiton_level_parallism =       1.2503
partiton_level_parallism_total  =       0.4450
partiton_level_parallism_util =       1.8664
partiton_level_parallism_util_total  =       1.8074
L2_BW  =      95.5529 GB/Sec
L2_BW_total  =      33.9545 GB/Sec
gpu_total_sim_rate=495937

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2849850
	L1I_total_cache_misses = 39374
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29206
L1D_cache:
	L1D_cache_core[0]: Access = 31661, Miss = 19031, Miss_rate = 0.601, Pending_hits = 2057, Reservation_fails = 11206
	L1D_cache_core[1]: Access = 31453, Miss = 18769, Miss_rate = 0.597, Pending_hits = 2040, Reservation_fails = 11457
	L1D_cache_core[2]: Access = 31774, Miss = 18849, Miss_rate = 0.593, Pending_hits = 1820, Reservation_fails = 11112
	L1D_cache_core[3]: Access = 32076, Miss = 19415, Miss_rate = 0.605, Pending_hits = 1936, Reservation_fails = 9530
	L1D_cache_core[4]: Access = 31871, Miss = 18730, Miss_rate = 0.588, Pending_hits = 2038, Reservation_fails = 8455
	L1D_cache_core[5]: Access = 31887, Miss = 19264, Miss_rate = 0.604, Pending_hits = 1857, Reservation_fails = 9539
	L1D_cache_core[6]: Access = 31551, Miss = 18529, Miss_rate = 0.587, Pending_hits = 2086, Reservation_fails = 8968
	L1D_cache_core[7]: Access = 31231, Miss = 18395, Miss_rate = 0.589, Pending_hits = 2588, Reservation_fails = 11313
	L1D_cache_core[8]: Access = 31613, Miss = 18969, Miss_rate = 0.600, Pending_hits = 2202, Reservation_fails = 11970
	L1D_cache_core[9]: Access = 31886, Miss = 19045, Miss_rate = 0.597, Pending_hits = 2163, Reservation_fails = 10715
	L1D_cache_core[10]: Access = 31756, Miss = 18859, Miss_rate = 0.594, Pending_hits = 1996, Reservation_fails = 10079
	L1D_cache_core[11]: Access = 32029, Miss = 18892, Miss_rate = 0.590, Pending_hits = 2110, Reservation_fails = 9482
	L1D_cache_core[12]: Access = 31566, Miss = 19051, Miss_rate = 0.604, Pending_hits = 2103, Reservation_fails = 11996
	L1D_cache_core[13]: Access = 31822, Miss = 18964, Miss_rate = 0.596, Pending_hits = 2276, Reservation_fails = 10229
	L1D_cache_core[14]: Access = 31789, Miss = 19298, Miss_rate = 0.607, Pending_hits = 1980, Reservation_fails = 9420
	L1D_total_cache_accesses = 475965
	L1D_total_cache_misses = 284060
	L1D_total_cache_miss_rate = 0.5968
	L1D_total_cache_pending_hits = 31252
	L1D_total_cache_reservation_fails = 155471
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 172965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 155394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172875
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2810476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39374
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29206
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 353920
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122045
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2849850

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140225
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15063
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29206
ctas_completed 7380, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24216, 18855, 9207, 9207, 9207, 9207, 9207, 9207, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 
gpgpu_n_tot_thrd_icount = 180326400
gpgpu_n_tot_w_icount = 5635200
gpgpu_n_stall_shd_mem = 308935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 276499
gpgpu_n_mem_write_global = 122045
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662720
gpgpu_n_store_insn = 1952720
gpgpu_n_shmem_insn = 63576400
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17175
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1120741	W0_Idle:6484763	W0_Scoreboard:6175782	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2854656	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2211992 {8:276499,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8787240 {72:122045,}
traffic_breakdown_coretomem[INST_ACC_R] = 100480 {8:12560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44239840 {40:1105996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952720 {8:244090,}
traffic_breakdown_memtocore[INST_ACC_R] = 2009600 {40:50240,}
maxmflatency = 1225 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 62 
mrq_lat_table:92972 	32701 	21651 	23739 	38192 	31501 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	771531 	488322 	88057 	2206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11728 	653 	160 	356579 	19381 	16461 	5385 	771 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	141655 	186402 	179816 	234733 	465051 	142247 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	741 	293 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.923077 22.310345 14.939597 50.799999 13.000000 35.694736 14.213873 26.700001 13.061611 31.554623 16.975000 45.266666 30.619047 86.548386 43.076923 139.176468 
dram[1]: 23.023438 24.147058 40.200001 38.944443 22.347517 37.032257 20.677853 30.815535 17.099056 29.488373 22.316668 44.688526 40.474575 94.000000 67.060608 139.764709 
dram[2]: 22.852112 12.210784 47.016666 14.516557 31.757010 14.150537 27.658119 13.890804 32.413792 13.270532 40.299999 15.991735 92.827583 29.600000 141.235291 39.853657 
dram[3]: 24.311111 21.948149 39.943661 40.312500 34.767677 22.453901 30.628571 21.286713 29.472868 17.382774 46.491802 22.508772 94.000000 42.263157 142.117645 65.818184 
dram[4]: 12.356784 23.970150 15.985612 47.271187 13.095960 35.051548 14.479290 27.384615 12.956938 33.589287 18.611111 38.728573 28.582090 86.709679 50.727272 138.882355 
dram[5]: 22.435114 27.534483 40.671875 40.637680 22.604317 35.402061 20.837837 32.721649 17.278847 29.333334 25.554455 46.203388 36.846153 93.310349 62.599998 139.764709 
average row locality = 267701/9967 = 26.858734
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       721      1062       725      1012       866      1254       827      1176       936      1398       678       984       628       974       546       844 
dram[1]:       944      1080       940      1016      1139      1272      1106      1164      1296      1416       942       988       855       988       780       848 
dram[2]:      1062       729      1026       709      1252       872      1192       809      1396       939      1026       634       976       628       858       529 
dram[3]:      1076       956      1032       923      1268      1148      1184      1086      1412      1301      1032       897       988       860       864       763 
dram[4]:       717      1068       725      1010       854      1256       828      1176       923      1400       670       982       624       976       543       842 
dram[5]:       947      1076       932      1016      1138      1268      1103      1164      1286      1408       909       988       856       980       773       848 
total dram writes = 94118
bank skew: 1416/529 = 2.68
chip skew: 16790/14594 = 1.15
average mf latency per bank:
dram[0]:       5832      3989      5563      4078      4787      3533      5372      3913      4535      3288      4831      4591      4225      4094      4576      3724
dram[1]:       4652      2762      4721      3036      4559      2617      5154      3000      4037      2585      4640      3251      4003      2826      4016      2078
dram[2]:       3678      5598      3636      5836      3149      4622      3485      5317      3100      4277      3757      4896      3294      3955      3074      4468
dram[3]:       2796      4207      2978      4478      2649      4087      2969      5003      2619      3944      3142      4615      2754      3796      2002      3849
dram[4]:       6508      3944      6095      4179      4971      3454      5265      3829      4506      3190      4713      4670      4385      3700      4775      3639
dram[5]:       4682      2799      4680      3081      4348      2628      4873      3050      4105      2569      4515      3271      4194      2673      4129      2082
maximum mf latency per bank:
dram[0]:        761      1217       919      1141      1005       907      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       757       870       659       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1187       684      1178       980       708      1016       658      1182      1011       954       973       772      1165       797      1171       608
dram[3]:        733       749       588       727       958       926       723       962       997       977      1130      1059       934      1056       674       933
dram[4]:        748      1225       930      1211       955       883      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756       724       718       694      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219419 n_nop=1166485 n_act=1819 n_pre=1803 n_ref_event=94701154270800 n_req=42350 n_rd=34746 n_rd_L2_A=0 n_write=0 n_wr_bk=14631 bw_util=0.08098
n_activity=201369 dram_eff=0.4904
bk0: 2094a 1197961i bk1: 2704a 1195688i bk2: 1822a 1201963i bk3: 2288a 1199544i bk4: 2152a 1197306i bk5: 2764a 1193539i bk6: 1990a 1200863i bk7: 2616a 1197889i bk8: 2234a 1196222i bk9: 3056a 1192080i bk10: 1674a 1202715i bk11: 2224a 1198807i bk12: 1596a 1204736i bk13: 2196a 1200230i bk14: 1392a 1207259i bk15: 1944a 1203125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957308
Row_Buffer_Locality_read = 0.979825
Row_Buffer_Locality_write = 0.854419
Bank_Level_Parallism = 2.090584
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.174542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080984 
total_CMD = 1219419 
util_bw = 98754 
Wasted_Col = 64612 
Wasted_Row = 12364 
Idle = 1043689 

BW Util Bottlenecks: 
RCDc_limit = 6980 
RCDWRc_limit = 5411 
WTRc_limit = 14029 
RTWc_limit = 49751 
CCDLc_limit = 45791 
rwq = 0 
CCDLc_limit_alone = 26808 
WTRc_limit_alone = 11058 
RTWc_limit_alone = 33739 

Commands details: 
total_CMD = 1219419 
n_nop = 1166485 
Read = 34746 
Write = 0 
L2_Alloc = 0 
L2_WB = 14631 
n_act = 1819 
n_pre = 1803 
n_ref = 94701154270800 
n_req = 42350 
total_req = 49377 

Dual Bus Interface Util: 
issued_total_row = 3622 
issued_total_col = 49377 
Row_Bus_Util =  0.002970 
CoL_Bus_Util = 0.040492 
Either_Row_CoL_Bus_Util = 0.043409 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001228 
queue_avg = 0.992407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.992407
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219419 n_nop=1161077 n_act=1561 n_pre=1545 n_ref_event=4560869750798743682 n_req=47034 n_rd=38520 n_rd_L2_A=0 n_write=0 n_wr_bk=16774 bw_util=0.09069
n_activity=211429 dram_eff=0.5231
bk0: 2464a 1195207i bk1: 2744a 1194417i bk2: 2136a 1198542i bk3: 2296a 1198626i bk4: 2568a 1191700i bk5: 2808a 1191323i bk6: 2510a 1196417i bk7: 2592a 1195513i bk8: 2940a 1190152i bk9: 3096a 1190137i bk10: 2186a 1198068i bk11: 2232a 1198711i bk12: 1952a 1199178i bk13: 2232a 1197358i bk14: 1812a 1203189i bk15: 1952a 1202587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967109
Row_Buffer_Locality_read = 0.984605
Row_Buffer_Locality_write = 0.887949
Bank_Level_Parallism = 2.247793
Bank_Level_Parallism_Col = 2.247498
Bank_Level_Parallism_Ready = 1.206869
write_to_read_ratio_blp_rw_average = 0.543397
GrpLevelPara = 1.577924 

BW Util details:
bwutil = 0.090689 
total_CMD = 1219419 
util_bw = 110588 
Wasted_Col = 66374 
Wasted_Row = 10459 
Idle = 1031998 

BW Util Bottlenecks: 
RCDc_limit = 5681 
RCDWRc_limit = 4383 
WTRc_limit = 15479 
RTWc_limit = 55683 
CCDLc_limit = 48596 
rwq = 0 
CCDLc_limit_alone = 27662 
WTRc_limit_alone = 12201 
RTWc_limit_alone = 38027 

Commands details: 
total_CMD = 1219419 
n_nop = 1161077 
Read = 38520 
Write = 0 
L2_Alloc = 0 
L2_WB = 16774 
n_act = 1561 
n_pre = 1545 
n_ref = 4560869750798743682 
n_req = 47034 
total_req = 55294 

Dual Bus Interface Util: 
issued_total_row = 3106 
issued_total_col = 55294 
Row_Bus_Util =  0.002547 
CoL_Bus_Util = 0.045345 
Either_Row_CoL_Bus_Util = 0.047844 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000994 
queue_avg = 1.214473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21447
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219419 n_nop=1166485 n_act=1821 n_pre=1805 n_ref_event=0 n_req=42346 n_rd=34740 n_rd_L2_A=0 n_write=0 n_wr_bk=14637 bw_util=0.08098
n_activity=201363 dram_eff=0.4904
bk0: 2714a 1196457i bk1: 2100a 1198355i bk2: 2308a 1199474i bk3: 1796a 1201300i bk4: 2772a 1194460i bk5: 2142a 1198409i bk6: 2640a 1197091i bk7: 1958a 1200312i bk8: 3062a 1192391i bk9: 2226a 1197000i bk10: 2308a 1199420i bk11: 1592a 1202908i bk12: 2204a 1199166i bk13: 1592a 1204215i bk14: 1972a 1203707i bk15: 1354a 1207166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957328
Row_Buffer_Locality_read = 0.979793
Row_Buffer_Locality_write = 0.854720
Bank_Level_Parallism = 2.083549
Bank_Level_Parallism_Col = 2.071659
Bank_Level_Parallism_Ready = 1.175883
write_to_read_ratio_blp_rw_average = 0.533924
GrpLevelPara = 1.496477 

BW Util details:
bwutil = 0.080984 
total_CMD = 1219419 
util_bw = 98754 
Wasted_Col = 64457 
Wasted_Row = 12246 
Idle = 1043962 

BW Util Bottlenecks: 
RCDc_limit = 7115 
RCDWRc_limit = 5323 
WTRc_limit = 13645 
RTWc_limit = 49211 
CCDLc_limit = 44752 
rwq = 0 
CCDLc_limit_alone = 26054 
WTRc_limit_alone = 10792 
RTWc_limit_alone = 33366 

Commands details: 
total_CMD = 1219419 
n_nop = 1166485 
Read = 34740 
Write = 0 
L2_Alloc = 0 
L2_WB = 14637 
n_act = 1821 
n_pre = 1805 
n_ref = 0 
n_req = 42346 
total_req = 49377 

Dual Bus Interface Util: 
issued_total_row = 3626 
issued_total_col = 49377 
Row_Bus_Util =  0.002974 
CoL_Bus_Util = 0.040492 
Either_Row_CoL_Bus_Util = 0.043409 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001304 
queue_avg = 0.967576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.967576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219419 n_nop=1161012 n_act=1557 n_pre=1541 n_ref_event=13984 n_req=47089 n_rd=38566 n_rd_L2_A=0 n_write=0 n_wr_bk=16790 bw_util=0.09079
n_activity=212684 dram_eff=0.5205
bk0: 2744a 1193735i bk1: 2474a 1195865i bk2: 2320a 1198688i bk3: 2112a 1199443i bk4: 2808a 1191366i bk5: 2578a 1193751i bk6: 2624a 1196534i bk7: 2482a 1196458i bk8: 3096a 1190852i bk9: 2946a 1189155i bk10: 2320a 1198281i bk11: 2098a 1197447i bk12: 2232a 1198304i bk13: 1968a 1198863i bk14: 1984a 1202455i bk15: 1780a 1202484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967254
Row_Buffer_Locality_read = 0.984676
Row_Buffer_Locality_write = 0.888420
Bank_Level_Parallism = 2.231785
Bank_Level_Parallism_Col = 2.232315
Bank_Level_Parallism_Ready = 1.210052
write_to_read_ratio_blp_rw_average = 0.544494
GrpLevelPara = 1.585228 

BW Util details:
bwutil = 0.090791 
total_CMD = 1219419 
util_bw = 110712 
Wasted_Col = 66540 
Wasted_Row = 10484 
Idle = 1031683 

BW Util Bottlenecks: 
RCDc_limit = 5797 
RCDWRc_limit = 4390 
WTRc_limit = 15012 
RTWc_limit = 55330 
CCDLc_limit = 47630 
rwq = 0 
CCDLc_limit_alone = 27456 
WTRc_limit_alone = 11978 
RTWc_limit_alone = 38190 

Commands details: 
total_CMD = 1219419 
n_nop = 1161012 
Read = 38566 
Write = 0 
L2_Alloc = 0 
L2_WB = 16790 
n_act = 1557 
n_pre = 1541 
n_ref = 13984 
n_req = 47089 
total_req = 55356 

Dual Bus Interface Util: 
issued_total_row = 3098 
issued_total_col = 55356 
Row_Bus_Util =  0.002541 
CoL_Bus_Util = 0.045395 
Either_Row_CoL_Bus_Util = 0.047897 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000805 
queue_avg = 1.204710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219419 n_nop=1166790 n_act=1774 n_pre=1758 n_ref_event=0 n_req=42155 n_rd=34570 n_rd_L2_A=0 n_write=0 n_wr_bk=14594 bw_util=0.08064
n_activity=198681 dram_eff=0.4949
bk0: 2074a 1197828i bk1: 2678a 1195450i bk2: 1816a 1201657i bk3: 2284a 1199463i bk4: 2112a 1198692i bk5: 2772a 1193532i bk6: 1976a 1201208i bk7: 2616a 1197496i bk8: 2196a 1196817i bk9: 3062a 1192699i bk10: 1652a 1203406i bk11: 2220a 1198937i bk12: 1584a 1203795i bk13: 2200a 1199682i bk14: 1388a 1207706i bk15: 1940a 1203764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958273
Row_Buffer_Locality_read = 0.980503
Row_Buffer_Locality_write = 0.856955
Bank_Level_Parallism = 2.100477
Bank_Level_Parallism_Col = 2.087633
Bank_Level_Parallism_Ready = 1.165845
write_to_read_ratio_blp_rw_average = 0.540486
GrpLevelPara = 1.501213 

BW Util details:
bwutil = 0.080635 
total_CMD = 1219419 
util_bw = 98328 
Wasted_Col = 63682 
Wasted_Row = 11708 
Idle = 1045701 

BW Util Bottlenecks: 
RCDc_limit = 6856 
RCDWRc_limit = 5206 
WTRc_limit = 12828 
RTWc_limit = 50330 
CCDLc_limit = 45032 
rwq = 0 
CCDLc_limit_alone = 26153 
WTRc_limit_alone = 10194 
RTWc_limit_alone = 34085 

Commands details: 
total_CMD = 1219419 
n_nop = 1166790 
Read = 34570 
Write = 0 
L2_Alloc = 0 
L2_WB = 14594 
n_act = 1774 
n_pre = 1758 
n_ref = 0 
n_req = 42155 
total_req = 49164 

Dual Bus Interface Util: 
issued_total_row = 3532 
issued_total_col = 49164 
Row_Bus_Util =  0.002896 
CoL_Bus_Util = 0.040318 
Either_Row_CoL_Bus_Util = 0.043159 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001273 
queue_avg = 0.980248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.980248
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1219419 n_nop=1161497 n_act=1519 n_pre=1503 n_ref_event=94701156861968 n_req=46727 n_rd=38258 n_rd_L2_A=0 n_write=0 n_wr_bk=16692 bw_util=0.09012
n_activity=208672 dram_eff=0.5267
bk0: 2454a 1196146i bk1: 2656a 1195400i bk2: 2132a 1199622i bk3: 2296a 1198508i bk4: 2558a 1193543i bk5: 2800a 1192003i bk6: 2514a 1196582i bk7: 2592a 1195509i bk8: 2914a 1190622i bk9: 3080a 1190172i bk10: 2110a 1198147i bk11: 2232a 1197344i bk12: 1956a 1198730i bk13: 2216a 1197723i bk14: 1796a 1202830i bk15: 1952a 1203667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967813
Row_Buffer_Locality_read = 0.985336
Row_Buffer_Locality_write = 0.888653
Bank_Level_Parallism = 2.251690
Bank_Level_Parallism_Col = 2.244770
Bank_Level_Parallism_Ready = 1.206868
write_to_read_ratio_blp_rw_average = 0.541482
GrpLevelPara = 1.592858 

BW Util details:
bwutil = 0.090125 
total_CMD = 1219419 
util_bw = 109900 
Wasted_Col = 65153 
Wasted_Row = 9574 
Idle = 1034792 

BW Util Bottlenecks: 
RCDc_limit = 5419 
RCDWRc_limit = 4366 
WTRc_limit = 15749 
RTWc_limit = 53889 
CCDLc_limit = 46967 
rwq = 0 
CCDLc_limit_alone = 26979 
WTRc_limit_alone = 12455 
RTWc_limit_alone = 37195 

Commands details: 
total_CMD = 1219419 
n_nop = 1161497 
Read = 38258 
Write = 0 
L2_Alloc = 0 
L2_WB = 16692 
n_act = 1519 
n_pre = 1503 
n_ref = 94701156861968 
n_req = 46727 
total_req = 54950 

Dual Bus Interface Util: 
issued_total_row = 3022 
issued_total_col = 54950 
Row_Bus_Util =  0.002478 
CoL_Bus_Util = 0.045062 
Either_Row_CoL_Bus_Util = 0.047500 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000863 
queue_avg = 1.218187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110000, Miss = 15800, Miss_rate = 0.144, Pending_hits = 7207, Reservation_fails = 6083
L2_cache_bank[1]: Access = 123048, Miss = 19808, Miss_rate = 0.161, Pending_hits = 9068, Reservation_fails = 6875
L2_cache_bank[2]: Access = 123822, Miss = 18900, Miss_rate = 0.153, Pending_hits = 7779, Reservation_fails = 5837
L2_cache_bank[3]: Access = 111036, Miss = 19952, Miss_rate = 0.180, Pending_hits = 8645, Reservation_fails = 8492
L2_cache_bank[4]: Access = 122128, Miss = 19988, Miss_rate = 0.164, Pending_hits = 8702, Reservation_fails = 5567
L2_cache_bank[5]: Access = 110208, Miss = 15592, Miss_rate = 0.141, Pending_hits = 7522, Reservation_fails = 7505
L2_cache_bank[6]: Access = 110124, Miss = 20128, Miss_rate = 0.183, Pending_hits = 8268, Reservation_fails = 5613
L2_cache_bank[7]: Access = 124822, Miss = 18786, Miss_rate = 0.151, Pending_hits = 8151, Reservation_fails = 6697
L2_cache_bank[8]: Access = 109050, Miss = 15640, Miss_rate = 0.143, Pending_hits = 7217, Reservation_fails = 5664
L2_cache_bank[9]: Access = 122306, Miss = 19780, Miss_rate = 0.162, Pending_hits = 8835, Reservation_fails = 6817
L2_cache_bank[10]: Access = 124236, Miss = 18784, Miss_rate = 0.151, Pending_hits = 7889, Reservation_fails = 5113
L2_cache_bank[11]: Access = 109576, Miss = 19824, Miss_rate = 0.181, Pending_hits = 8110, Reservation_fails = 5654
L2_total_cache_accesses = 1400356
L2_total_cache_misses = 222982
L2_total_cache_miss_rate = 0.1592
L2_total_cache_pending_hits = 97393
L2_total_cache_reservation_fails = 75917
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 162593
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39378
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7526
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 834
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66743
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2502
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1105996
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 244090
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2335
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 66742
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1400356
icnt_total_pkts_simt_to_mem=533164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.5443
	minimum = 5
	maximum = 410
Network latency average = 53.3227
	minimum = 5
	maximum = 410
Slowest packet = 1735287
Flit latency average = 50.7067
	minimum = 5
	maximum = 410
Slowest flit = 1851814
Fragmentation average = 0.00881603
	minimum = 0
	maximum = 351
Injected packet rate average = 0.204299
	minimum = 0.074702 (at node 1)
	maximum = 0.615092 (at node 16)
Accepted packet rate average = 0.204299
	minimum = 0.0607399 (at node 15)
	maximum = 0.305647 (at node 6)
Injected flit rate average = 0.21792
	minimum = 0.0967374 (at node 1)
	maximum = 0.615092 (at node 16)
Accepted flit rate average= 0.21792
	minimum = 0.0831552 (at node 15)
	maximum = 0.305647 (at node 6)
Injected packet length average = 1.06667
Accepted packet length average = 1.06667
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8842 (30 samples)
	minimum = 5 (30 samples)
	maximum = 230.4 (30 samples)
Network latency average = 19.6987 (30 samples)
	minimum = 5 (30 samples)
	maximum = 227.533 (30 samples)
Flit latency average = 18.925 (30 samples)
	minimum = 5 (30 samples)
	maximum = 226.867 (30 samples)
Fragmentation average = 0.00166563 (30 samples)
	minimum = 0 (30 samples)
	maximum = 68.4333 (30 samples)
Injected packet rate average = 0.0771246 (30 samples)
	minimum = 0.0290915 (30 samples)
	maximum = 0.202958 (30 samples)
Accepted packet rate average = 0.0771246 (30 samples)
	minimum = 0.0266649 (30 samples)
	maximum = 0.115368 (30 samples)
Injected flit rate average = 0.0823187 (30 samples)
	minimum = 0.0379652 (30 samples)
	maximum = 0.203129 (30 samples)
Accepted flit rate average = 0.0823187 (30 samples)
	minimum = 0.0361927 (30 samples)
	maximum = 0.115368 (30 samples)
Injected packet size average = 1.06735 (30 samples)
Accepted packet size average = 1.06735 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 52 sec (352 sec)
gpgpu_simulation_rate = 495937 (inst/sec)
gpgpu_simulation_rate = 2624 (cycle/sec)
gpgpu_silicon_slowdown = 266768x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 27568
gpu_sim_insn = 19880
gpu_ipc =       0.7211
gpu_tot_sim_cycle = 951392
gpu_tot_sim_insn = 174589720
gpu_tot_ipc =     183.5098
gpu_tot_issued_cta = 7381
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.0024% 
max_total_param_size = 0
gpu_stall_dramfull = 107503
gpu_stall_icnt2sh    = 229408
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4322
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8073
L2_BW  =       0.1154 GB/Sec
L2_BW_total  =      32.9740 GB/Sec
gpu_total_sim_rate=493191

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2851522
	L1I_total_cache_misses = 39386
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29206
L1D_cache:
	L1D_cache_core[0]: Access = 31661, Miss = 19031, Miss_rate = 0.601, Pending_hits = 2057, Reservation_fails = 11206
	L1D_cache_core[1]: Access = 31453, Miss = 18769, Miss_rate = 0.597, Pending_hits = 2040, Reservation_fails = 11457
	L1D_cache_core[2]: Access = 31774, Miss = 18849, Miss_rate = 0.593, Pending_hits = 1820, Reservation_fails = 11112
	L1D_cache_core[3]: Access = 32076, Miss = 19415, Miss_rate = 0.605, Pending_hits = 1936, Reservation_fails = 9530
	L1D_cache_core[4]: Access = 31871, Miss = 18730, Miss_rate = 0.588, Pending_hits = 2038, Reservation_fails = 8455
	L1D_cache_core[5]: Access = 31887, Miss = 19264, Miss_rate = 0.604, Pending_hits = 1857, Reservation_fails = 9539
	L1D_cache_core[6]: Access = 31551, Miss = 18529, Miss_rate = 0.587, Pending_hits = 2086, Reservation_fails = 8968
	L1D_cache_core[7]: Access = 31231, Miss = 18395, Miss_rate = 0.589, Pending_hits = 2588, Reservation_fails = 11313
	L1D_cache_core[8]: Access = 31613, Miss = 18969, Miss_rate = 0.600, Pending_hits = 2202, Reservation_fails = 11970
	L1D_cache_core[9]: Access = 31886, Miss = 19045, Miss_rate = 0.597, Pending_hits = 2163, Reservation_fails = 10715
	L1D_cache_core[10]: Access = 31787, Miss = 18875, Miss_rate = 0.594, Pending_hits = 1996, Reservation_fails = 10079
	L1D_cache_core[11]: Access = 32029, Miss = 18892, Miss_rate = 0.590, Pending_hits = 2110, Reservation_fails = 9482
	L1D_cache_core[12]: Access = 31566, Miss = 19051, Miss_rate = 0.604, Pending_hits = 2103, Reservation_fails = 11996
	L1D_cache_core[13]: Access = 31822, Miss = 18964, Miss_rate = 0.596, Pending_hits = 2276, Reservation_fails = 10229
	L1D_cache_core[14]: Access = 31789, Miss = 19298, Miss_rate = 0.607, Pending_hits = 1980, Reservation_fails = 9420
	L1D_total_cache_accesses = 475996
	L1D_total_cache_misses = 284076
	L1D_total_cache_miss_rate = 0.5968
	L1D_total_cache_pending_hits = 31252
	L1D_total_cache_reservation_fails = 155471
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 172971
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 155394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172881
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812136
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29206
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 353936
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122060
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2851522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140225
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15063
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29206
ctas_completed 7381, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24216, 18855, 9207, 9207, 9207, 9207, 9207, 9207, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 
gpgpu_n_tot_thrd_icount = 180420768
gpgpu_n_tot_w_icount = 5638149
gpgpu_n_stall_shd_mem = 309439
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 276515
gpgpu_n_mem_write_global = 122060
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662976
gpgpu_n_store_insn = 1952960
gpgpu_n_shmem_insn = 63581096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17175
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1120741	W0_Idle:6517178	W0_Scoreboard:6195552	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:315856	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2857605	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2212120 {8:276515,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8788320 {72:122060,}
traffic_breakdown_coretomem[INST_ACC_R] = 100576 {8:12572,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44242400 {40:1106060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952960 {8:244120,}
traffic_breakdown_memtocore[INST_ACC_R] = 2011520 {40:50288,}
maxmflatency = 1225 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 62 
mrq_lat_table:92982 	32701 	21651 	23739 	38220 	31503 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	771625 	488322 	88057 	2206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11740 	653 	160 	356610 	19381 	16461 	5385 	771 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	141749 	186402 	179816 	234733 	465051 	142247 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	752 	293 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.923077 22.310345 14.939597 50.799999 13.000000 35.694736 14.213873 26.700001 13.061611 31.554623 16.975000 45.266666 30.619047 86.548386 43.076923 139.176468 
dram[1]: 23.023438 24.147058 40.200001 38.944443 22.347517 37.032257 20.677853 30.815535 17.099056 29.488373 22.316668 44.688526 40.474575 94.000000 67.060608 139.764709 
dram[2]: 22.441380 12.210784 47.016666 14.516557 31.757010 14.150537 27.658119 13.890804 32.413792 13.270532 40.299999 15.991735 89.766670 29.600000 141.235291 39.853657 
dram[3]: 23.683453 21.948149 39.943661 40.312500 34.767677 22.453901 30.628571 21.286713 29.472868 17.382774 46.491802 22.508772 94.000000 42.263157 142.117645 65.818184 
dram[4]: 12.162561 23.970150 15.985612 47.271187 13.095960 35.051548 14.479290 27.384615 12.956938 33.589287 18.611111 38.728573 28.582090 86.709679 50.727272 138.882355 
dram[5]: 21.844444 27.534483 40.671875 40.637680 22.604317 35.402061 20.837837 32.721649 17.278847 29.333334 25.554455 46.203388 36.846153 93.310349 62.599998 139.764709 
average row locality = 267741/9983 = 26.819693
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       721      1062       725      1012       866      1254       827      1176       936      1398       678       984       628       974       546       844 
dram[1]:       944      1080       940      1016      1139      1272      1106      1164      1296      1416       942       988       855       988       780       848 
dram[2]:      1064       729      1026       709      1252       872      1192       809      1396       939      1026       634       978       628       858       529 
dram[3]:      1080       956      1032       923      1268      1148      1184      1086      1412      1301      1032       897       988       860       864       763 
dram[4]:       721      1068       725      1010       854      1256       828      1176       923      1400       670       982       624       976       543       842 
dram[5]:       951      1076       932      1016      1138      1268      1103      1164      1286      1408       909       988       856       980       773       848 
total dram writes = 94134
bank skew: 1416/529 = 2.68
chip skew: 16794/14598 = 1.15
average mf latency per bank:
dram[0]:       5832      3989      5563      4078      4787      3533      5372      3913      4535      3288      4831      4591      4225      4097      4576      3726
dram[1]:       4652      2762      4721      3036      4559      2617      5154      3000      4037      2585      4640      3251      4003      2826      4016      2078
dram[2]:       3671      5598      3636      5836      3149      4622      3485      5317      3100      4277      3757      4896      3288      3955      3077      4468
dram[3]:       2786      4207      2978      4478      2649      4087      2969      5003      2619      3944      3142      4615      2754      3796      2002      3849
dram[4]:       6471      3944      6095      4179      4971      3454      5265      3829      4506      3190      4713      4670      4385      3703      4775      3642
dram[5]:       4662      2799      4680      3081      4348      2628      4873      3050      4105      2569      4515      3271      4194      2673      4129      2082
maximum mf latency per bank:
dram[0]:        761      1217       919      1141      1005       907      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       757       870       659       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1187       684      1178       980       708      1016       658      1182      1011       954       973       772      1165       797      1171       608
dram[3]:        733       749       588       727       958       926       723       962       997       977      1130      1059       934      1056       674       933
dram[4]:        748      1225       930      1211       955       883      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756       724       718       694      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1255808 n_nop=1202874 n_act=1819 n_pre=1803 n_ref_event=94701154270800 n_req=42350 n_rd=34746 n_rd_L2_A=0 n_write=0 n_wr_bk=14631 bw_util=0.07864
n_activity=201369 dram_eff=0.4904
bk0: 2094a 1234350i bk1: 2704a 1232077i bk2: 1822a 1238352i bk3: 2288a 1235933i bk4: 2152a 1233695i bk5: 2764a 1229928i bk6: 1990a 1237252i bk7: 2616a 1234278i bk8: 2234a 1232611i bk9: 3056a 1228469i bk10: 1674a 1239104i bk11: 2224a 1235196i bk12: 1596a 1241125i bk13: 2196a 1236619i bk14: 1392a 1243648i bk15: 1944a 1239514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957308
Row_Buffer_Locality_read = 0.979825
Row_Buffer_Locality_write = 0.854419
Bank_Level_Parallism = 2.090584
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.174542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.078638 
total_CMD = 1255808 
util_bw = 98754 
Wasted_Col = 64612 
Wasted_Row = 12364 
Idle = 1080078 

BW Util Bottlenecks: 
RCDc_limit = 6980 
RCDWRc_limit = 5411 
WTRc_limit = 14029 
RTWc_limit = 49751 
CCDLc_limit = 45791 
rwq = 0 
CCDLc_limit_alone = 26808 
WTRc_limit_alone = 11058 
RTWc_limit_alone = 33739 

Commands details: 
total_CMD = 1255808 
n_nop = 1202874 
Read = 34746 
Write = 0 
L2_Alloc = 0 
L2_WB = 14631 
n_act = 1819 
n_pre = 1803 
n_ref = 94701154270800 
n_req = 42350 
total_req = 49377 

Dual Bus Interface Util: 
issued_total_row = 3622 
issued_total_col = 49377 
Row_Bus_Util =  0.002884 
CoL_Bus_Util = 0.039319 
Either_Row_CoL_Bus_Util = 0.042151 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001228 
queue_avg = 0.963650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.96365
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1255808 n_nop=1197466 n_act=1561 n_pre=1545 n_ref_event=4560869750798743682 n_req=47034 n_rd=38520 n_rd_L2_A=0 n_write=0 n_wr_bk=16774 bw_util=0.08806
n_activity=211429 dram_eff=0.5231
bk0: 2464a 1231596i bk1: 2744a 1230806i bk2: 2136a 1234931i bk3: 2296a 1235015i bk4: 2568a 1228089i bk5: 2808a 1227712i bk6: 2510a 1232806i bk7: 2592a 1231902i bk8: 2940a 1226541i bk9: 3096a 1226526i bk10: 2186a 1234457i bk11: 2232a 1235100i bk12: 1952a 1235567i bk13: 2232a 1233747i bk14: 1812a 1239578i bk15: 1952a 1238976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967109
Row_Buffer_Locality_read = 0.984605
Row_Buffer_Locality_write = 0.887949
Bank_Level_Parallism = 2.247793
Bank_Level_Parallism_Col = 2.247498
Bank_Level_Parallism_Ready = 1.206869
write_to_read_ratio_blp_rw_average = 0.543397
GrpLevelPara = 1.577924 

BW Util details:
bwutil = 0.088061 
total_CMD = 1255808 
util_bw = 110588 
Wasted_Col = 66374 
Wasted_Row = 10459 
Idle = 1068387 

BW Util Bottlenecks: 
RCDc_limit = 5681 
RCDWRc_limit = 4383 
WTRc_limit = 15479 
RTWc_limit = 55683 
CCDLc_limit = 48596 
rwq = 0 
CCDLc_limit_alone = 27662 
WTRc_limit_alone = 12201 
RTWc_limit_alone = 38027 

Commands details: 
total_CMD = 1255808 
n_nop = 1197466 
Read = 38520 
Write = 0 
L2_Alloc = 0 
L2_WB = 16774 
n_act = 1561 
n_pre = 1545 
n_ref = 4560869750798743682 
n_req = 47034 
total_req = 55294 

Dual Bus Interface Util: 
issued_total_row = 3106 
issued_total_col = 55294 
Row_Bus_Util =  0.002473 
CoL_Bus_Util = 0.044031 
Either_Row_CoL_Bus_Util = 0.046458 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000994 
queue_avg = 1.179281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17928
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1255808 n_nop=1202854 n_act=1825 n_pre=1809 n_ref_event=0 n_req=42356 n_rd=34748 n_rd_L2_A=0 n_write=0 n_wr_bk=14641 bw_util=0.07866
n_activity=201516 dram_eff=0.4902
bk0: 2722a 1232748i bk1: 2100a 1234739i bk2: 2308a 1235861i bk3: 1796a 1237687i bk4: 2772a 1230847i bk5: 2142a 1234797i bk6: 2640a 1233479i bk7: 1958a 1236700i bk8: 3062a 1228781i bk9: 2226a 1233391i bk10: 2308a 1235812i bk11: 1592a 1239300i bk12: 2204a 1235510i bk13: 1592a 1240604i bk14: 1972a 1240096i bk15: 1354a 1243555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957243
Row_Buffer_Locality_read = 0.979740
Row_Buffer_Locality_write = 0.854495
Bank_Level_Parallism = 2.082967
Bank_Level_Parallism_Col = 2.071313
Bank_Level_Parallism_Ready = 1.175841
write_to_read_ratio_blp_rw_average = 0.533910
GrpLevelPara = 1.496273 

BW Util details:
bwutil = 0.078657 
total_CMD = 1255808 
util_bw = 98778 
Wasted_Col = 64505 
Wasted_Row = 12298 
Idle = 1080227 

BW Util Bottlenecks: 
RCDc_limit = 7139 
RCDWRc_limit = 5336 
WTRc_limit = 13645 
RTWc_limit = 49224 
CCDLc_limit = 44763 
rwq = 0 
CCDLc_limit_alone = 26061 
WTRc_limit_alone = 10792 
RTWc_limit_alone = 33375 

Commands details: 
total_CMD = 1255808 
n_nop = 1202854 
Read = 34748 
Write = 0 
L2_Alloc = 0 
L2_WB = 14641 
n_act = 1825 
n_pre = 1809 
n_ref = 0 
n_req = 42356 
total_req = 49389 

Dual Bus Interface Util: 
issued_total_row = 3634 
issued_total_col = 49389 
Row_Bus_Util =  0.002894 
CoL_Bus_Util = 0.039328 
Either_Row_CoL_Bus_Util = 0.042167 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001303 
queue_avg = 0.939715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.939715
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1255808 n_nop=1197381 n_act=1561 n_pre=1545 n_ref_event=13984 n_req=47099 n_rd=38574 n_rd_L2_A=0 n_write=0 n_wr_bk=16794 bw_util=0.08818
n_activity=212868 dram_eff=0.5202
bk0: 2752a 1230008i bk1: 2474a 1232250i bk2: 2320a 1235074i bk3: 2112a 1235829i bk4: 2808a 1227752i bk5: 2578a 1230139i bk6: 2624a 1232923i bk7: 2482a 1232847i bk8: 3096a 1227241i bk9: 2946a 1225544i bk10: 2320a 1234670i bk11: 2098a 1233836i bk12: 2232a 1234694i bk13: 1968a 1235255i bk14: 1984a 1238847i bk15: 1780a 1238876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967176
Row_Buffer_Locality_read = 0.984627
Row_Buffer_Locality_write = 0.888211
Bank_Level_Parallism = 2.230945
Bank_Level_Parallism_Col = 2.231873
Bank_Level_Parallism_Ready = 1.210006
write_to_read_ratio_blp_rw_average = 0.544415
GrpLevelPara = 1.585018 

BW Util details:
bwutil = 0.088179 
total_CMD = 1255808 
util_bw = 110736 
Wasted_Col = 66586 
Wasted_Row = 10542 
Idle = 1067944 

BW Util Bottlenecks: 
RCDc_limit = 5821 
RCDWRc_limit = 4404 
WTRc_limit = 15012 
RTWc_limit = 55330 
CCDLc_limit = 47638 
rwq = 0 
CCDLc_limit_alone = 27464 
WTRc_limit_alone = 11978 
RTWc_limit_alone = 38190 

Commands details: 
total_CMD = 1255808 
n_nop = 1197381 
Read = 38574 
Write = 0 
L2_Alloc = 0 
L2_WB = 16794 
n_act = 1561 
n_pre = 1545 
n_ref = 13984 
n_req = 47099 
total_req = 55368 

Dual Bus Interface Util: 
issued_total_row = 3106 
issued_total_col = 55368 
Row_Bus_Util =  0.002473 
CoL_Bus_Util = 0.044090 
Either_Row_CoL_Bus_Util = 0.046525 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000804 
queue_avg = 1.169966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1255808 n_nop=1203159 n_act=1778 n_pre=1762 n_ref_event=0 n_req=42165 n_rd=34578 n_rd_L2_A=0 n_write=0 n_wr_bk=14598 bw_util=0.07832
n_activity=198865 dram_eff=0.4946
bk0: 2082a 1234101i bk1: 2678a 1231835i bk2: 1816a 1238043i bk3: 2284a 1235849i bk4: 2112a 1235078i bk5: 2772a 1229921i bk6: 1976a 1237597i bk7: 2616a 1233885i bk8: 2196a 1233206i bk9: 3062a 1229088i bk10: 1652a 1239795i bk11: 2220a 1235326i bk12: 1584a 1240184i bk13: 2200a 1236074i bk14: 1388a 1244098i bk15: 1940a 1240156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958188
Row_Buffer_Locality_read = 0.980450
Row_Buffer_Locality_write = 0.856729
Bank_Level_Parallism = 2.099664
Bank_Level_Parallism_Col = 2.087204
Bank_Level_Parallism_Ready = 1.165804
write_to_read_ratio_blp_rw_average = 0.540400
GrpLevelPara = 1.501015 

BW Util details:
bwutil = 0.078318 
total_CMD = 1255808 
util_bw = 98352 
Wasted_Col = 63728 
Wasted_Row = 11766 
Idle = 1081962 

BW Util Bottlenecks: 
RCDc_limit = 6880 
RCDWRc_limit = 5220 
WTRc_limit = 12828 
RTWc_limit = 50330 
CCDLc_limit = 45040 
rwq = 0 
CCDLc_limit_alone = 26161 
WTRc_limit_alone = 10194 
RTWc_limit_alone = 34085 

Commands details: 
total_CMD = 1255808 
n_nop = 1203159 
Read = 34578 
Write = 0 
L2_Alloc = 0 
L2_WB = 14598 
n_act = 1778 
n_pre = 1762 
n_ref = 0 
n_req = 42165 
total_req = 49176 

Dual Bus Interface Util: 
issued_total_row = 3540 
issued_total_col = 49176 
Row_Bus_Util =  0.002819 
CoL_Bus_Util = 0.039159 
Either_Row_CoL_Bus_Util = 0.041924 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001273 
queue_avg = 0.952013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.952013
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1255808 n_nop=1197866 n_act=1523 n_pre=1507 n_ref_event=94701156861968 n_req=46737 n_rd=38266 n_rd_L2_A=0 n_write=0 n_wr_bk=16696 bw_util=0.08753
n_activity=208856 dram_eff=0.5263
bk0: 2462a 1232419i bk1: 2656a 1231785i bk2: 2132a 1236008i bk3: 2296a 1234894i bk4: 2558a 1229929i bk5: 2800a 1228391i bk6: 2514a 1232970i bk7: 2592a 1231897i bk8: 2914a 1227010i bk9: 3080a 1226562i bk10: 2110a 1234537i bk11: 2232a 1233734i bk12: 1956a 1235120i bk13: 2216a 1234115i bk14: 1796a 1239222i bk15: 1952a 1240059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967734
Row_Buffer_Locality_read = 0.985287
Row_Buffer_Locality_write = 0.888443
Bank_Level_Parallism = 2.250822
Bank_Level_Parallism_Col = 2.244317
Bank_Level_Parallism_Ready = 1.206823
write_to_read_ratio_blp_rw_average = 0.541403
GrpLevelPara = 1.592643 

BW Util details:
bwutil = 0.087532 
total_CMD = 1255808 
util_bw = 109924 
Wasted_Col = 65199 
Wasted_Row = 9632 
Idle = 1071053 

BW Util Bottlenecks: 
RCDc_limit = 5443 
RCDWRc_limit = 4380 
WTRc_limit = 15749 
RTWc_limit = 53889 
CCDLc_limit = 46975 
rwq = 0 
CCDLc_limit_alone = 26987 
WTRc_limit_alone = 12455 
RTWc_limit_alone = 37195 

Commands details: 
total_CMD = 1255808 
n_nop = 1197866 
Read = 38266 
Write = 0 
L2_Alloc = 0 
L2_WB = 16696 
n_act = 1523 
n_pre = 1507 
n_ref = 94701156861968 
n_req = 46737 
total_req = 54962 

Dual Bus Interface Util: 
issued_total_row = 3030 
issued_total_col = 54962 
Row_Bus_Util =  0.002413 
CoL_Bus_Util = 0.043766 
Either_Row_CoL_Bus_Util = 0.046139 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000863 
queue_avg = 1.183054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110008, Miss = 15800, Miss_rate = 0.144, Pending_hits = 7207, Reservation_fails = 6083
L2_cache_bank[1]: Access = 123078, Miss = 19808, Miss_rate = 0.161, Pending_hits = 9068, Reservation_fails = 6875
L2_cache_bank[2]: Access = 123830, Miss = 18900, Miss_rate = 0.153, Pending_hits = 7779, Reservation_fails = 5837
L2_cache_bank[3]: Access = 111036, Miss = 19952, Miss_rate = 0.180, Pending_hits = 8645, Reservation_fails = 8492
L2_cache_bank[4]: Access = 122166, Miss = 19996, Miss_rate = 0.164, Pending_hits = 8702, Reservation_fails = 5567
L2_cache_bank[5]: Access = 110208, Miss = 15592, Miss_rate = 0.141, Pending_hits = 7522, Reservation_fails = 7505
L2_cache_bank[6]: Access = 110132, Miss = 20136, Miss_rate = 0.183, Pending_hits = 8268, Reservation_fails = 5613
L2_cache_bank[7]: Access = 124822, Miss = 18786, Miss_rate = 0.151, Pending_hits = 8151, Reservation_fails = 6697
L2_cache_bank[8]: Access = 109058, Miss = 15648, Miss_rate = 0.143, Pending_hits = 7217, Reservation_fails = 5664
L2_cache_bank[9]: Access = 122340, Miss = 19780, Miss_rate = 0.162, Pending_hits = 8835, Reservation_fails = 6817
L2_cache_bank[10]: Access = 124244, Miss = 18792, Miss_rate = 0.151, Pending_hits = 7889, Reservation_fails = 5113
L2_cache_bank[11]: Access = 109576, Miss = 19824, Miss_rate = 0.181, Pending_hits = 8110, Reservation_fails = 5654
L2_total_cache_accesses = 1400498
L2_total_cache_misses = 223014
L2_total_cache_miss_rate = 0.1592
L2_total_cache_pending_hits = 97393
L2_total_cache_reservation_fails = 75917
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 162593
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39394
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7526
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 842
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66743
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2526
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1106060
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 244120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2335
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 66742
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1400498
icnt_total_pkts_simt_to_mem=533222
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1811611
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1933520
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000248544
	minimum = 0 (at node 0)
	maximum = 0.00155978 (at node 10)
Accepted packet rate average = 0.000248544
	minimum = 0 (at node 0)
	maximum = 0.0051509 (at node 10)
Injected flit rate average = 0.000268696
	minimum = 0 (at node 0)
	maximum = 0.00210389 (at node 10)
Accepted flit rate average= 0.000268696
	minimum = 0 (at node 0)
	maximum = 0.0051509 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3816 (31 samples)
	minimum = 5 (31 samples)
	maximum = 223.355 (31 samples)
Network latency average = 19.2272 (31 samples)
	minimum = 5 (31 samples)
	maximum = 220.387 (31 samples)
Flit latency average = 18.4758 (31 samples)
	minimum = 5 (31 samples)
	maximum = 219.71 (31 samples)
Fragmentation average = 0.0016119 (31 samples)
	minimum = 0 (31 samples)
	maximum = 66.2258 (31 samples)
Injected packet rate average = 0.0746447 (31 samples)
	minimum = 0.0281531 (31 samples)
	maximum = 0.196461 (31 samples)
Accepted packet rate average = 0.0746447 (31 samples)
	minimum = 0.0258047 (31 samples)
	maximum = 0.111813 (31 samples)
Injected flit rate average = 0.079672 (31 samples)
	minimum = 0.0367406 (31 samples)
	maximum = 0.196644 (31 samples)
Accepted flit rate average = 0.079672 (31 samples)
	minimum = 0.0350251 (31 samples)
	maximum = 0.111813 (31 samples)
Injected packet size average = 1.06735 (31 samples)
Accepted packet size average = 1.06735 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 54 sec (354 sec)
gpgpu_simulation_rate = 493191 (inst/sec)
gpgpu_simulation_rate = 2687 (cycle/sec)
gpgpu_silicon_slowdown = 260513x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (21,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 30472
gpu_sim_insn = 413280
gpu_ipc =      13.5626
gpu_tot_sim_cycle = 981864
gpu_tot_sim_insn = 175003000
gpu_tot_ipc =     178.2355
gpu_tot_issued_cta = 7402
gpu_occupancy = 2.9170% 
gpu_tot_occupancy = 34.5200% 
max_total_param_size = 0
gpu_stall_dramfull = 107503
gpu_stall_icnt2sh    = 229408
partiton_level_parallism =       0.0891
partiton_level_parallism_total  =       0.4215
partiton_level_parallism_util =       1.1054
partiton_level_parallism_util_total  =       1.7998
L2_BW  =       7.0290 GB/Sec
L2_BW_total  =      32.1688 GB/Sec
gpu_total_sim_rate=488835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864332
	L1I_total_cache_misses = 41013
	L1I_total_cache_miss_rate = 0.0143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29206
L1D_cache:
	L1D_cache_core[0]: Access = 31819, Miss = 19111, Miss_rate = 0.601, Pending_hits = 2073, Reservation_fails = 11206
	L1D_cache_core[1]: Access = 31611, Miss = 18849, Miss_rate = 0.596, Pending_hits = 2056, Reservation_fails = 11457
	L1D_cache_core[2]: Access = 31853, Miss = 18897, Miss_rate = 0.593, Pending_hits = 1820, Reservation_fails = 11112
	L1D_cache_core[3]: Access = 32155, Miss = 19463, Miss_rate = 0.605, Pending_hits = 1936, Reservation_fails = 9530
	L1D_cache_core[4]: Access = 31950, Miss = 18778, Miss_rate = 0.588, Pending_hits = 2038, Reservation_fails = 8455
	L1D_cache_core[5]: Access = 31966, Miss = 19312, Miss_rate = 0.604, Pending_hits = 1857, Reservation_fails = 9539
	L1D_cache_core[6]: Access = 31630, Miss = 18577, Miss_rate = 0.587, Pending_hits = 2086, Reservation_fails = 8968
	L1D_cache_core[7]: Access = 31310, Miss = 18443, Miss_rate = 0.589, Pending_hits = 2588, Reservation_fails = 11313
	L1D_cache_core[8]: Access = 31692, Miss = 19017, Miss_rate = 0.600, Pending_hits = 2202, Reservation_fails = 11970
	L1D_cache_core[9]: Access = 31965, Miss = 19093, Miss_rate = 0.597, Pending_hits = 2163, Reservation_fails = 10715
	L1D_cache_core[10]: Access = 31866, Miss = 18923, Miss_rate = 0.594, Pending_hits = 1996, Reservation_fails = 10079
	L1D_cache_core[11]: Access = 32187, Miss = 18956, Miss_rate = 0.589, Pending_hits = 2118, Reservation_fails = 9482
	L1D_cache_core[12]: Access = 31724, Miss = 19131, Miss_rate = 0.603, Pending_hits = 2119, Reservation_fails = 11996
	L1D_cache_core[13]: Access = 31980, Miss = 19044, Miss_rate = 0.595, Pending_hits = 2292, Reservation_fails = 10229
	L1D_cache_core[14]: Access = 31947, Miss = 19378, Miss_rate = 0.607, Pending_hits = 1996, Reservation_fails = 9420
	L1D_total_cache_accesses = 477655
	L1D_total_cache_misses = 284972
	L1D_total_cache_miss_rate = 0.5966
	L1D_total_cache_pending_hits = 31340
	L1D_total_cache_reservation_fails = 155471
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 173160
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 155394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 173070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2823319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 41013
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29206
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 354944
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 173160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122711
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2864332

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140225
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15063
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29206
ctas_completed 7402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25422, 20061, 9207, 9207, 9207, 9207, 9207, 9207, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 
gpgpu_n_tot_thrd_icount = 181231200
gpgpu_n_tot_w_icount = 5663475
gpgpu_n_stall_shd_mem = 314143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277411
gpgpu_n_mem_write_global = 122711
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5679104
gpgpu_n_store_insn = 1963376
gpgpu_n_shmem_insn = 63714824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5512608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17175
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1124998	W0_Idle:7137118	W0_Scoreboard:6459373	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293842
single_issue_nums: WS0:2875695	WS1:2787780	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2219288 {8:277411,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8835192 {72:122711,}
traffic_breakdown_coretomem[INST_ACC_R] = 109928 {8:13741,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44385760 {40:1109644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1963376 {8:245422,}
traffic_breakdown_memtocore[INST_ACC_R] = 2198560 {40:54964,}
maxmflatency = 1225 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 62 
mrq_lat_table:93055 	32706 	21651 	23739 	38408 	31511 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	776507 	488326 	88057 	2206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12873 	684 	165 	358152 	19386 	16461 	5385 	771 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	146049 	186988 	179816 	234733 	465051 	142247 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	780 	293 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.574074 21.188313 14.939597 50.799999 13.000000 35.694736 14.213873 26.700001 13.061611 31.554623 16.975000 45.266666 30.619047 83.906250 43.076923 139.176468 
dram[1]: 21.816177 21.868422 40.200001 38.944443 22.347517 37.032257 20.677853 30.815535 17.099056 29.488373 22.316668 44.688526 40.474575 94.000000 67.060608 139.764709 
dram[2]: 21.174194 12.024038 47.016666 14.516557 31.509260 14.150537 27.658119 13.890804 32.413792 13.270532 40.299999 15.991735 89.800003 29.600000 141.235291 39.853657 
dram[3]: 22.000000 21.388489 39.943661 40.312500 34.767677 22.453901 30.628571 21.286713 29.472868 17.382774 46.491802 22.508772 94.000000 42.263157 142.117645 65.818184 
dram[4]: 11.975845 22.943262 15.985612 47.271187 13.095960 34.744900 14.479290 27.384615 12.956938 33.589287 18.611111 38.728573 28.582090 84.062500 50.727272 138.882355 
dram[5]: 21.287769 25.187500 40.671875 40.637680 22.604317 35.402061 20.837837 32.721649 17.278847 29.333334 25.554455 46.203388 36.846153 93.310349 62.599998 139.764709 
average row locality = 268015/10085 = 26.575607
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       729      1070       725      1012       866      1254       827      1176       936      1398       678       984       628       978       546       844 
dram[1]:       952      1096       940      1016      1139      1272      1106      1164      1296      1416       942       988       855       988       780       848 
dram[2]:      1072       733      1026       709      1254       872      1192       809      1396       939      1026       634       980       628       858       529 
dram[3]:      1092       960      1032       923      1268      1148      1184      1086      1412      1301      1032       897       988       860       864       763 
dram[4]:       725      1074       725      1010       854      1258       828      1176       923      1400       670       982       624       980       543       842 
dram[5]:       955      1088       932      1016      1138      1268      1103      1164      1286      1408       909       988       856       980       773       848 
total dram writes = 94242
bank skew: 1416/529 = 2.68
chip skew: 16810/14614 = 1.15
average mf latency per bank:
dram[0]:       5768      3970      5563      4090      4787      3543      5372      3923      4535      3297      4831      4599      4238      4118      4593      3770
dram[1]:       4613      2721      4721      3036      4559      2617      5154      3000      4037      2585      4640      3251      4013      2842      4028      2097
dram[2]:       3656      5567      3648      5836      3154      4622      3496      5317      3109      4277      3765      4896      3313      3970      3128      4480
dram[3]:       2755      4189      2978      4478      2649      4087      2969      5003      2619      3944      3142      4615      2769      3807      2024      3857
dram[4]:       6436      3934      6095      4191      4971      3458      5265      3840      4506      3199      4713      4679      4395      3729      4792      3690
dram[5]:       4643      2768      4680      3081      4348      2628      4873      3050      4105      2569      4515      3271      4201      2692      4141      2101
maximum mf latency per bank:
dram[0]:        761      1217       919      1141      1005       907      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       757       870       659       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1187       684      1178       980       708      1016       658      1182      1011       954       973       772      1165       797      1171       608
dram[3]:        733       749       588       727       958       926       723       962       997       977      1130      1059       934      1056       674       933
dram[4]:        748      1225       930      1211       955       883      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756       724       718       694      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296030 n_nop=1243000 n_act=1837 n_pre=1821 n_ref_event=94701154270800 n_req=42400 n_rd=34786 n_rd_L2_A=0 n_write=0 n_wr_bk=14651 bw_util=0.07629
n_activity=202203 dram_eff=0.489
bk0: 2110a 1274343i bk1: 2728a 1272004i bk2: 1822a 1278558i bk3: 2288a 1276145i bk4: 2152a 1273907i bk5: 2764a 1270145i bk6: 1990a 1277473i bk7: 2616a 1274499i bk8: 2234a 1272832i bk9: 3056a 1268692i bk10: 1674a 1279328i bk11: 2224a 1275421i bk12: 1596a 1281350i bk13: 2196a 1276777i bk14: 1392a 1283878i bk15: 1944a 1279745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956934
Row_Buffer_Locality_read = 0.979589
Row_Buffer_Locality_write = 0.853428
Bank_Level_Parallism = 2.087054
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.174331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076290 
total_CMD = 1296030 
util_bw = 98874 
Wasted_Col = 64834 
Wasted_Row = 12630 
Idle = 1119692 

BW Util Bottlenecks: 
RCDc_limit = 7088 
RCDWRc_limit = 5473 
WTRc_limit = 14029 
RTWc_limit = 49777 
CCDLc_limit = 45837 
rwq = 0 
CCDLc_limit_alone = 26846 
WTRc_limit_alone = 11058 
RTWc_limit_alone = 33757 

Commands details: 
total_CMD = 1296030 
n_nop = 1243000 
Read = 34786 
Write = 0 
L2_Alloc = 0 
L2_WB = 14651 
n_act = 1837 
n_pre = 1821 
n_ref = 94701154270800 
n_req = 42400 
total_req = 49437 

Dual Bus Interface Util: 
issued_total_row = 3658 
issued_total_col = 49437 
Row_Bus_Util =  0.002822 
CoL_Bus_Util = 0.038145 
Either_Row_CoL_Bus_Util = 0.040917 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001226 
queue_avg = 0.934519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.934519
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296030 n_nop=1237568 n_act=1585 n_pre=1569 n_ref_event=4560869750798743682 n_req=47094 n_rd=38568 n_rd_L2_A=0 n_write=0 n_wr_bk=16798 bw_util=0.08544
n_activity=212533 dram_eff=0.521
bk0: 2480a 1271595i bk1: 2776a 1270556i bk2: 2136a 1275133i bk3: 2296a 1275224i bk4: 2568a 1268298i bk5: 2808a 1267925i bk6: 2510a 1273027i bk7: 2592a 1272123i bk8: 2940a 1266763i bk9: 3096a 1266748i bk10: 2186a 1274679i bk11: 2232a 1275322i bk12: 1952a 1275790i bk13: 2232a 1273974i bk14: 1812a 1279813i bk15: 1952a 1279213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966641
Row_Buffer_Locality_read = 0.984313
Row_Buffer_Locality_write = 0.886699
Bank_Level_Parallism = 2.242698
Bank_Level_Parallism_Col = 2.244811
Bank_Level_Parallism_Ready = 1.206600
write_to_read_ratio_blp_rw_average = 0.542922
GrpLevelPara = 1.576680 

BW Util details:
bwutil = 0.085439 
total_CMD = 1296030 
util_bw = 110732 
Wasted_Col = 66650 
Wasted_Row = 10807 
Idle = 1107841 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4467 
WTRc_limit = 15479 
RTWc_limit = 55683 
CCDLc_limit = 48644 
rwq = 0 
CCDLc_limit_alone = 27710 
WTRc_limit_alone = 12201 
RTWc_limit_alone = 38027 

Commands details: 
total_CMD = 1296030 
n_nop = 1237568 
Read = 38568 
Write = 0 
L2_Alloc = 0 
L2_WB = 16798 
n_act = 1585 
n_pre = 1569 
n_ref = 4560869750798743682 
n_req = 47094 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3154 
issued_total_col = 55366 
Row_Bus_Util =  0.002434 
CoL_Bus_Util = 0.042720 
Either_Row_CoL_Bus_Util = 0.045109 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000992 
queue_avg = 1.143653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14365
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296030 n_nop=1242994 n_act=1840 n_pre=1824 n_ref_event=0 n_req=42400 n_rd=34784 n_rd_L2_A=0 n_write=0 n_wr_bk=14657 bw_util=0.0763
n_activity=202204 dram_eff=0.489
bk0: 2746a 1272660i bk1: 2108a 1274834i bk2: 2308a 1276074i bk3: 1796a 1277902i bk4: 2776a 1271009i bk5: 2142a 1275014i bk6: 2640a 1273699i bk7: 1958a 1276920i bk8: 3062a 1269002i bk9: 2226a 1273613i bk10: 2308a 1276034i bk11: 1592a 1279522i bk12: 2204a 1275730i bk13: 1592a 1280832i bk14: 1972a 1280327i bk15: 1354a 1283787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956934
Row_Buffer_Locality_read = 0.979531
Row_Buffer_Locality_write = 0.853729
Bank_Level_Parallism = 2.080105
Bank_Level_Parallism_Col = 2.069697
Bank_Level_Parallism_Ready = 1.175656
write_to_read_ratio_blp_rw_average = 0.533604
GrpLevelPara = 1.495481 

BW Util details:
bwutil = 0.076296 
total_CMD = 1296030 
util_bw = 98882 
Wasted_Col = 64686 
Wasted_Row = 12513 
Idle = 1119949 

BW Util Bottlenecks: 
RCDc_limit = 7235 
RCDWRc_limit = 5384 
WTRc_limit = 13648 
RTWc_limit = 49237 
CCDLc_limit = 44800 
rwq = 0 
CCDLc_limit_alone = 26094 
WTRc_limit_alone = 10795 
RTWc_limit_alone = 33384 

Commands details: 
total_CMD = 1296030 
n_nop = 1242994 
Read = 34784 
Write = 0 
L2_Alloc = 0 
L2_WB = 14657 
n_act = 1840 
n_pre = 1824 
n_ref = 0 
n_req = 42400 
total_req = 49441 

Dual Bus Interface Util: 
issued_total_row = 3664 
issued_total_col = 49441 
Row_Bus_Util =  0.002827 
CoL_Bus_Util = 0.038148 
Either_Row_CoL_Bus_Util = 0.040922 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001301 
queue_avg = 0.911223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.911223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296030 n_nop=1237523 n_act=1577 n_pre=1561 n_ref_event=13984 n_req=47139 n_rd=38606 n_rd_L2_A=0 n_write=0 n_wr_bk=16810 bw_util=0.08552
n_activity=213604 dram_eff=0.5189
bk0: 2776a 1269884i bk1: 2482a 1272344i bk2: 2320a 1275286i bk3: 2112a 1276043i bk4: 2808a 1267966i bk5: 2578a 1270359i bk6: 2624a 1273145i bk7: 2482a 1273069i bk8: 3096a 1267463i bk9: 2946a 1265766i bk10: 2320a 1274892i bk11: 2098a 1274058i bk12: 2232a 1274916i bk13: 1968a 1275483i bk14: 1984a 1279077i bk15: 1780a 1279107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966864
Row_Buffer_Locality_read = 0.984432
Row_Buffer_Locality_write = 0.887378
Bank_Level_Parallism = 2.227595
Bank_Level_Parallism_Col = 2.230105
Bank_Level_Parallism_Ready = 1.209825
write_to_read_ratio_blp_rw_average = 0.544096
GrpLevelPara = 1.584179 

BW Util details:
bwutil = 0.085517 
total_CMD = 1296030 
util_bw = 110832 
Wasted_Col = 66770 
Wasted_Row = 10774 
Idle = 1107654 

BW Util Bottlenecks: 
RCDc_limit = 5917 
RCDWRc_limit = 4460 
WTRc_limit = 15012 
RTWc_limit = 55330 
CCDLc_limit = 47670 
rwq = 0 
CCDLc_limit_alone = 27496 
WTRc_limit_alone = 11978 
RTWc_limit_alone = 38190 

Commands details: 
total_CMD = 1296030 
n_nop = 1237523 
Read = 38606 
Write = 0 
L2_Alloc = 0 
L2_WB = 16810 
n_act = 1577 
n_pre = 1561 
n_ref = 13984 
n_req = 47139 
total_req = 55416 

Dual Bus Interface Util: 
issued_total_row = 3138 
issued_total_col = 55416 
Row_Bus_Util =  0.002421 
CoL_Bus_Util = 0.042758 
Either_Row_CoL_Bus_Util = 0.045143 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000803 
queue_avg = 1.134300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1343
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296030 n_nop=1243307 n_act=1791 n_pre=1775 n_ref_event=0 n_req=42205 n_rd=34610 n_rd_L2_A=0 n_write=0 n_wr_bk=14614 bw_util=0.07596
n_activity=199485 dram_eff=0.4935
bk0: 2090a 1274209i bk1: 2698a 1271844i bk2: 1816a 1278255i bk3: 2284a 1276065i bk4: 2112a 1275296i bk5: 2776a 1270113i bk6: 1976a 1277817i bk7: 2616a 1274105i bk8: 2196a 1273428i bk9: 3062a 1269311i bk10: 1652a 1280018i bk11: 2220a 1275550i bk12: 1584a 1280408i bk13: 2200a 1276272i bk14: 1388a 1284323i bk15: 1940a 1280383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957920
Row_Buffer_Locality_read = 0.980295
Row_Buffer_Locality_write = 0.855958
Bank_Level_Parallism = 2.097205
Bank_Level_Parallism_Col = 2.085711
Bank_Level_Parallism_Ready = 1.165643
write_to_read_ratio_blp_rw_average = 0.540128
GrpLevelPara = 1.500327 

BW Util details:
bwutil = 0.075961 
total_CMD = 1296030 
util_bw = 98448 
Wasted_Col = 63879 
Wasted_Row = 11926 
Idle = 1121777 

BW Util Bottlenecks: 
RCDc_limit = 6952 
RCDWRc_limit = 5269 
WTRc_limit = 12831 
RTWc_limit = 50344 
CCDLc_limit = 45070 
rwq = 0 
CCDLc_limit_alone = 26191 
WTRc_limit_alone = 10197 
RTWc_limit_alone = 34099 

Commands details: 
total_CMD = 1296030 
n_nop = 1243307 
Read = 34610 
Write = 0 
L2_Alloc = 0 
L2_WB = 14614 
n_act = 1791 
n_pre = 1775 
n_ref = 0 
n_req = 42205 
total_req = 49224 

Dual Bus Interface Util: 
issued_total_row = 3566 
issued_total_col = 49224 
Row_Bus_Util =  0.002751 
CoL_Bus_Util = 0.037981 
Either_Row_CoL_Bus_Util = 0.040680 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001271 
queue_avg = 0.922931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.922931
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296030 n_nop=1238008 n_act=1539 n_pre=1523 n_ref_event=94701156861968 n_req=46777 n_rd=38298 n_rd_L2_A=0 n_write=0 n_wr_bk=16712 bw_util=0.08489
n_activity=209592 dram_eff=0.5249
bk0: 2470a 1272531i bk1: 2680a 1271655i bk2: 2132a 1276217i bk3: 2296a 1275108i bk4: 2558a 1270143i bk5: 2800a 1268607i bk6: 2514a 1273192i bk7: 2592a 1272119i bk8: 2914a 1267232i bk9: 3080a 1266784i bk10: 2110a 1274759i bk11: 2232a 1273956i bk12: 1956a 1275342i bk13: 2216a 1274339i bk14: 1796a 1279452i bk15: 1952a 1280290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967420
Row_Buffer_Locality_read = 0.985091
Row_Buffer_Locality_write = 0.887605
Bank_Level_Parallism = 2.247361
Bank_Level_Parallism_Col = 2.242509
Bank_Level_Parallism_Ready = 1.206643
write_to_read_ratio_blp_rw_average = 0.541085
GrpLevelPara = 1.591782 

BW Util details:
bwutil = 0.084890 
total_CMD = 1296030 
util_bw = 110020 
Wasted_Col = 65383 
Wasted_Row = 9864 
Idle = 1110763 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4436 
WTRc_limit = 15749 
RTWc_limit = 53889 
CCDLc_limit = 47007 
rwq = 0 
CCDLc_limit_alone = 27019 
WTRc_limit_alone = 12455 
RTWc_limit_alone = 37195 

Commands details: 
total_CMD = 1296030 
n_nop = 1238008 
Read = 38298 
Write = 0 
L2_Alloc = 0 
L2_WB = 16712 
n_act = 1539 
n_pre = 1523 
n_ref = 94701156861968 
n_req = 46777 
total_req = 55010 

Dual Bus Interface Util: 
issued_total_row = 3062 
issued_total_col = 55010 
Row_Bus_Util =  0.002363 
CoL_Bus_Util = 0.042445 
Either_Row_CoL_Bus_Util = 0.044769 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000862 
queue_avg = 1.146979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110564, Miss = 15816, Miss_rate = 0.143, Pending_hits = 7231, Reservation_fails = 6312
L2_cache_bank[1]: Access = 124660, Miss = 19832, Miss_rate = 0.159, Pending_hits = 9116, Reservation_fails = 7374
L2_cache_bank[2]: Access = 124326, Miss = 18916, Miss_rate = 0.152, Pending_hits = 7803, Reservation_fails = 6063
L2_cache_bank[3]: Access = 111756, Miss = 19984, Miss_rate = 0.179, Pending_hits = 8717, Reservation_fails = 9180
L2_cache_bank[4]: Access = 123644, Miss = 20024, Miss_rate = 0.162, Pending_hits = 8738, Reservation_fails = 5963
L2_cache_bank[5]: Access = 110688, Miss = 15600, Miss_rate = 0.141, Pending_hits = 7538, Reservation_fails = 7580
L2_cache_bank[6]: Access = 110748, Miss = 20160, Miss_rate = 0.182, Pending_hits = 8316, Reservation_fails = 6070
L2_cache_bank[7]: Access = 125302, Miss = 18794, Miss_rate = 0.150, Pending_hits = 8175, Reservation_fails = 6925
L2_cache_bank[8]: Access = 109538, Miss = 15656, Miss_rate = 0.143, Pending_hits = 7241, Reservation_fails = 5893
L2_cache_bank[9]: Access = 123862, Miss = 19804, Miss_rate = 0.160, Pending_hits = 8871, Reservation_fails = 7161
L2_cache_bank[10]: Access = 124780, Miss = 18800, Miss_rate = 0.151, Pending_hits = 7913, Reservation_fails = 5340
L2_cache_bank[11]: Access = 110192, Miss = 19848, Miss_rate = 0.180, Pending_hits = 8158, Reservation_fails = 6109
L2_total_cache_accesses = 1410060
L2_total_cache_misses = 223234
L2_total_cache_miss_rate = 0.1583
L2_total_cache_pending_hits = 97817
L2_total_cache_reservation_fails = 79970
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 803699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 162605
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 241840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43442
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7950
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 893
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 70796
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2679
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1109644
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 245422
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 54964
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2335
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 70795
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1410060
icnt_total_pkts_simt_to_mem=536589
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35535
	minimum = 5
	maximum = 29
Network latency average = 5.34541
	minimum = 5
	maximum = 28
Slowest packet = 1823413
Flit latency average = 5.44249
	minimum = 5
	maximum = 27
Slowest flit = 1946042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0149232
	minimum = 0.00511945 (at node 10)
	maximum = 0.0519165 (at node 16)
Accepted packet rate average = 0.0149232
	minimum = 0.00426621 (at node 20)
	maximum = 0.0248097 (at node 0)
Injected flit rate average = 0.0157145
	minimum = 0.00613678 (at node 10)
	maximum = 0.0519165 (at node 16)
Accepted flit rate average= 0.0157145
	minimum = 0.00492255 (at node 20)
	maximum = 0.0248097 (at node 0)
Injected packet length average = 1.05302
Accepted packet length average = 1.05302
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.912 (32 samples)
	minimum = 5 (32 samples)
	maximum = 217.281 (32 samples)
Network latency average = 18.7934 (32 samples)
	minimum = 5 (32 samples)
	maximum = 214.375 (32 samples)
Flit latency average = 18.0685 (32 samples)
	minimum = 5 (32 samples)
	maximum = 213.688 (32 samples)
Fragmentation average = 0.00156153 (32 samples)
	minimum = 0 (32 samples)
	maximum = 64.1562 (32 samples)
Injected packet rate average = 0.0727784 (32 samples)
	minimum = 0.0274333 (32 samples)
	maximum = 0.191944 (32 samples)
Accepted packet rate average = 0.0727784 (32 samples)
	minimum = 0.0251316 (32 samples)
	maximum = 0.109094 (32 samples)
Injected flit rate average = 0.0776733 (32 samples)
	minimum = 0.0357842 (32 samples)
	maximum = 0.192121 (32 samples)
Accepted flit rate average = 0.0776733 (32 samples)
	minimum = 0.0340844 (32 samples)
	maximum = 0.109094 (32 samples)
Injected packet size average = 1.06726 (32 samples)
Accepted packet size average = 1.06726 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 58 sec (358 sec)
gpgpu_simulation_rate = 488835 (inst/sec)
gpgpu_simulation_rate = 2742 (cycle/sec)
gpgpu_silicon_slowdown = 255288x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (21,21,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 19192
gpu_sim_insn = 10499328
gpu_ipc =     547.0679
gpu_tot_sim_cycle = 1001056
gpu_tot_sim_insn = 185502328
gpu_tot_ipc =     185.3067
gpu_tot_issued_cta = 7843
gpu_occupancy = 77.6810% 
gpu_tot_occupancy = 35.6639% 
max_total_param_size = 0
gpu_stall_dramfull = 119112
gpu_stall_icnt2sh    = 250705
partiton_level_parallism =       1.2441
partiton_level_parallism_total  =       0.4373
partiton_level_parallism_util =       1.8652
partiton_level_parallism_util_total  =       1.8032
L2_BW  =      95.0016 GB/Sec
L2_BW_total  =      33.3734 GB/Sec
gpu_total_sim_rate=493357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3030148
	L1I_total_cache_misses = 42667
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31312
L1D_cache:
	L1D_cache_core[0]: Access = 33675, Miss = 20322, Miss_rate = 0.603, Pending_hits = 2226, Reservation_fails = 12024
	L1D_cache_core[1]: Access = 33531, Miss = 19992, Miss_rate = 0.596, Pending_hits = 2121, Reservation_fails = 12274
	L1D_cache_core[2]: Access = 33837, Miss = 20050, Miss_rate = 0.593, Pending_hits = 1967, Reservation_fails = 11612
	L1D_cache_core[3]: Access = 34075, Miss = 20563, Miss_rate = 0.603, Pending_hits = 2094, Reservation_fails = 10096
	L1D_cache_core[4]: Access = 33870, Miss = 19863, Miss_rate = 0.586, Pending_hits = 2222, Reservation_fails = 8870
	L1D_cache_core[5]: Access = 33758, Miss = 20476, Miss_rate = 0.607, Pending_hits = 1985, Reservation_fails = 10710
	L1D_cache_core[6]: Access = 33486, Miss = 19669, Miss_rate = 0.587, Pending_hits = 2206, Reservation_fails = 9274
	L1D_cache_core[7]: Access = 33166, Miss = 19594, Miss_rate = 0.591, Pending_hits = 2743, Reservation_fails = 11697
	L1D_cache_core[8]: Access = 33676, Miss = 20317, Miss_rate = 0.603, Pending_hits = 2280, Reservation_fails = 12646
	L1D_cache_core[9]: Access = 33693, Miss = 20132, Miss_rate = 0.598, Pending_hits = 2305, Reservation_fails = 11596
	L1D_cache_core[10]: Access = 33658, Miss = 19972, Miss_rate = 0.593, Pending_hits = 2139, Reservation_fails = 10391
	L1D_cache_core[11]: Access = 34043, Miss = 20099, Miss_rate = 0.590, Pending_hits = 2294, Reservation_fails = 10277
	L1D_cache_core[12]: Access = 33580, Miss = 20336, Miss_rate = 0.606, Pending_hits = 2263, Reservation_fails = 13464
	L1D_cache_core[13]: Access = 33900, Miss = 20280, Miss_rate = 0.598, Pending_hits = 2403, Reservation_fails = 11135
	L1D_cache_core[14]: Access = 33931, Miss = 20540, Miss_rate = 0.605, Pending_hits = 2139, Reservation_fails = 10138
	L1D_total_cache_accesses = 505879
	L1D_total_cache_misses = 302205
	L1D_total_cache_miss_rate = 0.5974
	L1D_total_cache_pending_hits = 33387
	L1D_total_cache_reservation_fails = 166204
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 183744
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 166124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183654
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 121701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2987481
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31312
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376112
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129767
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3030148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 148562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 113
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17449
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31312
ctas_completed 7843, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25980, 20619, 9765, 9765, 9765, 9765, 9765, 9765, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 
gpgpu_n_tot_thrd_icount = 191730528
gpgpu_n_tot_w_icount = 5991579
gpgpu_n_stall_shd_mem = 329358
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 294157
gpgpu_n_mem_write_global = 129767
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6017792
gpgpu_n_store_insn = 2076272
gpgpu_n_shmem_insn = 67553288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18278
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1196007	W0_Idle:7146663	W0_Scoreboard:6605675	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3039747	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2353256 {8:294157,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9343224 {72:129767,}
traffic_breakdown_coretomem[INST_ACC_R] = 110528 {8:13816,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47065120 {40:1176628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076272 {8:259534,}
traffic_breakdown_memtocore[INST_ACC_R] = 2210560 {40:55264,}
maxmflatency = 1351 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	822047 	515608 	95252 	3285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12927 	698 	165 	378836 	20921 	17637 	5756 	814 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150482 	196347 	188391 	245107 	501727 	153926 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	797 	312 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       5796      4590      5649      4785      4769      3740      5442      4166      4554      3491      4887      4825      4460      4485      5038      4688
dram[1]:       4644      2908      4781      3259      4544      2674      5204      3131      4054      2658      4680      3390      4154      3250      4308      2837
dram[2]:       4324      5567      4376      5925      3443      4604      3825      5387      3376      4298      4089      4952      3926      4185      4205      4815
dram[3]:       2900      4203      3135      4538      2720      4079      3128      5052      2698      3962      3280      4653      3191      3930      2835      4057
dram[4]:       6459      4588      6178      4904      4951      3719      5334      4137      4527      3421      4770      4960      4530      4294      5206      4576
dram[5]:       4675      2975      4739      3303      4337      2724      4920      3206      4124      2656      4556      3402      4286      3241      4399      2906
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005       907      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       757       870       684       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1344       980       708      1016       658      1182      1011       954       973       772      1165       797      1171       608
dram[3]:        733       749       588       727       958       926       723       962       997       977      1130      1059       934      1056       817       933
dram[4]:        748      1277       930      1306       955       883      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756       724       718       706      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1321363 n_nop=1268025 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.07526
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1299524i bk1: 2760a 1297180i bk2: 1822a 1303886i bk3: 2288a 1301479i bk4: 2184a 1299049i bk5: 2796a 1295210i bk6: 1990a 1302800i bk7: 2616a 1299828i bk8: 2250a 1298050i bk9: 3072a 1293914i bk10: 1674a 1304663i bk11: 2224a 1300758i bk12: 1612a 1306513i bk13: 2212a 1301958i bk14: 1392a 1309208i bk15: 1944a 1305078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.075257 
total_CMD = 1321363 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1143849 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1321363 
n_nop = 1268025 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002787 
CoL_Bus_Util = 0.037629 
Either_Row_CoL_Bus_Util = 0.040366 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001219 
queue_avg = 0.917291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.917291
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1321363 n_nop=1262453 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.08445
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1296764i bk1: 2840a 1295552i bk2: 2136a 1300465i bk3: 2296a 1300558i bk4: 2600a 1293360i bk5: 2872a 1292807i bk6: 2510a 1298356i bk7: 2592a 1297454i bk8: 2956a 1292005i bk9: 3128a 1291839i bk10: 2186a 1300008i bk11: 2232a 1300652i bk12: 1968a 1300901i bk13: 2264a 1298999i bk14: 1812a 1305145i bk15: 1952a 1304548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.084449 
total_CMD = 1321363 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1131512 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1321363 
n_nop = 1262453 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.002402 
CoL_Bus_Util = 0.042225 
Either_Row_CoL_Bus_Util = 0.044583 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000985 
queue_avg = 1.123060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12306
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1321363 n_nop=1267997 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.07529
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1297817i bk1: 2148a 1299930i bk2: 2308a 1301398i bk3: 1796a 1303230i bk4: 2808a 1296136i bk5: 2174a 1300140i bk6: 2640a 1299030i bk7: 1958a 1302253i bk8: 3078a 1294229i bk9: 2242a 1298821i bk10: 2308a 1301367i bk11: 1592a 1304859i bk12: 2220a 1300888i bk13: 1608a 1305968i bk14: 1972a 1305657i bk15: 1354a 1309122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.075287 
total_CMD = 1321363 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1143970 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1321363 
n_nop = 1267997 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002796 
CoL_Bus_Util = 0.037644 
Either_Row_CoL_Bus_Util = 0.040387 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001293 
queue_avg = 0.894618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.894618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1321363 n_nop=1262389 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.08454
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1294934i bk1: 2522a 1297364i bk2: 2320a 1300616i bk3: 2112a 1301376i bk4: 2872a 1292956i bk5: 2610a 1295462i bk6: 2624a 1298473i bk7: 2482a 1298398i bk8: 3128a 1292563i bk9: 2962a 1291022i bk10: 2320a 1300221i bk11: 2098a 1299388i bk12: 2264a 1299874i bk13: 1984a 1300628i bk14: 1984a 1304410i bk15: 1780a 1304443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.084543 
total_CMD = 1321363 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1131188 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1321363 
n_nop = 1262389 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.002396 
CoL_Bus_Util = 0.042272 
Either_Row_CoL_Bus_Util = 0.044631 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000814 
queue_avg = 1.113959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1321363 n_nop=1268360 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.07489
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1299378i bk1: 2726a 1296984i bk2: 1816a 1303583i bk3: 2284a 1301398i bk4: 2144a 1300462i bk5: 2800a 1295273i bk6: 1976a 1303147i bk7: 2616a 1299438i bk8: 2212a 1298618i bk9: 3074a 1294578i bk10: 1652a 1305351i bk11: 2220a 1300885i bk12: 1600a 1305596i bk13: 2212a 1301466i bk14: 1388a 1309653i bk15: 1940a 1305714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.074889 
total_CMD = 1321363 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1146009 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1321363 
n_nop = 1268360 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002718 
CoL_Bus_Util = 0.037445 
Either_Row_CoL_Bus_Util = 0.040112 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001264 
queue_avg = 0.905943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.905943
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1321363 n_nop=1262965 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.0838
n_activity=211332 dram_eff=0.524
bk0: 2502a 1297723i bk1: 2728a 1296766i bk2: 2132a 1301549i bk3: 2296a 1300443i bk4: 2590a 1295240i bk5: 2848a 1293583i bk6: 2514a 1298518i bk7: 2592a 1297448i bk8: 2930a 1292415i bk9: 3104a 1291936i bk10: 2110a 1300090i bk11: 2232a 1299289i bk12: 1972a 1300517i bk13: 2240a 1299380i bk14: 1796a 1304783i bk15: 1952a 1305622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.083801 
total_CMD = 1321363 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1134701 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1321363 
n_nop = 1262965 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.002332 
CoL_Bus_Util = 0.041901 
Either_Row_CoL_Bus_Util = 0.044195 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000856 
queue_avg = 1.125922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114960, Miss = 15912, Miss_rate = 0.138, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 135076, Miss = 19928, Miss_rate = 0.148, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 128570, Miss = 19012, Miss_rate = 0.148, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 119832, Miss = 20176, Miss_rate = 0.168, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 134324, Miss = 20120, Miss_rate = 0.150, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 114920, Miss = 15704, Miss_rate = 0.137, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 119084, Miss = 20352, Miss_rate = 0.171, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 129386, Miss = 18898, Miss_rate = 0.146, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 113654, Miss = 15752, Miss_rate = 0.139, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 134398, Miss = 19880, Miss_rate = 0.148, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 128748, Miss = 18896, Miss_rate = 0.147, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 118504, Miss = 19992, Miss_rate = 0.169, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1491456
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1506
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43674
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1176628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 259534
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1491456
icnt_total_pkts_simt_to_mem=567522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.2007
	minimum = 5
	maximum = 329
Network latency average = 55.5158
	minimum = 5
	maximum = 328
Slowest packet = 1844880
Flit latency average = 52.4426
	minimum = 5
	maximum = 328
Slowest flit = 1968613
Fragmentation average = 0.0063644
	minimum = 0
	maximum = 306
Injected packet rate average = 0.203158
	minimum = 0.0757086 (at node 9)
	maximum = 0.556482 (at node 19)
Accepted packet rate average = 0.203158
	minimum = 0.0633597 (at node 25)
	maximum = 0.317216 (at node 8)
Injected flit rate average = 0.216774
	minimum = 0.098218 (at node 9)
	maximum = 0.556482 (at node 19)
Accepted flit rate average= 0.216774
	minimum = 0.0867028 (at node 25)
	maximum = 0.317216 (at node 8)
Injected packet length average = 1.06703
Accepted packet length average = 1.06703
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1329 (33 samples)
	minimum = 5 (33 samples)
	maximum = 220.667 (33 samples)
Network latency average = 19.9062 (33 samples)
	minimum = 5 (33 samples)
	maximum = 217.818 (33 samples)
Flit latency average = 19.1101 (33 samples)
	minimum = 5 (33 samples)
	maximum = 217.152 (33 samples)
Fragmentation average = 0.00170707 (33 samples)
	minimum = 0 (33 samples)
	maximum = 71.4848 (33 samples)
Injected packet rate average = 0.0767293 (33 samples)
	minimum = 0.0288962 (33 samples)
	maximum = 0.202991 (33 samples)
Accepted packet rate average = 0.0767293 (33 samples)
	minimum = 0.0262901 (33 samples)
	maximum = 0.115401 (33 samples)
Injected flit rate average = 0.0818885 (33 samples)
	minimum = 0.0376761 (33 samples)
	maximum = 0.203163 (33 samples)
Accepted flit rate average = 0.0818885 (33 samples)
	minimum = 0.0356789 (33 samples)
	maximum = 0.115401 (33 samples)
Injected packet size average = 1.06724 (33 samples)
Accepted packet size average = 1.06724 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 16 sec (376 sec)
gpgpu_simulation_rate = 493357 (inst/sec)
gpgpu_simulation_rate = 2662 (cycle/sec)
gpgpu_silicon_slowdown = 262960x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1027511
gpu_tot_sim_insn = 185522208
gpu_tot_ipc =     180.5550
gpu_tot_issued_cta = 7844
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.5792% 
max_total_param_size = 0
gpu_stall_dramfull = 119112
gpu_stall_icnt2sh    = 250705
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4261
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8031
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      32.5172 GB/Sec
gpu_total_sim_rate=490799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3031820
	L1I_total_cache_misses = 42679
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31312
L1D_cache:
	L1D_cache_core[0]: Access = 33675, Miss = 20322, Miss_rate = 0.603, Pending_hits = 2226, Reservation_fails = 12024
	L1D_cache_core[1]: Access = 33531, Miss = 19992, Miss_rate = 0.596, Pending_hits = 2121, Reservation_fails = 12274
	L1D_cache_core[2]: Access = 33837, Miss = 20050, Miss_rate = 0.593, Pending_hits = 1967, Reservation_fails = 11612
	L1D_cache_core[3]: Access = 34075, Miss = 20563, Miss_rate = 0.603, Pending_hits = 2094, Reservation_fails = 10096
	L1D_cache_core[4]: Access = 33870, Miss = 19863, Miss_rate = 0.586, Pending_hits = 2222, Reservation_fails = 8870
	L1D_cache_core[5]: Access = 33758, Miss = 20476, Miss_rate = 0.607, Pending_hits = 1985, Reservation_fails = 10710
	L1D_cache_core[6]: Access = 33486, Miss = 19669, Miss_rate = 0.587, Pending_hits = 2206, Reservation_fails = 9274
	L1D_cache_core[7]: Access = 33166, Miss = 19594, Miss_rate = 0.591, Pending_hits = 2743, Reservation_fails = 11697
	L1D_cache_core[8]: Access = 33676, Miss = 20317, Miss_rate = 0.603, Pending_hits = 2280, Reservation_fails = 12646
	L1D_cache_core[9]: Access = 33693, Miss = 20132, Miss_rate = 0.598, Pending_hits = 2305, Reservation_fails = 11596
	L1D_cache_core[10]: Access = 33658, Miss = 19972, Miss_rate = 0.593, Pending_hits = 2139, Reservation_fails = 10391
	L1D_cache_core[11]: Access = 34043, Miss = 20099, Miss_rate = 0.590, Pending_hits = 2294, Reservation_fails = 10277
	L1D_cache_core[12]: Access = 33580, Miss = 20336, Miss_rate = 0.606, Pending_hits = 2263, Reservation_fails = 13464
	L1D_cache_core[13]: Access = 33931, Miss = 20296, Miss_rate = 0.598, Pending_hits = 2403, Reservation_fails = 11135
	L1D_cache_core[14]: Access = 33931, Miss = 20540, Miss_rate = 0.605, Pending_hits = 2139, Reservation_fails = 10138
	L1D_total_cache_accesses = 505910
	L1D_total_cache_misses = 302221
	L1D_total_cache_miss_rate = 0.5974
	L1D_total_cache_pending_hits = 33387
	L1D_total_cache_reservation_fails = 166204
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 183750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 166124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 121716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2989141
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42679
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31312
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376128
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129782
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3031820

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 148562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 113
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17449
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31312
ctas_completed 7844, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25980, 20619, 9765, 9765, 9765, 9765, 9765, 9765, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 
gpgpu_n_tot_thrd_icount = 191824896
gpgpu_n_tot_w_icount = 5994528
gpgpu_n_stall_shd_mem = 329862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 294173
gpgpu_n_mem_write_global = 129782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6018048
gpgpu_n_store_insn = 2076512
gpgpu_n_shmem_insn = 67557984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 70112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18278
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1196007	W0_Idle:7176852	W0_Scoreboard:6625445	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:340926	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3042696	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2353384 {8:294173,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9344304 {72:129782,}
traffic_breakdown_coretomem[INST_ACC_R] = 110624 {8:13828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47067680 {40:1176692,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076512 {8:259564,}
traffic_breakdown_memtocore[INST_ACC_R] = 2212480 {40:55312,}
maxmflatency = 1351 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	822141 	515608 	95252 	3285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12939 	698 	165 	378867 	20921 	17637 	5756 	814 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150576 	196347 	188391 	245107 	501727 	153926 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	807 	312 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       5796      4590      5649      4785      4769      3740      5442      4166      4554      3491      4887      4825      4460      4485      5038      4694
dram[1]:       4644      2908      4781      3259      4544      2674      5204      3131      4054      2658      4680      3390      4154      3250      4308      2837
dram[2]:       4324      5567      4376      5925      3443      4604      3825      5387      3376      4298      4089      4952      3926      4185      4209      4815
dram[3]:       2900      4203      3135      4538      2720      4079      3128      5052      2698      3962      3280      4653      3191      3930      2835      4057
dram[4]:       6459      4588      6178      4904      4951      3719      5334      4137      4527      3421      4770      4960      4530      4294      5206      4581
dram[5]:       4675      2975      4739      3303      4337      2724      4920      3206      4124      2656      4556      3402      4286      3241      4399      2906
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005       907      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       757       870       684       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1344       980       708      1016       658      1182      1011       954       973       772      1165       797      1171       608
dram[3]:        733       749       588       727       958       926       723       962       997       977      1130      1059       934      1056       817       933
dram[4]:        748      1277       930      1306       955       883      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756       724       718       706      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356283 n_nop=1302945 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.07332
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1334444i bk1: 2760a 1332100i bk2: 1822a 1338806i bk3: 2288a 1336399i bk4: 2184a 1333969i bk5: 2796a 1330130i bk6: 1990a 1337720i bk7: 2616a 1334748i bk8: 2250a 1332970i bk9: 3072a 1328834i bk10: 1674a 1339583i bk11: 2224a 1335678i bk12: 1612a 1341433i bk13: 2212a 1336878i bk14: 1392a 1344128i bk15: 1944a 1339998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073320 
total_CMD = 1356283 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1178769 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1356283 
n_nop = 1302945 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002715 
CoL_Bus_Util = 0.036660 
Either_Row_CoL_Bus_Util = 0.039327 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001219 
queue_avg = 0.893674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.893674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356283 n_nop=1297373 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.08227
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1331684i bk1: 2840a 1330472i bk2: 2136a 1335385i bk3: 2296a 1335478i bk4: 2600a 1328280i bk5: 2872a 1327727i bk6: 2510a 1333276i bk7: 2592a 1332374i bk8: 2956a 1326925i bk9: 3128a 1326759i bk10: 2186a 1334928i bk11: 2232a 1335572i bk12: 1968a 1335821i bk13: 2264a 1333919i bk14: 1812a 1340065i bk15: 1952a 1339468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.082275 
total_CMD = 1356283 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1166432 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1356283 
n_nop = 1297373 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.002340 
CoL_Bus_Util = 0.041137 
Either_Row_CoL_Bus_Util = 0.043435 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000985 
queue_avg = 1.094145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09414
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356283 n_nop=1302917 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.07335
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1332737i bk1: 2148a 1334850i bk2: 2308a 1336318i bk3: 1796a 1338150i bk4: 2808a 1331056i bk5: 2174a 1335060i bk6: 2640a 1333950i bk7: 1958a 1337173i bk8: 3078a 1329149i bk9: 2242a 1333741i bk10: 2308a 1336287i bk11: 1592a 1339779i bk12: 2220a 1335808i bk13: 1608a 1340888i bk14: 1972a 1340577i bk15: 1354a 1344042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.073349 
total_CMD = 1356283 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1178890 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1356283 
n_nop = 1302917 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002724 
CoL_Bus_Util = 0.036674 
Either_Row_CoL_Bus_Util = 0.039347 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001293 
queue_avg = 0.871584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.871584
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356283 n_nop=1297309 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.08237
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1329854i bk1: 2522a 1332284i bk2: 2320a 1335536i bk3: 2112a 1336296i bk4: 2872a 1327876i bk5: 2610a 1330382i bk6: 2624a 1333393i bk7: 2482a 1333318i bk8: 3128a 1327483i bk9: 2962a 1325942i bk10: 2320a 1335141i bk11: 2098a 1334308i bk12: 2264a 1334794i bk13: 1984a 1335548i bk14: 1984a 1339330i bk15: 1780a 1339363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.082366 
total_CMD = 1356283 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1166108 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1356283 
n_nop = 1297309 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.002334 
CoL_Bus_Util = 0.041183 
Either_Row_CoL_Bus_Util = 0.043482 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000814 
queue_avg = 1.085278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08528
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356283 n_nop=1303280 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.07296
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1334298i bk1: 2726a 1331904i bk2: 1816a 1338503i bk3: 2284a 1336318i bk4: 2144a 1335382i bk5: 2800a 1330193i bk6: 1976a 1338067i bk7: 2616a 1334358i bk8: 2212a 1333538i bk9: 3074a 1329498i bk10: 1652a 1340271i bk11: 2220a 1335805i bk12: 1600a 1340516i bk13: 2212a 1336386i bk14: 1388a 1344573i bk15: 1940a 1340634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.072961 
total_CMD = 1356283 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1180929 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1356283 
n_nop = 1303280 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002648 
CoL_Bus_Util = 0.036481 
Either_Row_CoL_Bus_Util = 0.039080 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001264 
queue_avg = 0.882617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.882617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356283 n_nop=1297885 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.08164
n_activity=211332 dram_eff=0.524
bk0: 2502a 1332643i bk1: 2728a 1331686i bk2: 2132a 1336469i bk3: 2296a 1335363i bk4: 2590a 1330160i bk5: 2848a 1328503i bk6: 2514a 1333438i bk7: 2592a 1332368i bk8: 2930a 1327335i bk9: 3104a 1326856i bk10: 2110a 1335010i bk11: 2232a 1334209i bk12: 1972a 1335437i bk13: 2240a 1334300i bk14: 1796a 1339703i bk15: 1952a 1340542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.081644 
total_CMD = 1356283 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1169621 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1356283 
n_nop = 1297885 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.002272 
CoL_Bus_Util = 0.040822 
Either_Row_CoL_Bus_Util = 0.043057 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000856 
queue_avg = 1.096933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09693

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114968, Miss = 15912, Miss_rate = 0.138, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 135110, Miss = 19928, Miss_rate = 0.147, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 128578, Miss = 19012, Miss_rate = 0.148, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 119832, Miss = 20176, Miss_rate = 0.168, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 134362, Miss = 20120, Miss_rate = 0.150, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 114920, Miss = 15704, Miss_rate = 0.137, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 119092, Miss = 20352, Miss_rate = 0.171, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 129386, Miss = 18898, Miss_rate = 0.146, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 113662, Miss = 15752, Miss_rate = 0.139, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 134428, Miss = 19880, Miss_rate = 0.148, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 128756, Miss = 18896, Miss_rate = 0.147, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 118504, Miss = 19992, Miss_rate = 0.169, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1491598
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1506
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 869051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43722
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1176692
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 259564
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1491598
icnt_total_pkts_simt_to_mem=567580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1929347
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2058978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 13)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 13)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6673 (34 samples)
	minimum = 5 (34 samples)
	maximum = 214.529 (34 samples)
Network latency average = 19.4702 (34 samples)
	minimum = 5 (34 samples)
	maximum = 211.588 (34 samples)
Flit latency average = 18.6951 (34 samples)
	minimum = 5 (34 samples)
	maximum = 210.912 (34 samples)
Fragmentation average = 0.00165686 (34 samples)
	minimum = 0 (34 samples)
	maximum = 69.3824 (34 samples)
Injected packet rate average = 0.0744802 (34 samples)
	minimum = 0.0280463 (34 samples)
	maximum = 0.197068 (34 samples)
Accepted packet rate average = 0.0744802 (34 samples)
	minimum = 0.0255168 (34 samples)
	maximum = 0.112165 (34 samples)
Injected flit rate average = 0.0794882 (34 samples)
	minimum = 0.036568 (34 samples)
	maximum = 0.197252 (34 samples)
Accepted flit rate average = 0.0794882 (34 samples)
	minimum = 0.0346296 (34 samples)
	maximum = 0.112165 (34 samples)
Injected packet size average = 1.06724 (34 samples)
Accepted packet size average = 1.06724 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 18 sec (378 sec)
gpgpu_simulation_rate = 490799 (inst/sec)
gpgpu_simulation_rate = 2718 (cycle/sec)
gpgpu_silicon_slowdown = 257542x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (20,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 25875
gpu_sim_insn = 393600
gpu_ipc =      15.2116
gpu_tot_sim_cycle = 1053386
gpu_tot_sim_insn = 185915808
gpu_tot_ipc =     176.4935
gpu_tot_issued_cta = 7864
gpu_occupancy = 2.7825% 
gpu_tot_occupancy = 34.4185% 
max_total_param_size = 0
gpu_stall_dramfull = 119112
gpu_stall_icnt2sh    = 250705
partiton_level_parallism =       0.1031
partiton_level_parallism_total  =       0.4181
partiton_level_parallism_util =       1.0854
partiton_level_parallism_util_total  =       1.7959
L2_BW  =       8.1687 GB/Sec
L2_BW_total  =      31.9191 GB/Sec
gpu_total_sim_rate=486690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3044020
	L1I_total_cache_misses = 44238
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31312
L1D_cache:
	L1D_cache_core[0]: Access = 33833, Miss = 20402, Miss_rate = 0.603, Pending_hits = 2242, Reservation_fails = 12024
	L1D_cache_core[1]: Access = 33689, Miss = 20072, Miss_rate = 0.596, Pending_hits = 2137, Reservation_fails = 12274
	L1D_cache_core[2]: Access = 33995, Miss = 20130, Miss_rate = 0.592, Pending_hits = 1983, Reservation_fails = 11612
	L1D_cache_core[3]: Access = 34233, Miss = 20643, Miss_rate = 0.603, Pending_hits = 2110, Reservation_fails = 10096
	L1D_cache_core[4]: Access = 33949, Miss = 19911, Miss_rate = 0.586, Pending_hits = 2222, Reservation_fails = 8870
	L1D_cache_core[5]: Access = 33837, Miss = 20524, Miss_rate = 0.607, Pending_hits = 1985, Reservation_fails = 10710
	L1D_cache_core[6]: Access = 33565, Miss = 19717, Miss_rate = 0.587, Pending_hits = 2206, Reservation_fails = 9274
	L1D_cache_core[7]: Access = 33245, Miss = 19642, Miss_rate = 0.591, Pending_hits = 2743, Reservation_fails = 11697
	L1D_cache_core[8]: Access = 33755, Miss = 20365, Miss_rate = 0.603, Pending_hits = 2280, Reservation_fails = 12646
	L1D_cache_core[9]: Access = 33772, Miss = 20180, Miss_rate = 0.598, Pending_hits = 2305, Reservation_fails = 11596
	L1D_cache_core[10]: Access = 33737, Miss = 20020, Miss_rate = 0.593, Pending_hits = 2139, Reservation_fails = 10391
	L1D_cache_core[11]: Access = 34122, Miss = 20147, Miss_rate = 0.590, Pending_hits = 2294, Reservation_fails = 10277
	L1D_cache_core[12]: Access = 33659, Miss = 20384, Miss_rate = 0.606, Pending_hits = 2263, Reservation_fails = 13464
	L1D_cache_core[13]: Access = 34010, Miss = 20344, Miss_rate = 0.598, Pending_hits = 2403, Reservation_fails = 11135
	L1D_cache_core[14]: Access = 34089, Miss = 20627, Miss_rate = 0.605, Pending_hits = 2155, Reservation_fails = 10138
	L1D_total_cache_accesses = 507490
	L1D_total_cache_misses = 303108
	L1D_total_cache_miss_rate = 0.5973
	L1D_total_cache_pending_hits = 33467
	L1D_total_cache_reservation_fails = 166204
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 183930
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 166124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2999782
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 44238
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31312
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 377088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 130402
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3044020

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 148562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 113
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17449
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31312
ctas_completed 7864, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27186, 21825, 9765, 9765, 9765, 9765, 9765, 9765, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 
gpgpu_n_tot_thrd_icount = 192596736
gpgpu_n_tot_w_icount = 6018648
gpgpu_n_stall_shd_mem = 334342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295053
gpgpu_n_mem_write_global = 130402
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6033408
gpgpu_n_store_insn = 2086432
gpgpu_n_shmem_insn = 67685344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5855232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18278
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1199730	W0_Idle:7666224	W0_Scoreboard:6878436	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5622486
single_issue_nums: WS0:3060786	WS1:2957862	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2360424 {8:295053,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9388944 {72:130402,}
traffic_breakdown_coretomem[INST_ACC_R] = 119976 {8:14997,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47208480 {40:1180212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2086432 {8:260804,}
traffic_breakdown_memtocore[INST_ACC_R] = 2399520 {40:59988,}
maxmflatency = 1351 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 62 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	826901 	515608 	95252 	3285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14071 	730 	170 	380367 	20921 	17637 	5756 	814 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	154739 	196942 	188393 	245107 	501727 	153926 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	834 	312 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       5796      4602      5649      4798      4769      3749      5442      4176      4554      3499      4887      4833      4460      4491      5067      4775
dram[1]:       4644      2908      4781      3259      4544      2674      5204      3131      4054      2658      4680      3390      4154      3250      4328      2877
dram[2]:       4335      5567      4388      5925      3453      4604      3836      5387      3385      4298      4097      4952      3932      4185      4281      4849
dram[3]:       2900      4203      3135      4538      2720      4079      3128      5052      2698      3962      3280      4653      3191      3930      2871      4081
dram[4]:       6459      4600      6178      4916      4951      3729      5334      4147      4527      3430      4770      4969      4530      4300      5235      4656
dram[5]:       4675      2975      4739      3303      4337      2724      4920      3206      4124      2656      4556      3402      4286      3241      4419      2946
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005       907      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       757       870       684       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1344       980       708      1016       658      1182      1011       954       973       772      1165       797      1171       608
dram[3]:        733       749       588       727       958       926       723       962       997       977      1130      1059       934      1056       817       933
dram[4]:        748      1277       930      1306       955       883      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756       724       718       706      1022       948       971       852       964       974      1081      1087      1087       983      1005       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390437 n_nop=1337099 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.07152
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1368598i bk1: 2760a 1366254i bk2: 1822a 1372960i bk3: 2288a 1370553i bk4: 2184a 1368123i bk5: 2796a 1364284i bk6: 1990a 1371874i bk7: 2616a 1368902i bk8: 2250a 1367124i bk9: 3072a 1362988i bk10: 1674a 1373737i bk11: 2224a 1369832i bk12: 1612a 1375587i bk13: 2212a 1371032i bk14: 1392a 1378282i bk15: 1944a 1374152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071519 
total_CMD = 1390437 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1212923 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1390437 
n_nop = 1337099 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002648 
CoL_Bus_Util = 0.035759 
Either_Row_CoL_Bus_Util = 0.038361 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001219 
queue_avg = 0.871722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.871722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390437 n_nop=1331527 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.08025
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1365838i bk1: 2840a 1364626i bk2: 2136a 1369539i bk3: 2296a 1369632i bk4: 2600a 1362434i bk5: 2872a 1361881i bk6: 2510a 1367430i bk7: 2592a 1366528i bk8: 2956a 1361079i bk9: 3128a 1360913i bk10: 2186a 1369082i bk11: 2232a 1369726i bk12: 1968a 1369975i bk13: 2264a 1368073i bk14: 1812a 1374219i bk15: 1952a 1373622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.080254 
total_CMD = 1390437 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1200586 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1390437 
n_nop = 1331527 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.002283 
CoL_Bus_Util = 0.040127 
Either_Row_CoL_Bus_Util = 0.042368 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000985 
queue_avg = 1.067269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390437 n_nop=1337071 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.07155
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1366891i bk1: 2148a 1369004i bk2: 2308a 1370472i bk3: 1796a 1372304i bk4: 2808a 1365210i bk5: 2174a 1369214i bk6: 2640a 1368104i bk7: 1958a 1371327i bk8: 3078a 1363303i bk9: 2242a 1367895i bk10: 2308a 1370441i bk11: 1592a 1373933i bk12: 2220a 1369962i bk13: 1608a 1375042i bk14: 1972a 1374731i bk15: 1354a 1378196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.071547 
total_CMD = 1390437 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1213044 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1390437 
n_nop = 1337071 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002657 
CoL_Bus_Util = 0.035774 
Either_Row_CoL_Bus_Util = 0.038381 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001293 
queue_avg = 0.850175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850175
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390437 n_nop=1331463 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.08034
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1364008i bk1: 2522a 1366438i bk2: 2320a 1369690i bk3: 2112a 1370450i bk4: 2872a 1362030i bk5: 2610a 1364536i bk6: 2624a 1367547i bk7: 2482a 1367472i bk8: 3128a 1361637i bk9: 2962a 1360096i bk10: 2320a 1369295i bk11: 2098a 1368462i bk12: 2264a 1368948i bk13: 1984a 1369702i bk14: 1984a 1373484i bk15: 1780a 1373517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.080343 
total_CMD = 1390437 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1200262 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1390437 
n_nop = 1331463 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.002277 
CoL_Bus_Util = 0.040172 
Either_Row_CoL_Bus_Util = 0.042414 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000814 
queue_avg = 1.058620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390437 n_nop=1337434 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.07117
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1368452i bk1: 2726a 1366058i bk2: 1816a 1372657i bk3: 2284a 1370472i bk4: 2144a 1369536i bk5: 2800a 1364347i bk6: 1976a 1372221i bk7: 2616a 1368512i bk8: 2212a 1367692i bk9: 3074a 1363652i bk10: 1652a 1374425i bk11: 2220a 1369959i bk12: 1600a 1374670i bk13: 2212a 1370540i bk14: 1388a 1378727i bk15: 1940a 1374788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.071169 
total_CMD = 1390437 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1215083 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1390437 
n_nop = 1337434 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.035584 
Either_Row_CoL_Bus_Util = 0.038120 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001264 
queue_avg = 0.860937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.860937
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390437 n_nop=1332039 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.07964
n_activity=211332 dram_eff=0.524
bk0: 2502a 1366797i bk1: 2728a 1365840i bk2: 2132a 1370623i bk3: 2296a 1369517i bk4: 2590a 1364314i bk5: 2848a 1362657i bk6: 2514a 1367592i bk7: 2592a 1366522i bk8: 2930a 1361489i bk9: 3104a 1361010i bk10: 2110a 1369164i bk11: 2232a 1368363i bk12: 1972a 1369591i bk13: 2240a 1368454i bk14: 1796a 1373857i bk15: 1952a 1374696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.079638 
total_CMD = 1390437 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1203775 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1390437 
n_nop = 1332039 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.002217 
CoL_Bus_Util = 0.039819 
Either_Row_CoL_Bus_Util = 0.042000 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000856 
queue_avg = 1.069989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115508, Miss = 15912, Miss_rate = 0.138, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 136706, Miss = 19928, Miss_rate = 0.146, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 129058, Miss = 19012, Miss_rate = 0.147, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 120568, Miss = 20176, Miss_rate = 0.167, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 135784, Miss = 20120, Miss_rate = 0.148, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 115416, Miss = 15704, Miss_rate = 0.136, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 119692, Miss = 20352, Miss_rate = 0.170, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 129882, Miss = 18898, Miss_rate = 0.146, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 114142, Miss = 15752, Miss_rate = 0.138, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 135866, Miss = 19880, Miss_rate = 0.146, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 129292, Miss = 18896, Miss_rate = 0.146, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 119120, Miss = 19992, Miss_rate = 0.168, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1501034
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1496
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 872571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 257222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48398
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180212
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 260804
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 59988
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1501034
icnt_total_pkts_simt_to_mem=570869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.21462
	minimum = 5
	maximum = 18
Network latency average = 5.20562
	minimum = 5
	maximum = 18
Slowest packet = 1929408
Flit latency average = 5.17077
	minimum = 5
	maximum = 18
Slowest flit = 2059190
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0173269
	minimum = 0.00602899 (at node 13)
	maximum = 0.0616812 (at node 16)
Accepted packet rate average = 0.0173269
	minimum = 0.00502415 (at node 17)
	maximum = 0.0292174 (at node 0)
Injected flit rate average = 0.0182143
	minimum = 0.00722705 (at node 13)
	maximum = 0.0616812 (at node 16)
Accepted flit rate average= 0.0182143
	minimum = 0.0057971 (at node 17)
	maximum = 0.0292174 (at node 0)
Injected packet length average = 1.05122
Accepted packet length average = 1.05122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2258 (35 samples)
	minimum = 5 (35 samples)
	maximum = 208.914 (35 samples)
Network latency average = 19.0626 (35 samples)
	minimum = 5 (35 samples)
	maximum = 206.057 (35 samples)
Flit latency average = 18.3087 (35 samples)
	minimum = 5 (35 samples)
	maximum = 205.4 (35 samples)
Fragmentation average = 0.00160953 (35 samples)
	minimum = 0 (35 samples)
	maximum = 67.4 (35 samples)
Injected packet rate average = 0.0728472 (35 samples)
	minimum = 0.0274172 (35 samples)
	maximum = 0.1932 (35 samples)
Accepted packet rate average = 0.0728472 (35 samples)
	minimum = 0.0249313 (35 samples)
	maximum = 0.109795 (35 samples)
Injected flit rate average = 0.0777376 (35 samples)
	minimum = 0.0357297 (35 samples)
	maximum = 0.193378 (35 samples)
Accepted flit rate average = 0.0777376 (35 samples)
	minimum = 0.0338058 (35 samples)
	maximum = 0.109795 (35 samples)
Injected packet size average = 1.06713 (35 samples)
Accepted packet size average = 1.06713 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 22 sec (382 sec)
gpgpu_simulation_rate = 486690 (inst/sec)
gpgpu_simulation_rate = 2757 (cycle/sec)
gpgpu_silicon_slowdown = 253899x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (20,20,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 17081
gpu_sim_insn = 9523200
gpu_ipc =     557.5317
gpu_tot_sim_cycle = 1070467
gpu_tot_sim_insn = 195439008
gpu_tot_ipc =     182.5736
gpu_tot_issued_cta = 8264
gpu_occupancy = 76.7548% 
gpu_tot_occupancy = 35.3723% 
max_total_param_size = 0
gpu_stall_dramfull = 123599
gpu_stall_icnt2sh    = 270075
partiton_level_parallism =       1.2767
partiton_level_parallism_total  =       0.4318
partiton_level_parallism_util =       1.9232
partiton_level_parallism_util_total  =       1.8015
L2_BW  =      97.6048 GB/Sec
L2_BW_total  =      32.9672 GB/Sec
gpu_total_sim_rate=489822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3194420
	L1I_total_cache_misses = 45810
	L1I_total_cache_miss_rate = 0.0143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32922
L1D_cache:
	L1D_cache_core[0]: Access = 35497, Miss = 21453, Miss_rate = 0.604, Pending_hits = 2355, Reservation_fails = 13228
	L1D_cache_core[1]: Access = 35353, Miss = 21118, Miss_rate = 0.597, Pending_hits = 2213, Reservation_fails = 12890
	L1D_cache_core[2]: Access = 35787, Miss = 21156, Miss_rate = 0.591, Pending_hits = 2137, Reservation_fails = 11775
	L1D_cache_core[3]: Access = 35961, Miss = 21655, Miss_rate = 0.602, Pending_hits = 2194, Reservation_fails = 10217
	L1D_cache_core[4]: Access = 35613, Miss = 20957, Miss_rate = 0.588, Pending_hits = 2379, Reservation_fails = 9226
	L1D_cache_core[5]: Access = 35565, Miss = 21609, Miss_rate = 0.608, Pending_hits = 2130, Reservation_fails = 11201
	L1D_cache_core[6]: Access = 35229, Miss = 20785, Miss_rate = 0.590, Pending_hits = 2274, Reservation_fails = 9761
	L1D_cache_core[7]: Access = 34973, Miss = 20729, Miss_rate = 0.593, Pending_hits = 2834, Reservation_fails = 12326
	L1D_cache_core[8]: Access = 35483, Miss = 21454, Miss_rate = 0.605, Pending_hits = 2448, Reservation_fails = 13212
	L1D_cache_core[9]: Access = 35500, Miss = 21254, Miss_rate = 0.599, Pending_hits = 2383, Reservation_fails = 11624
	L1D_cache_core[10]: Access = 35401, Miss = 20988, Miss_rate = 0.593, Pending_hits = 2263, Reservation_fails = 10396
	L1D_cache_core[11]: Access = 35786, Miss = 21179, Miss_rate = 0.592, Pending_hits = 2389, Reservation_fails = 10354
	L1D_cache_core[12]: Access = 35387, Miss = 21370, Miss_rate = 0.604, Pending_hits = 2381, Reservation_fails = 13570
	L1D_cache_core[13]: Access = 35674, Miss = 21442, Miss_rate = 0.601, Pending_hits = 2490, Reservation_fails = 11405
	L1D_cache_core[14]: Access = 35881, Miss = 21688, Miss_rate = 0.604, Pending_hits = 2254, Reservation_fails = 10563
	L1D_total_cache_accesses = 533090
	L1D_total_cache_misses = 318837
	L1D_total_cache_miss_rate = 0.5981
	L1D_total_cache_pending_hits = 35124
	L1D_total_cache_reservation_fails = 171748
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193530
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 171668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3148610
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 45810
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32922
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136802
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3194420

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 154098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32922
ctas_completed 8264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27744, 22383, 10323, 10323, 10323, 10323, 10323, 10323, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 
gpgpu_n_tot_thrd_icount = 202119936
gpgpu_n_tot_w_icount = 6316248
gpgpu_n_stall_shd_mem = 348186
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 310385
gpgpu_n_mem_write_global = 136802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340608
gpgpu_n_store_insn = 2188832
gpgpu_n_shmem_insn = 71166944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19322
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1262232	W0_Idle:7672883	W0_Scoreboard:7013285	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3209586	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2483080 {8:310385,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9849744 {72:136802,}
traffic_breakdown_coretomem[INST_ACC_R] = 120576 {8:15072,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49661600 {40:1241540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2188832 {8:273604,}
traffic_breakdown_memtocore[INST_ACC_R] = 2411520 {40:60288,}
maxmflatency = 1372 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	869060 	542459 	99525 	4130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14132 	742 	170 	399637 	21927 	18805 	6046 	814 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158747 	205270 	196269 	254932 	533635 	166109 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	853 	324 	22 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       5877      5014      5732      5392      4835      4152      5507      4394      4610      3656      4941      4982      4501      4625      5566      5340
dram[1]:       4715      3097      4849      3534      4594      2852      5253      3321      4094      2795      4721      3510      4188      3350      4638      4185
dram[2]:       4779      5639      5044      6002      3964      4674      4124      5457      3583      4355      4264      5005      4061      4227      4896      5527
dram[3]:       3093      4274      3393      4612      2886      4133      3282      5101      2812      4004      3367      4693      3265      3964      3939      4477
dram[4]:       6545      5051      6262      5589      5020      4206      5403      4511      4584      3690      4823      5220      4573      4495      5749      5549
dram[5]:       4750      3170      4810      3578      4390      2903      4968      3391      4166      2792      4596      3511      4319      3326      4725      4233
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       784       870       785       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        733       749       670       727       958       926       723       962       997       977      1130      1059       934      1056       818       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756       724       718       706      1022       948       971       852       964       974      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412983 n_nop=1359645 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.07038
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1391144i bk1: 2760a 1388800i bk2: 1822a 1395506i bk3: 2288a 1393099i bk4: 2184a 1390669i bk5: 2796a 1386830i bk6: 1990a 1394420i bk7: 2616a 1391448i bk8: 2250a 1389670i bk9: 3072a 1385534i bk10: 1674a 1396283i bk11: 2224a 1392378i bk12: 1612a 1398133i bk13: 2212a 1393578i bk14: 1392a 1400828i bk15: 1944a 1396698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070377 
total_CMD = 1412983 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1235469 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1412983 
n_nop = 1359645 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002606 
CoL_Bus_Util = 0.035189 
Either_Row_CoL_Bus_Util = 0.037749 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001219 
queue_avg = 0.857813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.857813
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412983 n_nop=1354073 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.07897
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1388384i bk1: 2840a 1387172i bk2: 2136a 1392085i bk3: 2296a 1392178i bk4: 2600a 1384980i bk5: 2872a 1384427i bk6: 2510a 1389976i bk7: 2592a 1389074i bk8: 2956a 1383625i bk9: 3128a 1383459i bk10: 2186a 1391628i bk11: 2232a 1392272i bk12: 1968a 1392521i bk13: 2264a 1390619i bk14: 1812a 1396765i bk15: 1952a 1396168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.078973 
total_CMD = 1412983 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1223132 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1412983 
n_nop = 1354073 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.002246 
CoL_Bus_Util = 0.039487 
Either_Row_CoL_Bus_Util = 0.041692 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000985 
queue_avg = 1.050239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05024
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412983 n_nop=1359617 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.07041
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1389437i bk1: 2148a 1391550i bk2: 2308a 1393018i bk3: 1796a 1394850i bk4: 2808a 1387756i bk5: 2174a 1391760i bk6: 2640a 1390650i bk7: 1958a 1393873i bk8: 3078a 1385849i bk9: 2242a 1390441i bk10: 2308a 1392987i bk11: 1592a 1396479i bk12: 2220a 1392508i bk13: 1608a 1397588i bk14: 1972a 1397277i bk15: 1354a 1400742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.070406 
total_CMD = 1412983 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1235590 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1412983 
n_nop = 1359617 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002614 
CoL_Bus_Util = 0.035203 
Either_Row_CoL_Bus_Util = 0.037768 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001293 
queue_avg = 0.836609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.836609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412983 n_nop=1354009 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.07906
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1386554i bk1: 2522a 1388984i bk2: 2320a 1392236i bk3: 2112a 1392996i bk4: 2872a 1384576i bk5: 2610a 1387082i bk6: 2624a 1390093i bk7: 2482a 1390018i bk8: 3128a 1384183i bk9: 2962a 1382642i bk10: 2320a 1391841i bk11: 2098a 1391008i bk12: 2264a 1391494i bk13: 1984a 1392248i bk14: 1984a 1396030i bk15: 1780a 1396063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.079061 
total_CMD = 1412983 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1222808 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1412983 
n_nop = 1354009 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.002241 
CoL_Bus_Util = 0.039531 
Either_Row_CoL_Bus_Util = 0.041737 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000814 
queue_avg = 1.041728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04173
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412983 n_nop=1359980 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.07003
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1390998i bk1: 2726a 1388604i bk2: 1816a 1395203i bk3: 2284a 1393018i bk4: 2144a 1392082i bk5: 2800a 1386893i bk6: 1976a 1394767i bk7: 2616a 1391058i bk8: 2212a 1390238i bk9: 3074a 1386198i bk10: 1652a 1396971i bk11: 2220a 1392505i bk12: 1600a 1397216i bk13: 2212a 1393086i bk14: 1388a 1401273i bk15: 1940a 1397334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.070033 
total_CMD = 1412983 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1237629 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1412983 
n_nop = 1359980 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002542 
CoL_Bus_Util = 0.035017 
Either_Row_CoL_Bus_Util = 0.037511 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001264 
queue_avg = 0.847200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.8472
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412983 n_nop=1354585 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.07837
n_activity=211332 dram_eff=0.524
bk0: 2502a 1389343i bk1: 2728a 1388386i bk2: 2132a 1393169i bk3: 2296a 1392063i bk4: 2590a 1386860i bk5: 2848a 1385203i bk6: 2514a 1390138i bk7: 2592a 1389068i bk8: 2930a 1384035i bk9: 3104a 1383556i bk10: 2110a 1391710i bk11: 2232a 1390909i bk12: 1972a 1392137i bk13: 2240a 1391000i bk14: 1796a 1396403i bk15: 1952a 1397242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.078368 
total_CMD = 1412983 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1226321 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1412983 
n_nop = 1354585 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.002181 
CoL_Bus_Util = 0.039184 
Either_Row_CoL_Bus_Util = 0.041330 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000856 
queue_avg = 1.052916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119260, Miss = 15912, Miss_rate = 0.133, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 146042, Miss = 19928, Miss_rate = 0.136, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 132682, Miss = 19012, Miss_rate = 0.143, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 128380, Miss = 20176, Miss_rate = 0.157, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 145184, Miss = 20120, Miss_rate = 0.139, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 119524, Miss = 15704, Miss_rate = 0.131, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 127292, Miss = 20352, Miss_rate = 0.160, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 133826, Miss = 18898, Miss_rate = 0.141, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 117914, Miss = 15752, Miss_rate = 0.134, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 145498, Miss = 19880, Miss_rate = 0.137, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 132916, Miss = 18896, Miss_rate = 0.142, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 126944, Miss = 19992, Miss_rate = 0.157, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1575462
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1426
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 933899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48698
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1241540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 273604
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1575462
icnt_total_pkts_simt_to_mem=599076
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.0644
	minimum = 5
	maximum = 333
Network latency average = 56.4233
	minimum = 5
	maximum = 332
Slowest packet = 1957368
Flit latency average = 53.425
	minimum = 5
	maximum = 331
Slowest flit = 2088429
Fragmentation average = 0.000280563
	minimum = 0
	maximum = 27
Injected packet rate average = 0.208668
	minimum = 0.079445 (at node 10)
	maximum = 0.563901 (at node 24)
Accepted packet rate average = 0.208668
	minimum = 0.0655699 (at node 17)
	maximum = 0.303729 (at node 13)
Injected flit rate average = 0.222545
	minimum = 0.1038 (at node 10)
	maximum = 0.563901 (at node 24)
Accepted flit rate average= 0.222545
	minimum = 0.090627 (at node 17)
	maximum = 0.303729 (at node 13)
Injected packet length average = 1.0665
Accepted packet length average = 1.0665
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3602 (36 samples)
	minimum = 5 (36 samples)
	maximum = 212.361 (36 samples)
Network latency average = 20.1004 (36 samples)
	minimum = 5 (36 samples)
	maximum = 209.556 (36 samples)
Flit latency average = 19.2842 (36 samples)
	minimum = 5 (36 samples)
	maximum = 208.889 (36 samples)
Fragmentation average = 0.00157261 (36 samples)
	minimum = 0 (36 samples)
	maximum = 66.2778 (36 samples)
Injected packet rate average = 0.07662 (36 samples)
	minimum = 0.0288624 (36 samples)
	maximum = 0.203497 (36 samples)
Accepted packet rate average = 0.07662 (36 samples)
	minimum = 0.0260602 (36 samples)
	maximum = 0.115182 (36 samples)
Injected flit rate average = 0.08176 (36 samples)
	minimum = 0.0376205 (36 samples)
	maximum = 0.203671 (36 samples)
Accepted flit rate average = 0.08176 (36 samples)
	minimum = 0.0353841 (36 samples)
	maximum = 0.115182 (36 samples)
Injected packet size average = 1.06708 (36 samples)
Accepted packet size average = 1.06708 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 39 sec (399 sec)
gpgpu_simulation_rate = 489822 (inst/sec)
gpgpu_simulation_rate = 2682 (cycle/sec)
gpgpu_silicon_slowdown = 260999x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1096922
gpu_tot_sim_insn = 195458888
gpu_tot_ipc =     178.1885
gpu_tot_issued_cta = 8265
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.2934% 
max_total_param_size = 0
gpu_stall_dramfull = 123599
gpu_stall_icnt2sh    = 270075
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4215
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8014
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      32.1751 GB/Sec
gpu_total_sim_rate=487428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3196092
	L1I_total_cache_misses = 45822
	L1I_total_cache_miss_rate = 0.0143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32922
L1D_cache:
	L1D_cache_core[0]: Access = 35497, Miss = 21453, Miss_rate = 0.604, Pending_hits = 2355, Reservation_fails = 13228
	L1D_cache_core[1]: Access = 35353, Miss = 21118, Miss_rate = 0.597, Pending_hits = 2213, Reservation_fails = 12890
	L1D_cache_core[2]: Access = 35787, Miss = 21156, Miss_rate = 0.591, Pending_hits = 2137, Reservation_fails = 11775
	L1D_cache_core[3]: Access = 35961, Miss = 21655, Miss_rate = 0.602, Pending_hits = 2194, Reservation_fails = 10217
	L1D_cache_core[4]: Access = 35613, Miss = 20957, Miss_rate = 0.588, Pending_hits = 2379, Reservation_fails = 9226
	L1D_cache_core[5]: Access = 35565, Miss = 21609, Miss_rate = 0.608, Pending_hits = 2130, Reservation_fails = 11201
	L1D_cache_core[6]: Access = 35229, Miss = 20785, Miss_rate = 0.590, Pending_hits = 2274, Reservation_fails = 9761
	L1D_cache_core[7]: Access = 34973, Miss = 20729, Miss_rate = 0.593, Pending_hits = 2834, Reservation_fails = 12326
	L1D_cache_core[8]: Access = 35483, Miss = 21454, Miss_rate = 0.605, Pending_hits = 2448, Reservation_fails = 13212
	L1D_cache_core[9]: Access = 35500, Miss = 21254, Miss_rate = 0.599, Pending_hits = 2383, Reservation_fails = 11624
	L1D_cache_core[10]: Access = 35401, Miss = 20988, Miss_rate = 0.593, Pending_hits = 2263, Reservation_fails = 10396
	L1D_cache_core[11]: Access = 35786, Miss = 21179, Miss_rate = 0.592, Pending_hits = 2389, Reservation_fails = 10354
	L1D_cache_core[12]: Access = 35387, Miss = 21370, Miss_rate = 0.604, Pending_hits = 2381, Reservation_fails = 13570
	L1D_cache_core[13]: Access = 35674, Miss = 21442, Miss_rate = 0.601, Pending_hits = 2490, Reservation_fails = 11405
	L1D_cache_core[14]: Access = 35912, Miss = 21704, Miss_rate = 0.604, Pending_hits = 2254, Reservation_fails = 10563
	L1D_total_cache_accesses = 533121
	L1D_total_cache_misses = 318853
	L1D_total_cache_miss_rate = 0.5981
	L1D_total_cache_pending_hits = 35124
	L1D_total_cache_reservation_fails = 171748
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193536
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 171668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193446
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3150270
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 45822
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32922
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136817
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3196092

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 154098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32922
ctas_completed 8265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27744, 22383, 10323, 10323, 10323, 10323, 10323, 10323, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 
gpgpu_n_tot_thrd_icount = 202214304
gpgpu_n_tot_w_icount = 6319197
gpgpu_n_stall_shd_mem = 348690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 310401
gpgpu_n_mem_write_global = 136817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340864
gpgpu_n_store_insn = 2189072
gpgpu_n_shmem_insn = 71171640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75096
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19322
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1262232	W0_Idle:7703072	W0_Scoreboard:7033055	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:364817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3212535	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2483208 {8:310401,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9850824 {72:136817,}
traffic_breakdown_coretomem[INST_ACC_R] = 120672 {8:15084,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49664160 {40:1241604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2189072 {8:273634,}
traffic_breakdown_memtocore[INST_ACC_R] = 2413440 {40:60336,}
maxmflatency = 1372 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	869154 	542459 	99525 	4130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14144 	742 	170 	399668 	21927 	18805 	6046 	814 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158841 	205270 	196269 	254932 	533635 	166109 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	863 	324 	22 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       5877      5014      5732      5392      4835      4152      5507      4394      4610      3656      4941      4982      4501      4625      5566      5340
dram[1]:       4715      3100      4849      3534      4594      2852      5253      3321      4094      2795      4721      3510      4188      3350      4638      4185
dram[2]:       4779      5639      5044      6002      3964      4674      4124      5457      3583      4355      4264      5005      4061      4227      4896      5527
dram[3]:       3097      4274      3393      4612      2886      4133      3282      5101      2812      4004      3367      4693      3265      3964      3939      4477
dram[4]:       6545      5051      6262      5589      5020      4206      5403      4511      4584      3690      4823      5220      4573      4495      5749      5549
dram[5]:       4750      3174      4810      3578      4390      2903      4968      3391      4166      2792      4596      3511      4319      3326      4725      4233
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       784       870       785       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        733       749       670       727       958       926       723       962       997       977      1130      1059       934      1056       818       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756       724       718       706      1022       948       971       852       964       974      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447903 n_nop=1394565 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.06868
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1426064i bk1: 2760a 1423720i bk2: 1822a 1430426i bk3: 2288a 1428019i bk4: 2184a 1425589i bk5: 2796a 1421750i bk6: 1990a 1429340i bk7: 2616a 1426368i bk8: 2250a 1424590i bk9: 3072a 1420454i bk10: 1674a 1431203i bk11: 2224a 1427298i bk12: 1612a 1433053i bk13: 2212a 1428498i bk14: 1392a 1435748i bk15: 1944a 1431618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068680 
total_CMD = 1447903 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1270389 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1447903 
n_nop = 1394565 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002543 
CoL_Bus_Util = 0.034340 
Either_Row_CoL_Bus_Util = 0.036838 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001219 
queue_avg = 0.837124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.837124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447903 n_nop=1388993 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.07707
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1423304i bk1: 2840a 1422092i bk2: 2136a 1427005i bk3: 2296a 1427098i bk4: 2600a 1419900i bk5: 2872a 1419347i bk6: 2510a 1424896i bk7: 2592a 1423994i bk8: 2956a 1418545i bk9: 3128a 1418379i bk10: 2186a 1426548i bk11: 2232a 1427192i bk12: 1968a 1427441i bk13: 2264a 1425539i bk14: 1812a 1431685i bk15: 1952a 1431088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.077069 
total_CMD = 1447903 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1258052 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1447903 
n_nop = 1388993 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.002192 
CoL_Bus_Util = 0.038534 
Either_Row_CoL_Bus_Util = 0.040686 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000985 
queue_avg = 1.024910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02491
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447903 n_nop=1394537 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.06871
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1424357i bk1: 2148a 1426470i bk2: 2308a 1427938i bk3: 1796a 1429770i bk4: 2808a 1422676i bk5: 2174a 1426680i bk6: 2640a 1425570i bk7: 1958a 1428793i bk8: 3078a 1420769i bk9: 2242a 1425361i bk10: 2308a 1427907i bk11: 1592a 1431399i bk12: 2220a 1427428i bk13: 1608a 1432508i bk14: 1972a 1432197i bk15: 1354a 1435662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.068708 
total_CMD = 1447903 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1270510 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1447903 
n_nop = 1394537 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002551 
CoL_Bus_Util = 0.034354 
Either_Row_CoL_Bus_Util = 0.036857 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001293 
queue_avg = 0.816432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.816432
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447903 n_nop=1388929 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.07715
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1421474i bk1: 2522a 1423904i bk2: 2320a 1427156i bk3: 2112a 1427916i bk4: 2872a 1419496i bk5: 2610a 1422002i bk6: 2624a 1425013i bk7: 2482a 1424938i bk8: 3128a 1419103i bk9: 2962a 1417562i bk10: 2320a 1426761i bk11: 2098a 1425928i bk12: 2264a 1426414i bk13: 1984a 1427168i bk14: 1984a 1430950i bk15: 1780a 1430983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.077154 
total_CMD = 1447903 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1257728 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1447903 
n_nop = 1388929 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.002187 
CoL_Bus_Util = 0.038577 
Either_Row_CoL_Bus_Util = 0.040731 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.000814 
queue_avg = 1.016604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0166
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447903 n_nop=1394900 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.06834
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1425918i bk1: 2726a 1423524i bk2: 1816a 1430123i bk3: 2284a 1427938i bk4: 2144a 1427002i bk5: 2800a 1421813i bk6: 1976a 1429687i bk7: 2616a 1425978i bk8: 2212a 1425158i bk9: 3074a 1421118i bk10: 1652a 1431891i bk11: 2220a 1427425i bk12: 1600a 1432136i bk13: 2212a 1428006i bk14: 1388a 1436193i bk15: 1940a 1432254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.068344 
total_CMD = 1447903 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1272549 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1447903 
n_nop = 1394900 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002481 
CoL_Bus_Util = 0.034172 
Either_Row_CoL_Bus_Util = 0.036607 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001264 
queue_avg = 0.826767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.826767
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447903 n_nop=1389505 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.07648
n_activity=211332 dram_eff=0.524
bk0: 2502a 1424263i bk1: 2728a 1423306i bk2: 2132a 1428089i bk3: 2296a 1426983i bk4: 2590a 1421780i bk5: 2848a 1420123i bk6: 2514a 1425058i bk7: 2592a 1423988i bk8: 2930a 1418955i bk9: 3104a 1418476i bk10: 2110a 1426630i bk11: 2232a 1425829i bk12: 1972a 1427057i bk13: 2240a 1425920i bk14: 1796a 1431323i bk15: 1952a 1432162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.076477 
total_CMD = 1447903 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1261241 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1447903 
n_nop = 1389505 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.002129 
CoL_Bus_Util = 0.038239 
Either_Row_CoL_Bus_Util = 0.040333 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000856 
queue_avg = 1.027522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119268, Miss = 15912, Miss_rate = 0.133, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 146042, Miss = 19928, Miss_rate = 0.136, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 132690, Miss = 19012, Miss_rate = 0.143, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 128410, Miss = 20176, Miss_rate = 0.157, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 145192, Miss = 20120, Miss_rate = 0.139, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 119524, Miss = 15704, Miss_rate = 0.131, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 127334, Miss = 20352, Miss_rate = 0.160, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 133826, Miss = 18898, Miss_rate = 0.141, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 117922, Miss = 15752, Miss_rate = 0.134, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 145498, Miss = 19880, Miss_rate = 0.137, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 132924, Miss = 18896, Miss_rate = 0.142, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 126974, Miss = 19992, Miss_rate = 0.157, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1575604
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1426
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 933963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48746
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1241604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 273634
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1575604
icnt_total_pkts_simt_to_mem=599134
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2037872
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2174538
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 14)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 14)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 14)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9262 (37 samples)
	minimum = 5 (37 samples)
	maximum = 206.946 (37 samples)
Network latency average = 19.6945 (37 samples)
	minimum = 5 (37 samples)
	maximum = 204.054 (37 samples)
Flit latency average = 18.8981 (37 samples)
	minimum = 5 (37 samples)
	maximum = 203.378 (37 samples)
Fragmentation average = 0.00153011 (37 samples)
	minimum = 0 (37 samples)
	maximum = 64.4865 (37 samples)
Injected packet rate average = 0.0745562 (37 samples)
	minimum = 0.0280824 (37 samples)
	maximum = 0.198041 (37 samples)
Accepted packet rate average = 0.0745562 (37 samples)
	minimum = 0.0253559 (37 samples)
	maximum = 0.112214 (37 samples)
Injected flit rate average = 0.0795578 (37 samples)
	minimum = 0.0366038 (37 samples)
	maximum = 0.198225 (37 samples)
Accepted flit rate average = 0.0795578 (37 samples)
	minimum = 0.0344278 (37 samples)
	maximum = 0.112214 (37 samples)
Injected packet size average = 1.06709 (37 samples)
Accepted packet size average = 1.06709 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 41 sec (401 sec)
gpgpu_simulation_rate = 487428 (inst/sec)
gpgpu_simulation_rate = 2735 (cycle/sec)
gpgpu_silicon_slowdown = 255941x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (19,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 25892
gpu_sim_insn = 373920
gpu_ipc =      14.4415
gpu_tot_sim_cycle = 1122814
gpu_tot_sim_insn = 195832808
gpu_tot_ipc =     174.4125
gpu_tot_issued_cta = 8284
gpu_occupancy = 2.6343% 
gpu_tot_occupancy = 34.2096% 
max_total_param_size = 0
gpu_stall_dramfull = 123599
gpu_stall_icnt2sh    = 270075
partiton_level_parallism =       0.1000
partiton_level_parallism_total  =       0.4141
partiton_level_parallism_util =       1.0725
partiton_level_parallism_util_total  =       1.7946
L2_BW  =       7.9436 GB/Sec
L2_BW_total  =      31.6163 GB/Sec
gpu_total_sim_rate=483537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3207682
	L1I_total_cache_misses = 47294
	L1I_total_cache_miss_rate = 0.0147
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32922
L1D_cache:
	L1D_cache_core[0]: Access = 35655, Miss = 21517, Miss_rate = 0.603, Pending_hits = 2363, Reservation_fails = 13228
	L1D_cache_core[1]: Access = 35511, Miss = 21206, Miss_rate = 0.597, Pending_hits = 2229, Reservation_fails = 12890
	L1D_cache_core[2]: Access = 35945, Miss = 21244, Miss_rate = 0.591, Pending_hits = 2153, Reservation_fails = 11775
	L1D_cache_core[3]: Access = 36119, Miss = 21735, Miss_rate = 0.602, Pending_hits = 2210, Reservation_fails = 10217
	L1D_cache_core[4]: Access = 35692, Miss = 21005, Miss_rate = 0.589, Pending_hits = 2379, Reservation_fails = 9226
	L1D_cache_core[5]: Access = 35644, Miss = 21657, Miss_rate = 0.608, Pending_hits = 2130, Reservation_fails = 11201
	L1D_cache_core[6]: Access = 35308, Miss = 20833, Miss_rate = 0.590, Pending_hits = 2274, Reservation_fails = 9761
	L1D_cache_core[7]: Access = 35052, Miss = 20777, Miss_rate = 0.593, Pending_hits = 2834, Reservation_fails = 12326
	L1D_cache_core[8]: Access = 35562, Miss = 21502, Miss_rate = 0.605, Pending_hits = 2448, Reservation_fails = 13212
	L1D_cache_core[9]: Access = 35579, Miss = 21302, Miss_rate = 0.599, Pending_hits = 2383, Reservation_fails = 11624
	L1D_cache_core[10]: Access = 35480, Miss = 21036, Miss_rate = 0.593, Pending_hits = 2263, Reservation_fails = 10396
	L1D_cache_core[11]: Access = 35865, Miss = 21227, Miss_rate = 0.592, Pending_hits = 2389, Reservation_fails = 10354
	L1D_cache_core[12]: Access = 35466, Miss = 21418, Miss_rate = 0.604, Pending_hits = 2381, Reservation_fails = 13570
	L1D_cache_core[13]: Access = 35753, Miss = 21490, Miss_rate = 0.601, Pending_hits = 2490, Reservation_fails = 11405
	L1D_cache_core[14]: Access = 35991, Miss = 21752, Miss_rate = 0.604, Pending_hits = 2254, Reservation_fails = 10563
	L1D_total_cache_accesses = 534622
	L1D_total_cache_misses = 319701
	L1D_total_cache_miss_rate = 0.5980
	L1D_total_cache_pending_hits = 35180
	L1D_total_cache_reservation_fails = 171748
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 193707
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 311233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 171668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193617
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3160388
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 47294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32922
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 397216
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 137406
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3207682

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 154098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32922
ctas_completed 8284, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
28950, 23589, 10323, 10323, 10323, 10323, 10323, 10323, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 
gpgpu_n_tot_thrd_icount = 202947552
gpgpu_n_tot_w_icount = 6342111
gpgpu_n_stall_shd_mem = 352946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 311233
gpgpu_n_mem_write_global = 137406
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6355456
gpgpu_n_store_insn = 2198496
gpgpu_n_shmem_insn = 71292632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6166176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19322
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1265364	W0_Idle:8205629	W0_Scoreboard:7270508	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920599
single_issue_nums: WS0:3230625	WS1:3111486	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2489864 {8:311233,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9893232 {72:137406,}
traffic_breakdown_coretomem[INST_ACC_R] = 130024 {8:16253,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49797280 {40:1244932,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2198496 {8:274812,}
traffic_breakdown_memtocore[INST_ACC_R] = 2600480 {40:65012,}
maxmflatency = 1372 
max_icnt2mem_latency = 1025 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	873660 	542459 	99525 	4130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15266 	784 	175 	401089 	21927 	18805 	6046 	814 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162918 	205699 	196269 	254932 	533635 	166109 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	895 	324 	22 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       5899      5030      5732      5392      4835      4152      5507      4394      4610      3656      4941      4982      4501      4625      5566      5340
dram[1]:       4732      3168      4849      3546      4594      2862      5253      3331      4094      2804      4721      3518      4188      3356      4638      4193
dram[2]:       4794      5660      5044      6002      3964      4674      4124      5457      3583      4355      4264      5005      4061      4227      4896      5527
dram[3]:       3170      4290      3405      4612      2895      4133      3293      5101      2821      4004      3376      4693      3272      3964      3946      4477
dram[4]:       6569      5066      6262      5589      5020      4206      5403      4511      4584      3690      4823      5220      4573      4495      5749      5549
dram[5]:       4769      3240      4810      3591      4390      2913      4968      3402      4166      2801      4596      3520      4319      3332      4725      4240
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       784       870       785       896       794       996       768       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        733       749       670       727       958       926       723       962       997       977      1130      1059       934      1056       818       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756       724       718       706      1022       948       971       852       964       974      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482080 n_nop=1428742 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.0671
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1460241i bk1: 2760a 1457897i bk2: 1822a 1464603i bk3: 2288a 1462196i bk4: 2184a 1459766i bk5: 2796a 1455927i bk6: 1990a 1463517i bk7: 2616a 1460545i bk8: 2250a 1458767i bk9: 3072a 1454631i bk10: 1674a 1465380i bk11: 2224a 1461475i bk12: 1612a 1467230i bk13: 2212a 1462675i bk14: 1392a 1469925i bk15: 1944a 1465795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067096 
total_CMD = 1482080 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1304566 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1482080 
n_nop = 1428742 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002484 
CoL_Bus_Util = 0.033548 
Either_Row_CoL_Bus_Util = 0.035989 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001219 
queue_avg = 0.817820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.81782
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482080 n_nop=1423170 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.07529
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1457481i bk1: 2840a 1456269i bk2: 2136a 1461182i bk3: 2296a 1461275i bk4: 2600a 1454077i bk5: 2872a 1453524i bk6: 2510a 1459073i bk7: 2592a 1458171i bk8: 2956a 1452722i bk9: 3128a 1452556i bk10: 2186a 1460725i bk11: 2232a 1461369i bk12: 1968a 1461618i bk13: 2264a 1459716i bk14: 1812a 1465862i bk15: 1952a 1465265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.075291 
total_CMD = 1482080 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1292229 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1482080 
n_nop = 1423170 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.002142 
CoL_Bus_Util = 0.037646 
Either_Row_CoL_Bus_Util = 0.039748 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000985 
queue_avg = 1.001275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482080 n_nop=1428714 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.06712
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1458534i bk1: 2148a 1460647i bk2: 2308a 1462115i bk3: 1796a 1463947i bk4: 2808a 1456853i bk5: 2174a 1460857i bk6: 2640a 1459747i bk7: 1958a 1462970i bk8: 3078a 1454946i bk9: 2242a 1459538i bk10: 2308a 1462084i bk11: 1592a 1465576i bk12: 2220a 1461605i bk13: 1608a 1466685i bk14: 1972a 1466374i bk15: 1354a 1469839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.067123 
total_CMD = 1482080 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1304687 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1482080 
n_nop = 1428714 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002492 
CoL_Bus_Util = 0.033562 
Either_Row_CoL_Bus_Util = 0.036008 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001293 
queue_avg = 0.797605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.797605
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482080 n_nop=1423106 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.07538
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1455651i bk1: 2522a 1458081i bk2: 2320a 1461333i bk3: 2112a 1462093i bk4: 2872a 1453673i bk5: 2610a 1456179i bk6: 2624a 1459190i bk7: 2482a 1459115i bk8: 3128a 1453280i bk9: 2962a 1451739i bk10: 2320a 1460938i bk11: 2098a 1460105i bk12: 2264a 1460591i bk13: 1984a 1461345i bk14: 1984a 1465127i bk15: 1780a 1465160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.075375 
total_CMD = 1482080 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1291905 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1482080 
n_nop = 1423106 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.002136 
CoL_Bus_Util = 0.037688 
Either_Row_CoL_Bus_Util = 0.039791 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000814 
queue_avg = 0.993161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.993161
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482080 n_nop=1429077 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.06677
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1460095i bk1: 2726a 1457701i bk2: 1816a 1464300i bk3: 2284a 1462115i bk4: 2144a 1461179i bk5: 2800a 1455990i bk6: 1976a 1463864i bk7: 2616a 1460155i bk8: 2212a 1459335i bk9: 3074a 1455295i bk10: 1652a 1466068i bk11: 2220a 1461602i bk12: 1600a 1466313i bk13: 2212a 1462183i bk14: 1388a 1470370i bk15: 1940a 1466431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.066768 
total_CMD = 1482080 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1306726 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1482080 
n_nop = 1429077 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002424 
CoL_Bus_Util = 0.033384 
Either_Row_CoL_Bus_Util = 0.035763 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001264 
queue_avg = 0.807702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807702
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482080 n_nop=1423682 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.07471
n_activity=211332 dram_eff=0.524
bk0: 2502a 1458440i bk1: 2728a 1457483i bk2: 2132a 1462266i bk3: 2296a 1461160i bk4: 2590a 1455957i bk5: 2848a 1454300i bk6: 2514a 1459235i bk7: 2592a 1458165i bk8: 2930a 1453132i bk9: 3104a 1452653i bk10: 2110a 1460807i bk11: 2232a 1460006i bk12: 1972a 1461234i bk13: 2240a 1460097i bk14: 1796a 1465500i bk15: 1952a 1466339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.074714 
total_CMD = 1482080 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1295418 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1482080 
n_nop = 1423682 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.002080 
CoL_Bus_Util = 0.037357 
Either_Row_CoL_Bus_Util = 0.039403 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000856 
queue_avg = 1.003827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00383

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119808, Miss = 15912, Miss_rate = 0.133, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 146658, Miss = 19928, Miss_rate = 0.136, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 133170, Miss = 19012, Miss_rate = 0.143, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 130002, Miss = 20176, Miss_rate = 0.155, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 145672, Miss = 20120, Miss_rate = 0.138, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 120004, Miss = 15704, Miss_rate = 0.131, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 128858, Miss = 20352, Miss_rate = 0.158, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 134306, Miss = 18898, Miss_rate = 0.141, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 118418, Miss = 15752, Miss_rate = 0.133, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 145978, Miss = 19880, Miss_rate = 0.136, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 133476, Miss = 18896, Miss_rate = 0.142, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 128436, Miss = 19992, Miss_rate = 0.156, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1584786
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1417
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 937291
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 271230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53422
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1244932
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 274812
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65012
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1584786
icnt_total_pkts_simt_to_mem=602313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.2037
	minimum = 5
	maximum = 18
Network latency average = 5.19725
	minimum = 5
	maximum = 18
Slowest packet = 2037934
Flit latency average = 5.15727
	minimum = 5
	maximum = 18
Slowest flit = 2174751
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0168392
	minimum = 0.00602503 (at node 14)
	maximum = 0.0614862 (at node 18)
Accepted packet rate average = 0.0168392
	minimum = 0.00502086 (at node 17)
	maximum = 0.0291982 (at node 1)
Injected flit rate average = 0.0176817
	minimum = 0.00722231 (at node 14)
	maximum = 0.0614862 (at node 18)
Accepted flit rate average= 0.0176817
	minimum = 0.0057933 (at node 17)
	maximum = 0.0291982 (at node 1)
Injected packet length average = 1.05003
Accepted packet length average = 1.05003
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5125 (38 samples)
	minimum = 5 (38 samples)
	maximum = 201.974 (38 samples)
Network latency average = 19.313 (38 samples)
	minimum = 5 (38 samples)
	maximum = 199.158 (38 samples)
Flit latency average = 18.5365 (38 samples)
	minimum = 5 (38 samples)
	maximum = 198.5 (38 samples)
Fragmentation average = 0.00148984 (38 samples)
	minimum = 0 (38 samples)
	maximum = 62.7895 (38 samples)
Injected packet rate average = 0.0730374 (38 samples)
	minimum = 0.0275019 (38 samples)
	maximum = 0.194448 (38 samples)
Accepted packet rate average = 0.0730374 (38 samples)
	minimum = 0.0248207 (38 samples)
	maximum = 0.110029 (38 samples)
Injected flit rate average = 0.0779295 (38 samples)
	minimum = 0.0358306 (38 samples)
	maximum = 0.194627 (38 samples)
Accepted flit rate average = 0.0779295 (38 samples)
	minimum = 0.0336743 (38 samples)
	maximum = 0.110029 (38 samples)
Injected packet size average = 1.06698 (38 samples)
Accepted packet size average = 1.06698 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 45 sec (405 sec)
gpgpu_simulation_rate = 483537 (inst/sec)
gpgpu_simulation_rate = 2772 (cycle/sec)
gpgpu_silicon_slowdown = 252525x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (19,19,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 17066
gpu_sim_insn = 8594688
gpu_ipc =     503.6147
gpu_tot_sim_cycle = 1139880
gpu_tot_sim_insn = 204427496
gpu_tot_ipc =     179.3412
gpu_tot_issued_cta = 8645
gpu_occupancy = 76.9992% 
gpu_tot_occupancy = 35.1229% 
max_total_param_size = 0
gpu_stall_dramfull = 139811
gpu_stall_icnt2sh    = 282576
partiton_level_parallism =       1.1556
partiton_level_parallism_total  =       0.4252
partiton_level_parallism_util =       1.8287
partiton_level_parallism_util_total  =       1.7960
L2_BW  =      88.3767 GB/Sec
L2_BW_total  =      32.4661 GB/Sec
gpu_total_sim_rate=486732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3343418
	L1I_total_cache_misses = 48838
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33103
L1D_cache:
	L1D_cache_core[0]: Access = 37127, Miss = 22479, Miss_rate = 0.605, Pending_hits = 2449, Reservation_fails = 15607
	L1D_cache_core[1]: Access = 37047, Miss = 22167, Miss_rate = 0.598, Pending_hits = 2301, Reservation_fails = 14861
	L1D_cache_core[2]: Access = 37353, Miss = 22096, Miss_rate = 0.592, Pending_hits = 2275, Reservation_fails = 13096
	L1D_cache_core[3]: Access = 37655, Miss = 22645, Miss_rate = 0.601, Pending_hits = 2312, Reservation_fails = 10865
	L1D_cache_core[4]: Access = 37292, Miss = 22023, Miss_rate = 0.591, Pending_hits = 2491, Reservation_fails = 9549
	L1D_cache_core[5]: Access = 37244, Miss = 22633, Miss_rate = 0.608, Pending_hits = 2288, Reservation_fails = 11688
	L1D_cache_core[6]: Access = 36844, Miss = 21700, Miss_rate = 0.589, Pending_hits = 2387, Reservation_fails = 9985
	L1D_cache_core[7]: Access = 36780, Miss = 21877, Miss_rate = 0.595, Pending_hits = 2901, Reservation_fails = 13011
	L1D_cache_core[8]: Access = 37354, Miss = 22593, Miss_rate = 0.605, Pending_hits = 2554, Reservation_fails = 13329
	L1D_cache_core[9]: Access = 37051, Miss = 22198, Miss_rate = 0.599, Pending_hits = 2486, Reservation_fails = 12245
	L1D_cache_core[10]: Access = 36952, Miss = 21926, Miss_rate = 0.593, Pending_hits = 2373, Reservation_fails = 11268
	L1D_cache_core[11]: Access = 37401, Miss = 22184, Miss_rate = 0.593, Pending_hits = 2462, Reservation_fails = 12115
	L1D_cache_core[12]: Access = 37002, Miss = 22355, Miss_rate = 0.604, Pending_hits = 2464, Reservation_fails = 14304
	L1D_cache_core[13]: Access = 37225, Miss = 22388, Miss_rate = 0.601, Pending_hits = 2609, Reservation_fails = 12113
	L1D_cache_core[14]: Access = 37399, Miss = 22632, Miss_rate = 0.605, Pending_hits = 2371, Reservation_fails = 11320
	L1D_total_cache_accesses = 557726
	L1D_total_cache_misses = 333896
	L1D_total_cache_miss_rate = 0.5987
	L1D_total_cache_pending_hits = 36723
	L1D_total_cache_reservation_fails = 185356
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 202371
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 325103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 185271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202281
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3294580
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48838
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33103
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 414544
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143182
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3343418

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 164162
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20981
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 85
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33103
ctas_completed 8645, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29322, 23961, 10695, 10695, 10695, 10695, 10695, 10695, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 
gpgpu_n_tot_thrd_icount = 211542240
gpgpu_n_tot_w_icount = 6610695
gpgpu_n_stall_shd_mem = 366499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 325103
gpgpu_n_mem_write_global = 143182
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632704
gpgpu_n_store_insn = 2290912
gpgpu_n_shmem_insn = 74434776
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21323
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1323324	W0_Idle:8211927	W0_Scoreboard:7441148	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3364917	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2600824 {8:325103,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10309104 {72:143182,}
traffic_breakdown_coretomem[INST_ACC_R] = 130624 {8:16328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52016480 {40:1300412,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2290912 {8:286364,}
traffic_breakdown_memtocore[INST_ACC_R] = 2612480 {40:65312,}
maxmflatency = 1460 
max_icnt2mem_latency = 1084 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 271 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	910143 	557950 	113298 	5415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15324 	801 	175 	415181 	23285 	20971 	7829 	1055 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	167935 	215323 	204267 	263027 	564907 	171135 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	901 	349 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6292      5366      5829      5457      4908      4198      5579      4440      4668      3695      4997      5019      4548      4652      5622      5373
dram[1]:       5036      4259      4919      4129      4647      3480      5308      3784      4137      3126      4762      3831      4216      3533      4672      4382
dram[2]:       5057      6058      5108      6102      4010      4743      4168      5526      3621      4413      4299      5061      4087      4277      4927      5586
dram[3]:       4749      4603      4227      4679      3692      4182      3987      5157      3293      4046      3845      4732      3622      3993      4345      4513
dram[4]:       7066      5336      6357      5653      5091      4249      5473      4555      4646      3731      4883      5254      4629      4521      5801      5582
dram[5]:       5153      4666      4879      4388      4443      3692      5024      4080      4209      3256      4639      3973      4349      3671      4760      4637
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1139       896      1406       996      1403       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1141       727      1460       926      1457       962       997       977      1130      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1098      1022      1405       971      1398       964      1021      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504606 n_nop=1451268 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.06609
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1482767i bk1: 2760a 1480423i bk2: 1822a 1487129i bk3: 2288a 1484722i bk4: 2184a 1482292i bk5: 2796a 1478453i bk6: 1990a 1486043i bk7: 2616a 1483071i bk8: 2250a 1481293i bk9: 3072a 1477157i bk10: 1674a 1487906i bk11: 2224a 1484001i bk12: 1612a 1489756i bk13: 2212a 1485201i bk14: 1392a 1492451i bk15: 1944a 1488321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066092 
total_CMD = 1504606 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1327092 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1504606 
n_nop = 1451268 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002447 
CoL_Bus_Util = 0.033046 
Either_Row_CoL_Bus_Util = 0.035450 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001219 
queue_avg = 0.805576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.805576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504606 n_nop=1445696 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.07416
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1480007i bk1: 2840a 1478795i bk2: 2136a 1483708i bk3: 2296a 1483801i bk4: 2600a 1476603i bk5: 2872a 1476050i bk6: 2510a 1481599i bk7: 2592a 1480697i bk8: 2956a 1475248i bk9: 3128a 1475082i bk10: 2186a 1483251i bk11: 2232a 1483895i bk12: 1968a 1484144i bk13: 2264a 1482242i bk14: 1812a 1488388i bk15: 1952a 1487791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.074164 
total_CMD = 1504606 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1314755 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1504606 
n_nop = 1445696 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.002110 
CoL_Bus_Util = 0.037082 
Either_Row_CoL_Bus_Util = 0.039153 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000985 
queue_avg = 0.986285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.986285
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504606 n_nop=1451240 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.06612
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1481060i bk1: 2148a 1483173i bk2: 2308a 1484641i bk3: 1796a 1486473i bk4: 2808a 1479379i bk5: 2174a 1483383i bk6: 2640a 1482273i bk7: 1958a 1485496i bk8: 3078a 1477472i bk9: 2242a 1482064i bk10: 2308a 1484610i bk11: 1592a 1488102i bk12: 2220a 1484131i bk13: 1608a 1489211i bk14: 1972a 1488900i bk15: 1354a 1492365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.066118 
total_CMD = 1504606 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1327213 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1504606 
n_nop = 1451240 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002455 
CoL_Bus_Util = 0.033059 
Either_Row_CoL_Bus_Util = 0.035468 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001293 
queue_avg = 0.785664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.785664
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504606 n_nop=1445632 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.07425
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1478177i bk1: 2522a 1480607i bk2: 2320a 1483859i bk3: 2112a 1484619i bk4: 2872a 1476199i bk5: 2610a 1478705i bk6: 2624a 1481716i bk7: 2482a 1481641i bk8: 3128a 1475806i bk9: 2962a 1474265i bk10: 2320a 1483464i bk11: 2098a 1482631i bk12: 2264a 1483117i bk13: 1984a 1483871i bk14: 1984a 1487653i bk15: 1780a 1487686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.074247 
total_CMD = 1504606 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1314431 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1504606 
n_nop = 1445632 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.002104 
CoL_Bus_Util = 0.037123 
Either_Row_CoL_Bus_Util = 0.039196 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000814 
queue_avg = 0.978292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.978292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504606 n_nop=1451603 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.06577
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1482621i bk1: 2726a 1480227i bk2: 1816a 1486826i bk3: 2284a 1484641i bk4: 2144a 1483705i bk5: 2800a 1478516i bk6: 1976a 1486390i bk7: 2616a 1482681i bk8: 2212a 1481861i bk9: 3074a 1477821i bk10: 1652a 1488594i bk11: 2220a 1484128i bk12: 1600a 1488839i bk13: 2212a 1484709i bk14: 1388a 1492896i bk15: 1940a 1488957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.065769 
total_CMD = 1504606 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1329252 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1504606 
n_nop = 1451603 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002387 
CoL_Bus_Util = 0.032884 
Either_Row_CoL_Bus_Util = 0.035227 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001264 
queue_avg = 0.795610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504606 n_nop=1446208 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.0736
n_activity=211332 dram_eff=0.524
bk0: 2502a 1480966i bk1: 2728a 1480009i bk2: 2132a 1484792i bk3: 2296a 1483686i bk4: 2590a 1478483i bk5: 2848a 1476826i bk6: 2514a 1481761i bk7: 2592a 1480691i bk8: 2930a 1475658i bk9: 3104a 1475179i bk10: 2110a 1483333i bk11: 2232a 1482532i bk12: 1972a 1483760i bk13: 2240a 1482623i bk14: 1796a 1488026i bk15: 1952a 1488865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.073595 
total_CMD = 1504606 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1317944 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1504606 
n_nop = 1446208 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.002048 
CoL_Bus_Util = 0.036798 
Either_Row_CoL_Bus_Util = 0.038813 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.000856 
queue_avg = 0.988798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.988798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 123508, Miss = 15912, Miss_rate = 0.129, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 150558, Miss = 19928, Miss_rate = 0.132, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 136814, Miss = 19012, Miss_rate = 0.139, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 141236, Miss = 20176, Miss_rate = 0.143, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 149336, Miss = 20120, Miss_rate = 0.135, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 123788, Miss = 15704, Miss_rate = 0.127, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 140012, Miss = 20352, Miss_rate = 0.145, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 138050, Miss = 18898, Miss_rate = 0.137, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 122334, Miss = 15752, Miss_rate = 0.129, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 149686, Miss = 19880, Miss_rate = 0.133, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 137332, Miss = 18896, Miss_rate = 0.138, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 139464, Miss = 19992, Miss_rate = 0.143, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1652118
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1360
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 992771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282782
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53722
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1300412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286364
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1652118
icnt_total_pkts_simt_to_mem=627810
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.4755
	minimum = 5
	maximum = 489
Network latency average = 54.3424
	minimum = 5
	maximum = 489
Slowest packet = 2072328
Flit latency average = 52.5289
	minimum = 5
	maximum = 489
Slowest flit = 2210802
Fragmentation average = 0.00295222
	minimum = 0
	maximum = 184
Injected packet rate average = 0.188924
	minimum = 0.0701395 (at node 2)
	maximum = 0.658268 (at node 18)
Accepted packet rate average = 0.188924
	minimum = 0.0653346 (at node 17)
	maximum = 0.305168 (at node 8)
Injected flit rate average = 0.20146
	minimum = 0.0907653 (at node 2)
	maximum = 0.658268 (at node 18)
Accepted flit rate average= 0.20146
	minimum = 0.0892418 (at node 17)
	maximum = 0.305168 (at node 8)
Injected packet length average = 1.06635
Accepted packet length average = 1.06635
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4859 (39 samples)
	minimum = 5 (39 samples)
	maximum = 209.333 (39 samples)
Network latency average = 20.2112 (39 samples)
	minimum = 5 (39 samples)
	maximum = 206.59 (39 samples)
Flit latency average = 19.4081 (39 samples)
	minimum = 5 (39 samples)
	maximum = 205.949 (39 samples)
Fragmentation average = 0.00152734 (39 samples)
	minimum = 0 (39 samples)
	maximum = 65.8974 (39 samples)
Injected packet rate average = 0.0760088 (39 samples)
	minimum = 0.0285952 (39 samples)
	maximum = 0.20634 (39 samples)
Accepted packet rate average = 0.0760088 (39 samples)
	minimum = 0.0258595 (39 samples)
	maximum = 0.115033 (39 samples)
Injected flit rate average = 0.081097 (39 samples)
	minimum = 0.0372391 (39 samples)
	maximum = 0.206515 (39 samples)
Accepted flit rate average = 0.081097 (39 samples)
	minimum = 0.0350991 (39 samples)
	maximum = 0.115033 (39 samples)
Injected packet size average = 1.06694 (39 samples)
Accepted packet size average = 1.06694 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 0 sec (420 sec)
gpgpu_simulation_rate = 486732 (inst/sec)
gpgpu_simulation_rate = 2714 (cycle/sec)
gpgpu_silicon_slowdown = 257921x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1166335
gpu_tot_sim_insn = 204447376
gpu_tot_ipc =     175.2904
gpu_tot_issued_cta = 8646
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.0490% 
max_total_param_size = 0
gpu_stall_dramfull = 139811
gpu_stall_icnt2sh    = 282576
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4156
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7958
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      31.7324 GB/Sec
gpu_total_sim_rate=484472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3345090
	L1I_total_cache_misses = 48850
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33103
L1D_cache:
	L1D_cache_core[0]: Access = 37127, Miss = 22479, Miss_rate = 0.605, Pending_hits = 2449, Reservation_fails = 15607
	L1D_cache_core[1]: Access = 37047, Miss = 22167, Miss_rate = 0.598, Pending_hits = 2301, Reservation_fails = 14861
	L1D_cache_core[2]: Access = 37384, Miss = 22112, Miss_rate = 0.591, Pending_hits = 2275, Reservation_fails = 13096
	L1D_cache_core[3]: Access = 37655, Miss = 22645, Miss_rate = 0.601, Pending_hits = 2312, Reservation_fails = 10865
	L1D_cache_core[4]: Access = 37292, Miss = 22023, Miss_rate = 0.591, Pending_hits = 2491, Reservation_fails = 9549
	L1D_cache_core[5]: Access = 37244, Miss = 22633, Miss_rate = 0.608, Pending_hits = 2288, Reservation_fails = 11688
	L1D_cache_core[6]: Access = 36844, Miss = 21700, Miss_rate = 0.589, Pending_hits = 2387, Reservation_fails = 9985
	L1D_cache_core[7]: Access = 36780, Miss = 21877, Miss_rate = 0.595, Pending_hits = 2901, Reservation_fails = 13011
	L1D_cache_core[8]: Access = 37354, Miss = 22593, Miss_rate = 0.605, Pending_hits = 2554, Reservation_fails = 13329
	L1D_cache_core[9]: Access = 37051, Miss = 22198, Miss_rate = 0.599, Pending_hits = 2486, Reservation_fails = 12245
	L1D_cache_core[10]: Access = 36952, Miss = 21926, Miss_rate = 0.593, Pending_hits = 2373, Reservation_fails = 11268
	L1D_cache_core[11]: Access = 37401, Miss = 22184, Miss_rate = 0.593, Pending_hits = 2462, Reservation_fails = 12115
	L1D_cache_core[12]: Access = 37002, Miss = 22355, Miss_rate = 0.604, Pending_hits = 2464, Reservation_fails = 14304
	L1D_cache_core[13]: Access = 37225, Miss = 22388, Miss_rate = 0.601, Pending_hits = 2609, Reservation_fails = 12113
	L1D_cache_core[14]: Access = 37399, Miss = 22632, Miss_rate = 0.605, Pending_hits = 2371, Reservation_fails = 11320
	L1D_total_cache_accesses = 557757
	L1D_total_cache_misses = 333912
	L1D_total_cache_miss_rate = 0.5987
	L1D_total_cache_pending_hits = 36723
	L1D_total_cache_reservation_fails = 185356
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 202377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 325119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 185271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202287
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3296240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48850
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33103
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 414560
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143197
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3345090

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 164162
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20981
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 85
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33103
ctas_completed 8646, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29322, 23961, 10695, 10695, 10695, 10695, 10695, 10695, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 
gpgpu_n_tot_thrd_icount = 211636608
gpgpu_n_tot_w_icount = 6613644
gpgpu_n_stall_shd_mem = 367003
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 325119
gpgpu_n_mem_write_global = 143197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632960
gpgpu_n_store_insn = 2291152
gpgpu_n_shmem_insn = 74439472
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21323
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1323324	W0_Idle:8242116	W0_Scoreboard:7460918	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:387529	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3367866	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2600952 {8:325119,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10310184 {72:143197,}
traffic_breakdown_coretomem[INST_ACC_R] = 130720 {8:16340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52019040 {40:1300476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2291152 {8:286394,}
traffic_breakdown_memtocore[INST_ACC_R] = 2614400 {40:65360,}
maxmflatency = 1460 
max_icnt2mem_latency = 1084 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 271 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	910237 	557950 	113298 	5415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15336 	801 	175 	415212 	23285 	20971 	7829 	1055 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	168029 	215323 	204267 	263027 	564907 	171135 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	911 	349 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6292      5366      5829      5457      4908      4198      5579      4440      4668      3695      4997      5019      4548      4652      5622      5373
dram[1]:       5036      4261      4919      4131      4647      3480      5308      3784      4137      3126      4762      3831      4216      3533      4672      4382
dram[2]:       5057      6058      5108      6102      4010      4743      4168      5526      3621      4413      4299      5061      4087      4277      4927      5586
dram[3]:       4751      4603      4230      4679      3692      4182      3987      5157      3293      4046      3845      4732      3622      3993      4345      4513
dram[4]:       7066      5336      6357      5653      5091      4249      5473      4555      4646      3731      4883      5254      4629      4521      5801      5582
dram[5]:       5153      4668      4879      4391      4443      3692      5024      4080      4209      3256      4639      3973      4349      3671      4760      4637
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1139       896      1406       996      1403       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1141       727      1460       926      1457       962       997       977      1130      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1098      1022      1405       971      1398       964      1021      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539526 n_nop=1486188 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.06459
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1517687i bk1: 2760a 1515343i bk2: 1822a 1522049i bk3: 2288a 1519642i bk4: 2184a 1517212i bk5: 2796a 1513373i bk6: 1990a 1520963i bk7: 2616a 1517991i bk8: 2250a 1516213i bk9: 3072a 1512077i bk10: 1674a 1522826i bk11: 2224a 1518921i bk12: 1612a 1524676i bk13: 2212a 1520121i bk14: 1392a 1527371i bk15: 1944a 1523241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.064593 
total_CMD = 1539526 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1362012 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1539526 
n_nop = 1486188 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002392 
CoL_Bus_Util = 0.032296 
Either_Row_CoL_Bus_Util = 0.034646 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001219 
queue_avg = 0.787304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.787304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539526 n_nop=1480616 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.07248
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1514927i bk1: 2840a 1513715i bk2: 2136a 1518628i bk3: 2296a 1518721i bk4: 2600a 1511523i bk5: 2872a 1510970i bk6: 2510a 1516519i bk7: 2592a 1515617i bk8: 2956a 1510168i bk9: 3128a 1510002i bk10: 2186a 1518171i bk11: 2232a 1518815i bk12: 1968a 1519064i bk13: 2264a 1517162i bk14: 1812a 1523308i bk15: 1952a 1522711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.072482 
total_CMD = 1539526 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1349675 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1539526 
n_nop = 1480616 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.002062 
CoL_Bus_Util = 0.036241 
Either_Row_CoL_Bus_Util = 0.038265 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000985 
queue_avg = 0.963914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.963914
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539526 n_nop=1486160 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.06462
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1515980i bk1: 2148a 1518093i bk2: 2308a 1519561i bk3: 1796a 1521393i bk4: 2808a 1514299i bk5: 2174a 1518303i bk6: 2640a 1517193i bk7: 1958a 1520416i bk8: 3078a 1512392i bk9: 2242a 1516984i bk10: 2308a 1519530i bk11: 1592a 1523022i bk12: 2220a 1519051i bk13: 1608a 1524131i bk14: 1972a 1523820i bk15: 1354a 1527285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.064619 
total_CMD = 1539526 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1362133 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1539526 
n_nop = 1486160 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002399 
CoL_Bus_Util = 0.032309 
Either_Row_CoL_Bus_Util = 0.034664 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001293 
queue_avg = 0.767843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.767843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539526 n_nop=1480552 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.07256
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1513097i bk1: 2522a 1515527i bk2: 2320a 1518779i bk3: 2112a 1519539i bk4: 2872a 1511119i bk5: 2610a 1513625i bk6: 2624a 1516636i bk7: 2482a 1516561i bk8: 3128a 1510726i bk9: 2962a 1509185i bk10: 2320a 1518384i bk11: 2098a 1517551i bk12: 2264a 1518037i bk13: 1984a 1518791i bk14: 1984a 1522573i bk15: 1780a 1522606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.072563 
total_CMD = 1539526 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1349351 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1539526 
n_nop = 1480552 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.002056 
CoL_Bus_Util = 0.036281 
Either_Row_CoL_Bus_Util = 0.038307 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000814 
queue_avg = 0.956102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.956102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539526 n_nop=1486523 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.06428
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1517541i bk1: 2726a 1515147i bk2: 1816a 1521746i bk3: 2284a 1519561i bk4: 2144a 1518625i bk5: 2800a 1513436i bk6: 1976a 1521310i bk7: 2616a 1517601i bk8: 2212a 1516781i bk9: 3074a 1512741i bk10: 1652a 1523514i bk11: 2220a 1519048i bk12: 1600a 1523759i bk13: 2212a 1519629i bk14: 1388a 1527816i bk15: 1940a 1523877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.064277 
total_CMD = 1539526 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1364172 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1539526 
n_nop = 1486523 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002333 
CoL_Bus_Util = 0.032138 
Either_Row_CoL_Bus_Util = 0.034428 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001264 
queue_avg = 0.777563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539526 n_nop=1481128 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.07193
n_activity=211332 dram_eff=0.524
bk0: 2502a 1515886i bk1: 2728a 1514929i bk2: 2132a 1519712i bk3: 2296a 1518606i bk4: 2590a 1513403i bk5: 2848a 1511746i bk6: 2514a 1516681i bk7: 2592a 1515611i bk8: 2930a 1510578i bk9: 3104a 1510099i bk10: 2110a 1518253i bk11: 2232a 1517452i bk12: 1972a 1518680i bk13: 2240a 1517543i bk14: 1796a 1522946i bk15: 1952a 1523785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.071926 
total_CMD = 1539526 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1352864 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1539526 
n_nop = 1481128 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.002002 
CoL_Bus_Util = 0.035963 
Either_Row_CoL_Bus_Util = 0.037932 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000856 
queue_avg = 0.966370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.96637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 123516, Miss = 15912, Miss_rate = 0.129, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 150558, Miss = 19928, Miss_rate = 0.132, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 136822, Miss = 19012, Miss_rate = 0.139, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 141266, Miss = 20176, Miss_rate = 0.143, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 149344, Miss = 20120, Miss_rate = 0.135, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 123788, Miss = 15704, Miss_rate = 0.127, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 140050, Miss = 20352, Miss_rate = 0.145, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 138050, Miss = 18898, Miss_rate = 0.137, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 122342, Miss = 15752, Miss_rate = 0.129, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 149686, Miss = 19880, Miss_rate = 0.133, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 137340, Miss = 18896, Miss_rate = 0.138, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 139498, Miss = 19992, Miss_rate = 0.143, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1652260
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1359
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 992835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53770
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1300476
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286394
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1652260
icnt_total_pkts_simt_to_mem=627868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2136882
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2279928
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 2)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 2)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0813 (40 samples)
	minimum = 5 (40 samples)
	maximum = 204.4 (40 samples)
Network latency average = 19.8329 (40 samples)
	minimum = 5 (40 samples)
	maximum = 201.575 (40 samples)
Flit latency average = 19.0479 (40 samples)
	minimum = 5 (40 samples)
	maximum = 200.925 (40 samples)
Fragmentation average = 0.00148915 (40 samples)
	minimum = 0 (40 samples)
	maximum = 64.25 (40 samples)
Injected packet rate average = 0.0741151 (40 samples)
	minimum = 0.0278803 (40 samples)
	maximum = 0.201223 (40 samples)
Accepted packet rate average = 0.0741151 (40 samples)
	minimum = 0.025213 (40 samples)
	maximum = 0.112291 (40 samples)
Injected flit rate average = 0.0790765 (40 samples)
	minimum = 0.0363082 (40 samples)
	maximum = 0.201407 (40 samples)
Accepted flit rate average = 0.0790765 (40 samples)
	minimum = 0.0342216 (40 samples)
	maximum = 0.112291 (40 samples)
Injected packet size average = 1.06694 (40 samples)
Accepted packet size average = 1.06694 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 2 sec (422 sec)
gpgpu_simulation_rate = 484472 (inst/sec)
gpgpu_simulation_rate = 2763 (cycle/sec)
gpgpu_silicon_slowdown = 253347x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (18,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 25919
gpu_sim_insn = 354240
gpu_ipc =      13.6672
gpu_tot_sim_cycle = 1192254
gpu_tot_sim_insn = 204801616
gpu_tot_ipc =     171.7768
gpu_tot_issued_cta = 8664
gpu_occupancy = 2.5038% 
gpu_tot_occupancy = 34.0229% 
max_total_param_size = 0
gpu_stall_dramfull = 139811
gpu_stall_icnt2sh    = 282576
partiton_level_parallism =       0.0981
partiton_level_parallism_total  =       0.4086
partiton_level_parallism_util =       1.0685
partiton_level_parallism_util_total  =       1.7895
L2_BW  =       7.8265 GB/Sec
L2_BW_total  =      31.2127 GB/Sec
gpu_total_sim_rate=481886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3356070
	L1I_total_cache_misses = 50253
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33103
L1D_cache:
	L1D_cache_core[0]: Access = 37206, Miss = 22527, Miss_rate = 0.605, Pending_hits = 2449, Reservation_fails = 15607
	L1D_cache_core[1]: Access = 37126, Miss = 22215, Miss_rate = 0.598, Pending_hits = 2301, Reservation_fails = 14861
	L1D_cache_core[2]: Access = 37463, Miss = 22160, Miss_rate = 0.592, Pending_hits = 2275, Reservation_fails = 13096
	L1D_cache_core[3]: Access = 37813, Miss = 22733, Miss_rate = 0.601, Pending_hits = 2328, Reservation_fails = 10865
	L1D_cache_core[4]: Access = 37450, Miss = 22111, Miss_rate = 0.590, Pending_hits = 2507, Reservation_fails = 9549
	L1D_cache_core[5]: Access = 37402, Miss = 22713, Miss_rate = 0.607, Pending_hits = 2304, Reservation_fails = 11688
	L1D_cache_core[6]: Access = 36923, Miss = 21748, Miss_rate = 0.589, Pending_hits = 2387, Reservation_fails = 9985
	L1D_cache_core[7]: Access = 36859, Miss = 21925, Miss_rate = 0.595, Pending_hits = 2901, Reservation_fails = 13011
	L1D_cache_core[8]: Access = 37433, Miss = 22641, Miss_rate = 0.605, Pending_hits = 2554, Reservation_fails = 13329
	L1D_cache_core[9]: Access = 37130, Miss = 22246, Miss_rate = 0.599, Pending_hits = 2486, Reservation_fails = 12245
	L1D_cache_core[10]: Access = 37031, Miss = 21974, Miss_rate = 0.593, Pending_hits = 2373, Reservation_fails = 11268
	L1D_cache_core[11]: Access = 37480, Miss = 22232, Miss_rate = 0.593, Pending_hits = 2462, Reservation_fails = 12115
	L1D_cache_core[12]: Access = 37081, Miss = 22403, Miss_rate = 0.604, Pending_hits = 2464, Reservation_fails = 14304
	L1D_cache_core[13]: Access = 37304, Miss = 22436, Miss_rate = 0.601, Pending_hits = 2609, Reservation_fails = 12113
	L1D_cache_core[14]: Access = 37478, Miss = 22680, Miss_rate = 0.605, Pending_hits = 2371, Reservation_fails = 11320
	L1D_total_cache_accesses = 559179
	L1D_total_cache_misses = 334744
	L1D_total_cache_miss_rate = 0.5986
	L1D_total_cache_pending_hits = 36771
	L1D_total_cache_reservation_fails = 185356
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202539
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 325935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 185271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202449
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3305817
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50253
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33103
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 415424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143755
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3356070

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 164162
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20981
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 85
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33103
ctas_completed 8664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30528, 23961, 10695, 10695, 10695, 10695, 10695, 10695, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 
gpgpu_n_tot_thrd_icount = 212331264
gpgpu_n_tot_w_icount = 6635352
gpgpu_n_stall_shd_mem = 371035
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 325935
gpgpu_n_mem_write_global = 143755
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6646784
gpgpu_n_store_insn = 2300080
gpgpu_n_shmem_insn = 74554096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6446976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21323
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1325865	W0_Idle:8759792	W0_Scoreboard:7688567	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189669
single_issue_nums: WS0:3385956	WS1:3249396	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2607480 {8:325935,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10350360 {72:143755,}
traffic_breakdown_coretomem[INST_ACC_R] = 140072 {8:17509,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52149600 {40:1303740,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2300080 {8:287510,}
traffic_breakdown_memtocore[INST_ACC_R] = 2801440 {40:70036,}
maxmflatency = 1460 
max_icnt2mem_latency = 1084 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 271 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	914617 	557950 	113298 	5415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16466 	835 	180 	416586 	23285 	20971 	7829 	1055 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	171899 	215809 	204291 	263027 	564907 	171135 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	939 	349 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6304      5372      5842      5466      4908      4198      5579      4440      4668      3695      4997      5019      4548      4652      5622      5373
dram[1]:       5045      4298      4929      4170      4647      3490      5308      3795      4137      3135      4762      3839      4216      3539      4672      4390
dram[2]:       5065      6070      5117      6111      4010      4743      4168      5526      3621      4413      4299      5061      4087      4277      4927      5586
dram[3]:       4781      4613      4276      4686      3701      4182      3998      5157      3302      4046      3853      4732      3628      3993      4352      4513
dram[4]:       7074      5345      6371      5660      5091      4249      5473      4555      4646      3731      4883      5254      4629      4521      5801      5582
dram[5]:       5159      4708      4889      4435      4443      3701      5024      4091      4209      3265      4639      3981      4349      3678      4760      4644
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1139       896      1406       996      1403       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1141       727      1460       926      1457       962       997       977      1130      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1098      1022      1405       971      1398       964      1021      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573738 n_nop=1520400 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.06319
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1551899i bk1: 2760a 1549555i bk2: 1822a 1556261i bk3: 2288a 1553854i bk4: 2184a 1551424i bk5: 2796a 1547585i bk6: 1990a 1555175i bk7: 2616a 1552203i bk8: 2250a 1550425i bk9: 3072a 1546289i bk10: 1674a 1557038i bk11: 2224a 1553133i bk12: 1612a 1558888i bk13: 2212a 1554333i bk14: 1392a 1561583i bk15: 1944a 1557453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063188 
total_CMD = 1573738 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1396224 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1573738 
n_nop = 1520400 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002340 
CoL_Bus_Util = 0.031594 
Either_Row_CoL_Bus_Util = 0.033893 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001219 
queue_avg = 0.770189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.770189
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573738 n_nop=1514828 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.07091
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1549139i bk1: 2840a 1547927i bk2: 2136a 1552840i bk3: 2296a 1552933i bk4: 2600a 1545735i bk5: 2872a 1545182i bk6: 2510a 1550731i bk7: 2592a 1549829i bk8: 2956a 1544380i bk9: 3128a 1544214i bk10: 2186a 1552383i bk11: 2232a 1553027i bk12: 1968a 1553276i bk13: 2264a 1551374i bk14: 1812a 1557520i bk15: 1952a 1556923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.070906 
total_CMD = 1573738 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1383887 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1573738 
n_nop = 1514828 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.002017 
CoL_Bus_Util = 0.035453 
Either_Row_CoL_Bus_Util = 0.037433 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000985 
queue_avg = 0.942959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.942959
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573738 n_nop=1520372 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.06321
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1550192i bk1: 2148a 1552305i bk2: 2308a 1553773i bk3: 1796a 1555605i bk4: 2808a 1548511i bk5: 2174a 1552515i bk6: 2640a 1551405i bk7: 1958a 1554628i bk8: 3078a 1546604i bk9: 2242a 1551196i bk10: 2308a 1553742i bk11: 1592a 1557234i bk12: 2220a 1553263i bk13: 1608a 1558343i bk14: 1972a 1558032i bk15: 1354a 1561497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.063214 
total_CMD = 1573738 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1396345 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1573738 
n_nop = 1520372 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002347 
CoL_Bus_Util = 0.031607 
Either_Row_CoL_Bus_Util = 0.033910 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001293 
queue_avg = 0.751151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.751151
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573738 n_nop=1514764 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.07099
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1547309i bk1: 2522a 1549739i bk2: 2320a 1552991i bk3: 2112a 1553751i bk4: 2872a 1545331i bk5: 2610a 1547837i bk6: 2624a 1550848i bk7: 2482a 1550773i bk8: 3128a 1544938i bk9: 2962a 1543397i bk10: 2320a 1552596i bk11: 2098a 1551763i bk12: 2264a 1552249i bk13: 1984a 1553003i bk14: 1984a 1556785i bk15: 1780a 1556818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.070985 
total_CMD = 1573738 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1383563 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1573738 
n_nop = 1514764 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.002012 
CoL_Bus_Util = 0.035493 
Either_Row_CoL_Bus_Util = 0.037474 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000814 
queue_avg = 0.935317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.935317
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573738 n_nop=1520735 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.06288
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1551753i bk1: 2726a 1549359i bk2: 1816a 1555958i bk3: 2284a 1553773i bk4: 2144a 1552837i bk5: 2800a 1547648i bk6: 1976a 1555522i bk7: 2616a 1551813i bk8: 2212a 1550993i bk9: 3074a 1546953i bk10: 1652a 1557726i bk11: 2220a 1553260i bk12: 1600a 1557971i bk13: 2212a 1553841i bk14: 1388a 1562028i bk15: 1940a 1558089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.062880 
total_CMD = 1573738 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1398384 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1573738 
n_nop = 1520735 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002282 
CoL_Bus_Util = 0.031440 
Either_Row_CoL_Bus_Util = 0.033680 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001264 
queue_avg = 0.760660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76066
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573738 n_nop=1515340 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.07036
n_activity=211332 dram_eff=0.524
bk0: 2502a 1550098i bk1: 2728a 1549141i bk2: 2132a 1553924i bk3: 2296a 1552818i bk4: 2590a 1547615i bk5: 2848a 1545958i bk6: 2514a 1550893i bk7: 2592a 1549823i bk8: 2930a 1544790i bk9: 3104a 1544311i bk10: 2110a 1552465i bk11: 2232a 1551664i bk12: 1972a 1552892i bk13: 2240a 1551755i bk14: 1796a 1557158i bk15: 1952a 1557997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.070362 
total_CMD = 1573738 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1387076 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1573738 
n_nop = 1515340 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001958 
CoL_Bus_Util = 0.035181 
Either_Row_CoL_Bus_Util = 0.037108 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000856 
queue_avg = 0.945362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.945362

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124072, Miss = 15912, Miss_rate = 0.128, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 151158, Miss = 19928, Miss_rate = 0.132, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 137318, Miss = 19012, Miss_rate = 0.138, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 142802, Miss = 20176, Miss_rate = 0.141, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 149840, Miss = 20120, Miss_rate = 0.134, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 124268, Miss = 15704, Miss_rate = 0.126, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 141482, Miss = 20352, Miss_rate = 0.144, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 138530, Miss = 18898, Miss_rate = 0.136, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 122822, Miss = 15752, Miss_rate = 0.128, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 150166, Miss = 19880, Miss_rate = 0.132, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 137876, Miss = 18896, Miss_rate = 0.137, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 140982, Miss = 19992, Miss_rate = 0.142, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1661316
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1352
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 996099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58446
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1303740
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287510
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70036
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1661316
icnt_total_pkts_simt_to_mem=630969
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.24174
	minimum = 5
	maximum = 18
Network latency average = 5.23683
	minimum = 5
	maximum = 18
Slowest packet = 2136932
Flit latency average = 5.20943
	minimum = 5
	maximum = 18
Slowest flit = 2280129
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0165744
	minimum = 0.00601875 (at node 2)
	maximum = 0.0592615 (at node 18)
Accepted packet rate average = 0.0165744
	minimum = 0.00501563 (at node 20)
	maximum = 0.0291678 (at node 3)
Injected flit rate average = 0.0173718
	minimum = 0.00721478 (at node 2)
	maximum = 0.0592615 (at node 18)
Accepted flit rate average= 0.0173718
	minimum = 0.00578726 (at node 20)
	maximum = 0.0291678 (at node 3)
Injected packet length average = 1.04811
Accepted packet length average = 1.04811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.695 (41 samples)
	minimum = 5 (41 samples)
	maximum = 199.854 (41 samples)
Network latency average = 19.4769 (41 samples)
	minimum = 5 (41 samples)
	maximum = 197.098 (41 samples)
Flit latency average = 18.7104 (41 samples)
	minimum = 5 (41 samples)
	maximum = 196.463 (41 samples)
Fragmentation average = 0.00145283 (41 samples)
	minimum = 0 (41 samples)
	maximum = 62.6829 (41 samples)
Injected packet rate average = 0.0727116 (41 samples)
	minimum = 0.0273471 (41 samples)
	maximum = 0.19776 (41 samples)
Accepted packet rate average = 0.0727116 (41 samples)
	minimum = 0.0247204 (41 samples)
	maximum = 0.110264 (41 samples)
Injected flit rate average = 0.0775715 (41 samples)
	minimum = 0.0355986 (41 samples)
	maximum = 0.19794 (41 samples)
Accepted flit rate average = 0.0775715 (41 samples)
	minimum = 0.0335281 (41 samples)
	maximum = 0.110264 (41 samples)
Injected packet size average = 1.06684 (41 samples)
Accepted packet size average = 1.06684 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 5 sec (425 sec)
gpgpu_simulation_rate = 481886 (inst/sec)
gpgpu_simulation_rate = 2805 (cycle/sec)
gpgpu_silicon_slowdown = 249554x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (18,18,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 15567
gpu_sim_insn = 7713792
gpu_ipc =     495.5221
gpu_tot_sim_cycle = 1207821
gpu_tot_sim_insn = 212515408
gpu_tot_ipc =     175.9494
gpu_tot_issued_cta = 8988
gpu_occupancy = 76.7210% 
gpu_tot_occupancy = 34.8011% 
max_total_param_size = 0
gpu_stall_dramfull = 152269
gpu_stall_icnt2sh    = 295497
partiton_level_parallism =       1.1700
partiton_level_parallism_total  =       0.4185
partiton_level_parallism_util =       1.8013
partiton_level_parallism_util_total  =       1.7899
L2_BW  =      89.9108 GB/Sec
L2_BW_total  =      31.9692 GB/Sec
gpu_total_sim_rate=484089

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3477894
	L1I_total_cache_misses = 51817
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33282
L1D_cache:
	L1D_cache_core[0]: Access = 38358, Miss = 23223, Miss_rate = 0.605, Pending_hits = 2559, Reservation_fails = 16300
	L1D_cache_core[1]: Access = 38406, Miss = 22998, Miss_rate = 0.599, Pending_hits = 2380, Reservation_fails = 15230
	L1D_cache_core[2]: Access = 38807, Miss = 23010, Miss_rate = 0.593, Pending_hits = 2351, Reservation_fails = 13759
	L1D_cache_core[3]: Access = 39285, Miss = 23725, Miss_rate = 0.604, Pending_hits = 2368, Reservation_fails = 12854
	L1D_cache_core[4]: Access = 38858, Miss = 22991, Miss_rate = 0.592, Pending_hits = 2613, Reservation_fails = 10369
	L1D_cache_core[5]: Access = 38810, Miss = 23625, Miss_rate = 0.609, Pending_hits = 2362, Reservation_fails = 13132
	L1D_cache_core[6]: Access = 38395, Miss = 22657, Miss_rate = 0.590, Pending_hits = 2485, Reservation_fails = 10289
	L1D_cache_core[7]: Access = 38331, Miss = 22908, Miss_rate = 0.598, Pending_hits = 2972, Reservation_fails = 13985
	L1D_cache_core[8]: Access = 38777, Miss = 23563, Miss_rate = 0.608, Pending_hits = 2624, Reservation_fails = 14266
	L1D_cache_core[9]: Access = 38602, Miss = 23192, Miss_rate = 0.601, Pending_hits = 2624, Reservation_fails = 12867
	L1D_cache_core[10]: Access = 38503, Miss = 22852, Miss_rate = 0.594, Pending_hits = 2474, Reservation_fails = 12063
	L1D_cache_core[11]: Access = 38824, Miss = 23150, Miss_rate = 0.596, Pending_hits = 2495, Reservation_fails = 13928
	L1D_cache_core[12]: Access = 38297, Miss = 23173, Miss_rate = 0.605, Pending_hits = 2567, Reservation_fails = 14930
	L1D_cache_core[13]: Access = 38776, Miss = 23331, Miss_rate = 0.602, Pending_hits = 2741, Reservation_fails = 12209
	L1D_cache_core[14]: Access = 38886, Miss = 23575, Miss_rate = 0.606, Pending_hits = 2423, Reservation_fails = 11672
	L1D_total_cache_accesses = 579915
	L1D_total_cache_misses = 347973
	L1D_total_cache_miss_rate = 0.6000
	L1D_total_cache_pending_hits = 38038
	L1D_total_cache_reservation_fails = 197853
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210315
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 338889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 197755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210225
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3426077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51817
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33282
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 430976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148939
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3477894

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 174128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23499
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33282
ctas_completed 8988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30900, 24333, 11067, 11067, 11067, 11067, 11067, 11067, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 
gpgpu_n_tot_thrd_icount = 220045056
gpgpu_n_tot_w_icount = 6876408
gpgpu_n_stall_shd_mem = 383407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 338889
gpgpu_n_mem_write_global = 148939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895616
gpgpu_n_store_insn = 2383024
gpgpu_n_shmem_insn = 77374192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695808
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23327
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1379165	W0_Idle:8766034	W0_Scoreboard:7841087	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3506484	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2711112 {8:338889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10723608 {72:148939,}
traffic_breakdown_coretomem[INST_ACC_R] = 140672 {8:17584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54222240 {40:1355556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383024 {8:297878,}
traffic_breakdown_memtocore[INST_ACC_R] = 2813440 {40:70336,}
maxmflatency = 1460 
max_icnt2mem_latency = 1479 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	947197 	576555 	123056 	6656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16522 	852 	180 	430261 	24662 	22713 	8862 	1165 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	175904 	223996 	211211 	270138 	595306 	176697 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	948 	368 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6556      5487      6153      5665      4986      4246      5664      4493      4728      3732      5054      5057      4599      4685      5681      5409
dram[1]:       5244      4730      5191      5024      4716      4027      5395      4398      4179      3414      4804      4189      4249      3817      4710      4663
dram[2]:       5239      6317      5332      6355      4063      4823      4230      5616      3658      4471      4337      5116      4121      4326      4963      5645
dram[3]:       5462      4795      5336      4870      4349      4241      4773      5232      3648      4087      4331      4772      3977      4026      4772      4551
dram[4]:       7245      5506      6661      5817      5173      4301      5560      4613      4706      3768      4938      5290      4677      4553      5857      5617
dram[5]:       5289      5338      5128      5301      4510      4280      5106      4753      4253      3576      4681      4395      4381      4028      4795      5005
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1355       727      1460       926      1457       962       997       977      1130      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1398       964      1021      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594286 n_nop=1540948 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.06237
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1572447i bk1: 2760a 1570103i bk2: 1822a 1576809i bk3: 2288a 1574402i bk4: 2184a 1571972i bk5: 2796a 1568133i bk6: 1990a 1575723i bk7: 2616a 1572751i bk8: 2250a 1570973i bk9: 3072a 1566837i bk10: 1674a 1577586i bk11: 2224a 1573681i bk12: 1612a 1579436i bk13: 2212a 1574881i bk14: 1392a 1582131i bk15: 1944a 1578001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062374 
total_CMD = 1594286 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1416772 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1594286 
n_nop = 1540948 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002309 
CoL_Bus_Util = 0.031187 
Either_Row_CoL_Bus_Util = 0.033456 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001219 
queue_avg = 0.760262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.760262
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594286 n_nop=1535376 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06999
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1569687i bk1: 2840a 1568475i bk2: 2136a 1573388i bk3: 2296a 1573481i bk4: 2600a 1566283i bk5: 2872a 1565730i bk6: 2510a 1571279i bk7: 2592a 1570377i bk8: 2956a 1564928i bk9: 3128a 1564762i bk10: 2186a 1572931i bk11: 2232a 1573575i bk12: 1968a 1573824i bk13: 2264a 1571922i bk14: 1812a 1578068i bk15: 1952a 1577471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.069992 
total_CMD = 1594286 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1404435 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1594286 
n_nop = 1535376 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001991 
CoL_Bus_Util = 0.034996 
Either_Row_CoL_Bus_Util = 0.036951 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000985 
queue_avg = 0.930805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.930805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594286 n_nop=1540920 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.0624
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1570740i bk1: 2148a 1572853i bk2: 2308a 1574321i bk3: 1796a 1576153i bk4: 2808a 1569059i bk5: 2174a 1573063i bk6: 2640a 1571953i bk7: 1958a 1575176i bk8: 3078a 1567152i bk9: 2242a 1571744i bk10: 2308a 1574290i bk11: 1592a 1577782i bk12: 2220a 1573811i bk13: 1608a 1578891i bk14: 1972a 1578580i bk15: 1354a 1582045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.062399 
total_CMD = 1594286 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1416893 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1594286 
n_nop = 1540920 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002317 
CoL_Bus_Util = 0.031200 
Either_Row_CoL_Bus_Util = 0.033473 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001293 
queue_avg = 0.741470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594286 n_nop=1535312 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.07007
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1567857i bk1: 2522a 1570287i bk2: 2320a 1573539i bk3: 2112a 1574299i bk4: 2872a 1565879i bk5: 2610a 1568385i bk6: 2624a 1571396i bk7: 2482a 1571321i bk8: 3128a 1565486i bk9: 2962a 1563945i bk10: 2320a 1573144i bk11: 2098a 1572311i bk12: 2264a 1572797i bk13: 1984a 1573551i bk14: 1984a 1577333i bk15: 1780a 1577366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.070070 
total_CMD = 1594286 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1404111 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1594286 
n_nop = 1535312 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001986 
CoL_Bus_Util = 0.035035 
Either_Row_CoL_Bus_Util = 0.036991 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000814 
queue_avg = 0.923262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.923262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594286 n_nop=1541283 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.06207
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1572301i bk1: 2726a 1569907i bk2: 1816a 1576506i bk3: 2284a 1574321i bk4: 2144a 1573385i bk5: 2800a 1568196i bk6: 1976a 1576070i bk7: 2616a 1572361i bk8: 2212a 1571541i bk9: 3074a 1567501i bk10: 1652a 1578274i bk11: 2220a 1573808i bk12: 1600a 1578519i bk13: 2212a 1574389i bk14: 1388a 1582576i bk15: 1940a 1578637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.062069 
total_CMD = 1594286 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1418932 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1594286 
n_nop = 1541283 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002253 
CoL_Bus_Util = 0.031035 
Either_Row_CoL_Bus_Util = 0.033246 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001264 
queue_avg = 0.750856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.750856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594286 n_nop=1535888 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.06946
n_activity=211332 dram_eff=0.524
bk0: 2502a 1570646i bk1: 2728a 1569689i bk2: 2132a 1574472i bk3: 2296a 1573366i bk4: 2590a 1568163i bk5: 2848a 1566506i bk6: 2514a 1571441i bk7: 2592a 1570371i bk8: 2930a 1565338i bk9: 3104a 1564859i bk10: 2110a 1573013i bk11: 2232a 1572212i bk12: 1972a 1573440i bk13: 2240a 1572303i bk14: 1796a 1577706i bk15: 1952a 1578545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.069456 
total_CMD = 1594286 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1407624 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1594286 
n_nop = 1535888 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001933 
CoL_Bus_Util = 0.034728 
Either_Row_CoL_Bus_Util = 0.036630 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000856 
queue_avg = 0.933178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.933178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127848, Miss = 15912, Miss_rate = 0.124, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 154734, Miss = 19928, Miss_rate = 0.129, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 140906, Miss = 19012, Miss_rate = 0.135, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 152722, Miss = 20176, Miss_rate = 0.132, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 153672, Miss = 20120, Miss_rate = 0.131, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 127920, Miss = 15704, Miss_rate = 0.123, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 151582, Miss = 20352, Miss_rate = 0.134, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 142014, Miss = 18898, Miss_rate = 0.133, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 126354, Miss = 15752, Miss_rate = 0.125, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 153810, Miss = 19880, Miss_rate = 0.129, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 141252, Miss = 18896, Miss_rate = 0.134, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 150986, Miss = 19992, Miss_rate = 0.132, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1723800
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1303
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1047915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58746
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1355556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 297878
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1723800
icnt_total_pkts_simt_to_mem=654366
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.8834
	minimum = 5
	maximum = 1293
Network latency average = 56.4249
	minimum = 5
	maximum = 1293
Slowest packet = 2155310
Flit latency average = 54.1054
	minimum = 5
	maximum = 1293
Slowest flit = 2299065
Fragmentation average = 0.00431243
	minimum = 0
	maximum = 212
Injected packet rate average = 0.191994
	minimum = 0.0616689 (at node 0)
	maximum = 0.648808 (at node 21)
Accepted packet rate average = 0.191994
	minimum = 0.066551 (at node 25)
	maximum = 0.294983 (at node 3)
Injected flit rate average = 0.204328
	minimum = 0.0801696 (at node 0)
	maximum = 0.648808 (at node 21)
Accepted flit rate average= 0.204328
	minimum = 0.0912186 (at node 25)
	maximum = 0.294983 (at node 3)
Injected packet length average = 1.06424
Accepted packet length average = 1.06424
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6518 (42 samples)
	minimum = 5 (42 samples)
	maximum = 225.881 (42 samples)
Network latency average = 20.3566 (42 samples)
	minimum = 5 (42 samples)
	maximum = 223.19 (42 samples)
Flit latency average = 19.5531 (42 samples)
	minimum = 5 (42 samples)
	maximum = 222.571 (42 samples)
Fragmentation average = 0.00152092 (42 samples)
	minimum = 0 (42 samples)
	maximum = 66.2381 (42 samples)
Injected packet rate average = 0.0755517 (42 samples)
	minimum = 0.0281643 (42 samples)
	maximum = 0.208499 (42 samples)
Accepted packet rate average = 0.0755517 (42 samples)
	minimum = 0.0257164 (42 samples)
	maximum = 0.114662 (42 samples)
Injected flit rate average = 0.0805896 (42 samples)
	minimum = 0.0366598 (42 samples)
	maximum = 0.208675 (42 samples)
Accepted flit rate average = 0.0805896 (42 samples)
	minimum = 0.0349017 (42 samples)
	maximum = 0.114662 (42 samples)
Injected packet size average = 1.06668 (42 samples)
Accepted packet size average = 1.06668 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 19 sec (439 sec)
gpgpu_simulation_rate = 484089 (inst/sec)
gpgpu_simulation_rate = 2751 (cycle/sec)
gpgpu_silicon_slowdown = 254452x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (17,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1234276
gpu_tot_sim_insn = 212535288
gpu_tot_ipc =     172.1943
gpu_tot_issued_cta = 8989
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.7316% 
max_total_param_size = 0
gpu_stall_dramfull = 152269
gpu_stall_icnt2sh    = 295497
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4095
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7898
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      31.2866 GB/Sec
gpu_total_sim_rate=481939

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3479566
	L1I_total_cache_misses = 51829
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33282
L1D_cache:
	L1D_cache_core[0]: Access = 38358, Miss = 23223, Miss_rate = 0.605, Pending_hits = 2559, Reservation_fails = 16300
	L1D_cache_core[1]: Access = 38406, Miss = 22998, Miss_rate = 0.599, Pending_hits = 2380, Reservation_fails = 15230
	L1D_cache_core[2]: Access = 38807, Miss = 23010, Miss_rate = 0.593, Pending_hits = 2351, Reservation_fails = 13759
	L1D_cache_core[3]: Access = 39285, Miss = 23725, Miss_rate = 0.604, Pending_hits = 2368, Reservation_fails = 12854
	L1D_cache_core[4]: Access = 38858, Miss = 22991, Miss_rate = 0.592, Pending_hits = 2613, Reservation_fails = 10369
	L1D_cache_core[5]: Access = 38810, Miss = 23625, Miss_rate = 0.609, Pending_hits = 2362, Reservation_fails = 13132
	L1D_cache_core[6]: Access = 38426, Miss = 22673, Miss_rate = 0.590, Pending_hits = 2485, Reservation_fails = 10289
	L1D_cache_core[7]: Access = 38331, Miss = 22908, Miss_rate = 0.598, Pending_hits = 2972, Reservation_fails = 13985
	L1D_cache_core[8]: Access = 38777, Miss = 23563, Miss_rate = 0.608, Pending_hits = 2624, Reservation_fails = 14266
	L1D_cache_core[9]: Access = 38602, Miss = 23192, Miss_rate = 0.601, Pending_hits = 2624, Reservation_fails = 12867
	L1D_cache_core[10]: Access = 38503, Miss = 22852, Miss_rate = 0.594, Pending_hits = 2474, Reservation_fails = 12063
	L1D_cache_core[11]: Access = 38824, Miss = 23150, Miss_rate = 0.596, Pending_hits = 2495, Reservation_fails = 13928
	L1D_cache_core[12]: Access = 38297, Miss = 23173, Miss_rate = 0.605, Pending_hits = 2567, Reservation_fails = 14930
	L1D_cache_core[13]: Access = 38776, Miss = 23331, Miss_rate = 0.602, Pending_hits = 2741, Reservation_fails = 12209
	L1D_cache_core[14]: Access = 38886, Miss = 23575, Miss_rate = 0.606, Pending_hits = 2423, Reservation_fails = 11672
	L1D_total_cache_accesses = 579946
	L1D_total_cache_misses = 347989
	L1D_total_cache_miss_rate = 0.6000
	L1D_total_cache_pending_hits = 38038
	L1D_total_cache_reservation_fails = 197853
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210321
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 338905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 197755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210231
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3427737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51829
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33282
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 430992
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148954
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3479566

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 174128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23499
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33282
ctas_completed 8989, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30900, 24333, 11067, 11067, 11067, 11067, 11067, 11067, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 
gpgpu_n_tot_thrd_icount = 220139424
gpgpu_n_tot_w_icount = 6879357
gpgpu_n_stall_shd_mem = 383911
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 338905
gpgpu_n_mem_write_global = 148954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 2383264
gpgpu_n_shmem_insn = 77378888
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84392
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23327
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1379165	W0_Idle:8796223	W0_Scoreboard:7860857	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:409062	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3509433	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2711240 {8:338905,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10724688 {72:148954,}
traffic_breakdown_coretomem[INST_ACC_R] = 140768 {8:17596,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54224800 {40:1355620,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383264 {8:297908,}
traffic_breakdown_memtocore[INST_ACC_R] = 2815360 {40:70384,}
maxmflatency = 1460 
max_icnt2mem_latency = 1479 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	947291 	576555 	123056 	6656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16534 	852 	180 	430292 	24662 	22713 	8862 	1165 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	175998 	223996 	211211 	270138 	595306 	176697 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	958 	368 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6556      5487      6153      5665      4986      4246      5664      4493      4728      3732      5054      5057      4599      4685      5681      5409
dram[1]:       5244      4730      5191      5028      4716      4027      5395      4398      4179      3414      4804      4189      4249      3817      4710      4663
dram[2]:       5239      6317      5332      6355      4063      4823      4230      5616      3658      4471      4337      5116      4121      4326      4963      5645
dram[3]:       5462      4795      5340      4870      4349      4241      4773      5232      3648      4087      4331      4772      3977      4026      4772      4551
dram[4]:       7245      5506      6661      5817      5173      4301      5560      4613      4706      3768      4938      5290      4677      4553      5857      5617
dram[5]:       5289      5338      5128      5305      4510      4280      5106      4753      4253      3576      4681      4395      4381      4028      4795      5005
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1355       727      1460       926      1457       962       997       977      1130      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1398       964      1021      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629206 n_nop=1575868 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.06104
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1607367i bk1: 2760a 1605023i bk2: 1822a 1611729i bk3: 2288a 1609322i bk4: 2184a 1606892i bk5: 2796a 1603053i bk6: 1990a 1610643i bk7: 2616a 1607671i bk8: 2250a 1605893i bk9: 3072a 1601757i bk10: 1674a 1612506i bk11: 2224a 1608601i bk12: 1612a 1614356i bk13: 2212a 1609801i bk14: 1392a 1617051i bk15: 1944a 1612921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061037 
total_CMD = 1629206 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1451692 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1629206 
n_nop = 1575868 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002260 
CoL_Bus_Util = 0.030519 
Either_Row_CoL_Bus_Util = 0.032739 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001219 
queue_avg = 0.743967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.743967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629206 n_nop=1570296 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06849
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1604607i bk1: 2840a 1603395i bk2: 2136a 1608308i bk3: 2296a 1608401i bk4: 2600a 1601203i bk5: 2872a 1600650i bk6: 2510a 1606199i bk7: 2592a 1605297i bk8: 2956a 1599848i bk9: 3128a 1599682i bk10: 2186a 1607851i bk11: 2232a 1608495i bk12: 1968a 1608744i bk13: 2264a 1606842i bk14: 1812a 1612988i bk15: 1952a 1612391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.068492 
total_CMD = 1629206 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1439355 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1629206 
n_nop = 1570296 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001948 
CoL_Bus_Util = 0.034246 
Either_Row_CoL_Bus_Util = 0.036159 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000985 
queue_avg = 0.910855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.910855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629206 n_nop=1575840 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.06106
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1605660i bk1: 2148a 1607773i bk2: 2308a 1609241i bk3: 1796a 1611073i bk4: 2808a 1603979i bk5: 2174a 1607983i bk6: 2640a 1606873i bk7: 1958a 1610096i bk8: 3078a 1602072i bk9: 2242a 1606664i bk10: 2308a 1609210i bk11: 1592a 1612702i bk12: 2220a 1608731i bk13: 1608a 1613811i bk14: 1972a 1613500i bk15: 1354a 1616965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.061062 
total_CMD = 1629206 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1451813 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1629206 
n_nop = 1575840 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002267 
CoL_Bus_Util = 0.030531 
Either_Row_CoL_Bus_Util = 0.032756 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001293 
queue_avg = 0.725577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.725577
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629206 n_nop=1570232 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.06857
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1602777i bk1: 2522a 1605207i bk2: 2320a 1608459i bk3: 2112a 1609219i bk4: 2872a 1600799i bk5: 2610a 1603305i bk6: 2624a 1606316i bk7: 2482a 1606241i bk8: 3128a 1600406i bk9: 2962a 1598865i bk10: 2320a 1608064i bk11: 2098a 1607231i bk12: 2264a 1607717i bk13: 1984a 1608471i bk14: 1984a 1612253i bk15: 1780a 1612286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.068568 
total_CMD = 1629206 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1439031 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1629206 
n_nop = 1570232 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001943 
CoL_Bus_Util = 0.034284 
Either_Row_CoL_Bus_Util = 0.036198 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000814 
queue_avg = 0.903473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.903473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629206 n_nop=1576203 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.06074
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1607221i bk1: 2726a 1604827i bk2: 1816a 1611426i bk3: 2284a 1609241i bk4: 2144a 1608305i bk5: 2800a 1603116i bk6: 1976a 1610990i bk7: 2616a 1607281i bk8: 2212a 1606461i bk9: 3074a 1602421i bk10: 1652a 1613194i bk11: 2220a 1608728i bk12: 1600a 1613439i bk13: 2212a 1609309i bk14: 1388a 1617496i bk15: 1940a 1613557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.060739 
total_CMD = 1629206 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1453852 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1629206 
n_nop = 1576203 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002205 
CoL_Bus_Util = 0.030369 
Either_Row_CoL_Bus_Util = 0.032533 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001264 
queue_avg = 0.734762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.734762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629206 n_nop=1570808 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.06797
n_activity=211332 dram_eff=0.524
bk0: 2502a 1605566i bk1: 2728a 1604609i bk2: 2132a 1609392i bk3: 2296a 1608286i bk4: 2590a 1603083i bk5: 2848a 1601426i bk6: 2514a 1606361i bk7: 2592a 1605291i bk8: 2930a 1600258i bk9: 3104a 1599779i bk10: 2110a 1607933i bk11: 2232a 1607132i bk12: 1972a 1608360i bk13: 2240a 1607223i bk14: 1796a 1612626i bk15: 1952a 1613465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.067967 
total_CMD = 1629206 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1442544 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1629206 
n_nop = 1570808 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001892 
CoL_Bus_Util = 0.033983 
Either_Row_CoL_Bus_Util = 0.035844 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000856 
queue_avg = 0.913176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.913176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127856, Miss = 15912, Miss_rate = 0.124, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 154734, Miss = 19928, Miss_rate = 0.129, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 140914, Miss = 19012, Miss_rate = 0.135, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 152756, Miss = 20176, Miss_rate = 0.132, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 153680, Miss = 20120, Miss_rate = 0.131, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 127920, Miss = 15704, Miss_rate = 0.123, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 151620, Miss = 20352, Miss_rate = 0.134, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 142014, Miss = 18898, Miss_rate = 0.133, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 126362, Miss = 15752, Miss_rate = 0.125, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 153810, Miss = 19880, Miss_rate = 0.129, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 141260, Miss = 18896, Miss_rate = 0.134, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 151016, Miss = 19992, Miss_rate = 0.132, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1723942
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1303
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1047979
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58794
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1355620
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 297908
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70384
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1723942
icnt_total_pkts_simt_to_mem=654424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2229363
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2378166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 6)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 6)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2716 (43 samples)
	minimum = 5 (43 samples)
	maximum = 220.907 (43 samples)
Network latency average = 20.0014 (43 samples)
	minimum = 5 (43 samples)
	maximum = 218.14 (43 samples)
Flit latency average = 19.2147 (43 samples)
	minimum = 5 (43 samples)
	maximum = 217.512 (43 samples)
Fragmentation average = 0.00148555 (43 samples)
	minimum = 0 (43 samples)
	maximum = 64.6977 (43 samples)
Injected packet rate average = 0.0738007 (43 samples)
	minimum = 0.0275093 (43 samples)
	maximum = 0.203688 (43 samples)
Accepted packet rate average = 0.0738007 (43 samples)
	minimum = 0.0251183 (43 samples)
	maximum = 0.11212 (43 samples)
Injected flit rate average = 0.0787219 (43 samples)
	minimum = 0.0358072 (43 samples)
	maximum = 0.203873 (43 samples)
Accepted flit rate average = 0.0787219 (43 samples)
	minimum = 0.03409 (43 samples)
	maximum = 0.11212 (43 samples)
Injected packet size average = 1.06668 (43 samples)
Accepted packet size average = 1.06668 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 21 sec (441 sec)
gpgpu_simulation_rate = 481939 (inst/sec)
gpgpu_simulation_rate = 2798 (cycle/sec)
gpgpu_silicon_slowdown = 250178x
GPGPU-Sim uArch: Shader 7 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 44 '_Z13lud_perimeterPfii'
Destroy streams for kernel 44: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 25852
gpu_sim_insn = 334560
gpu_ipc =      12.9414
gpu_tot_sim_cycle = 1260128
gpu_tot_sim_insn = 212869848
gpu_tot_ipc =     168.9272
gpu_tot_issued_cta = 9006
gpu_occupancy = 2.3535% 
gpu_tot_occupancy = 33.7682% 
max_total_param_size = 0
gpu_stall_dramfull = 152269
gpu_stall_icnt2sh    = 295497
partiton_level_parallism =       0.0953
partiton_level_parallism_total  =       0.4031
partiton_level_parallism_util =       1.0521
partiton_level_parallism_util_total  =       1.7837
L2_BW  =       7.6267 GB/Sec
L2_BW_total  =      30.8012 GB/Sec
gpu_total_sim_rate=478359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3489936
	L1I_total_cache_misses = 53145
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33282
L1D_cache:
	L1D_cache_core[0]: Access = 38437, Miss = 23271, Miss_rate = 0.605, Pending_hits = 2559, Reservation_fails = 16300
	L1D_cache_core[1]: Access = 38485, Miss = 23046, Miss_rate = 0.599, Pending_hits = 2380, Reservation_fails = 15230
	L1D_cache_core[2]: Access = 38886, Miss = 23058, Miss_rate = 0.593, Pending_hits = 2351, Reservation_fails = 13759
	L1D_cache_core[3]: Access = 39364, Miss = 23773, Miss_rate = 0.604, Pending_hits = 2368, Reservation_fails = 12854
	L1D_cache_core[4]: Access = 38937, Miss = 23039, Miss_rate = 0.592, Pending_hits = 2613, Reservation_fails = 10369
	L1D_cache_core[5]: Access = 38889, Miss = 23673, Miss_rate = 0.609, Pending_hits = 2362, Reservation_fails = 13132
	L1D_cache_core[6]: Access = 38505, Miss = 22721, Miss_rate = 0.590, Pending_hits = 2485, Reservation_fails = 10289
	L1D_cache_core[7]: Access = 38489, Miss = 22972, Miss_rate = 0.597, Pending_hits = 2980, Reservation_fails = 13985
	L1D_cache_core[8]: Access = 38935, Miss = 23643, Miss_rate = 0.607, Pending_hits = 2640, Reservation_fails = 14266
	L1D_cache_core[9]: Access = 38681, Miss = 23240, Miss_rate = 0.601, Pending_hits = 2624, Reservation_fails = 12867
	L1D_cache_core[10]: Access = 38582, Miss = 22900, Miss_rate = 0.594, Pending_hits = 2474, Reservation_fails = 12063
	L1D_cache_core[11]: Access = 38903, Miss = 23198, Miss_rate = 0.596, Pending_hits = 2495, Reservation_fails = 13928
	L1D_cache_core[12]: Access = 38376, Miss = 23221, Miss_rate = 0.605, Pending_hits = 2567, Reservation_fails = 14930
	L1D_cache_core[13]: Access = 38855, Miss = 23379, Miss_rate = 0.602, Pending_hits = 2741, Reservation_fails = 12209
	L1D_cache_core[14]: Access = 38965, Miss = 23623, Miss_rate = 0.606, Pending_hits = 2423, Reservation_fails = 11672
	L1D_total_cache_accesses = 581289
	L1D_total_cache_misses = 348757
	L1D_total_cache_miss_rate = 0.6000
	L1D_total_cache_pending_hits = 38062
	L1D_total_cache_reservation_fails = 197853
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 210474
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 339673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 197755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3436791
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 53145
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33282
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 431808
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149481
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3489936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 174128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23499
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33282
ctas_completed 9006, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32106, 24333, 11067, 11067, 11067, 11067, 11067, 11067, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 
gpgpu_n_tot_thrd_icount = 220795488
gpgpu_n_tot_w_icount = 6899859
gpgpu_n_stall_shd_mem = 387719
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 339673
gpgpu_n_mem_write_global = 149481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6908928
gpgpu_n_store_insn = 2391696
gpgpu_n_shmem_insn = 77487144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6699168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23327
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1381112	W0_Idle:9326027	W0_Scoreboard:8072724	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6431184
single_issue_nums: WS0:3527523	WS1:3372336	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2717384 {8:339673,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10762632 {72:149481,}
traffic_breakdown_coretomem[INST_ACC_R] = 150120 {8:18765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54347680 {40:1358692,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2391696 {8:298962,}
traffic_breakdown_memtocore[INST_ACC_R] = 3002400 {40:75060,}
maxmflatency = 1460 
max_icnt2mem_latency = 1479 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 272 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	951417 	576555 	123056 	6656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17669 	880 	186 	431587 	24662 	22713 	8862 	1165 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	179788 	224328 	211215 	270138 	595306 	176697 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	989 	368 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6556      5487      6175      5681      4986      4246      5664      4493      4728      3732      5054      5057      4599      4685      5681      5409
dram[1]:       5244      4736      5208      5098      4716      4037      5395      4409      4179      3423      4804      4197      4249      3823      4710      4670
dram[2]:       5239      6317      5347      6380      4063      4823      4230      5616      3658      4471      4337      5116      4121      4326      4963      5645
dram[3]:       5468      4795      5400      4889      4358      4241      4783      5232      3656      4087      4339      4772      3983      4026      4779      4551
dram[4]:       7245      5506      6683      5835      5173      4301      5560      4613      4706      3768      4938      5290      4677      4553      5857      5617
dram[5]:       5289      5344      5144      5369      4510      4290      5106      4764      4253      3585      4681      4404      4381      4034      4795      5012
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1051      1063      1134      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1355       727      1460       926      1457       962       997       977      1130      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1398       964      1021      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1663330 n_nop=1609992 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.05978
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1641491i bk1: 2760a 1639147i bk2: 1822a 1645853i bk3: 2288a 1643446i bk4: 2184a 1641016i bk5: 2796a 1637177i bk6: 1990a 1644767i bk7: 2616a 1641795i bk8: 2250a 1640017i bk9: 3072a 1635881i bk10: 1674a 1646630i bk11: 2224a 1642725i bk12: 1612a 1648480i bk13: 2212a 1643925i bk14: 1392a 1651175i bk15: 1944a 1647045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059785 
total_CMD = 1663330 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1485816 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1663330 
n_nop = 1609992 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002214 
CoL_Bus_Util = 0.029892 
Either_Row_CoL_Bus_Util = 0.032067 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001219 
queue_avg = 0.728704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.728704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1663330 n_nop=1604420 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06709
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1638731i bk1: 2840a 1637519i bk2: 2136a 1642432i bk3: 2296a 1642525i bk4: 2600a 1635327i bk5: 2872a 1634774i bk6: 2510a 1640323i bk7: 2592a 1639421i bk8: 2956a 1633972i bk9: 3128a 1633806i bk10: 2186a 1641975i bk11: 2232a 1642619i bk12: 1968a 1642868i bk13: 2264a 1640966i bk14: 1812a 1647112i bk15: 1952a 1646515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.067087 
total_CMD = 1663330 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1473479 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1663330 
n_nop = 1604420 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001908 
CoL_Bus_Util = 0.033544 
Either_Row_CoL_Bus_Util = 0.035417 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000985 
queue_avg = 0.892168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.892168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1663330 n_nop=1609964 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05981
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1639784i bk1: 2148a 1641897i bk2: 2308a 1643365i bk3: 1796a 1645197i bk4: 2808a 1638103i bk5: 2174a 1642107i bk6: 2640a 1640997i bk7: 1958a 1644220i bk8: 3078a 1636196i bk9: 2242a 1640788i bk10: 2308a 1643334i bk11: 1592a 1646826i bk12: 2220a 1642855i bk13: 1608a 1647935i bk14: 1972a 1647624i bk15: 1354a 1651089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.059809 
total_CMD = 1663330 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1485937 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1663330 
n_nop = 1609964 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.029904 
Either_Row_CoL_Bus_Util = 0.032084 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001293 
queue_avg = 0.710692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.710692
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1663330 n_nop=1604356 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.06716
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1636901i bk1: 2522a 1639331i bk2: 2320a 1642583i bk3: 2112a 1643343i bk4: 2872a 1634923i bk5: 2610a 1637429i bk6: 2624a 1640440i bk7: 2482a 1640365i bk8: 3128a 1634530i bk9: 2962a 1632989i bk10: 2320a 1642188i bk11: 2098a 1641355i bk12: 2264a 1641841i bk13: 1984a 1642595i bk14: 1984a 1646377i bk15: 1780a 1646410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.067162 
total_CMD = 1663330 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1473155 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1663330 
n_nop = 1604356 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001903 
CoL_Bus_Util = 0.033581 
Either_Row_CoL_Bus_Util = 0.035455 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000814 
queue_avg = 0.884938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.884938
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1663330 n_nop=1610327 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05949
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1641345i bk1: 2726a 1638951i bk2: 1816a 1645550i bk3: 2284a 1643365i bk4: 2144a 1642429i bk5: 2800a 1637240i bk6: 1976a 1645114i bk7: 2616a 1641405i bk8: 2212a 1640585i bk9: 3074a 1636545i bk10: 1652a 1647318i bk11: 2220a 1642852i bk12: 1600a 1647563i bk13: 2212a 1643433i bk14: 1388a 1651620i bk15: 1940a 1647681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.059493 
total_CMD = 1663330 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1487976 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1663330 
n_nop = 1610327 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002160 
CoL_Bus_Util = 0.029746 
Either_Row_CoL_Bus_Util = 0.031866 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001264 
queue_avg = 0.719688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.719688
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1663330 n_nop=1604932 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.06657
n_activity=211332 dram_eff=0.524
bk0: 2502a 1639690i bk1: 2728a 1638733i bk2: 2132a 1643516i bk3: 2296a 1642410i bk4: 2590a 1637207i bk5: 2848a 1635550i bk6: 2514a 1640485i bk7: 2592a 1639415i bk8: 2930a 1634382i bk9: 3104a 1633903i bk10: 2110a 1642057i bk11: 2232a 1641256i bk12: 1972a 1642484i bk13: 2240a 1641347i bk14: 1796a 1646750i bk15: 1952a 1647589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.066572 
total_CMD = 1663330 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1476668 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1663330 
n_nop = 1604932 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.033286 
Either_Row_CoL_Bus_Util = 0.035109 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000856 
queue_avg = 0.894442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.894442

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128396, Miss = 15912, Miss_rate = 0.124, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 155334, Miss = 19928, Miss_rate = 0.128, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 141394, Miss = 19012, Miss_rate = 0.134, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 154266, Miss = 20176, Miss_rate = 0.131, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 154160, Miss = 20120, Miss_rate = 0.131, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 128416, Miss = 15704, Miss_rate = 0.122, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 152956, Miss = 20352, Miss_rate = 0.133, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 142510, Miss = 18898, Miss_rate = 0.133, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 126842, Miss = 15752, Miss_rate = 0.124, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 154306, Miss = 19880, Miss_rate = 0.129, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 141796, Miss = 18896, Miss_rate = 0.133, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 152368, Miss = 19992, Miss_rate = 0.131, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1732744
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1296
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1051051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 295380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63470
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1358692
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 298962
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75060
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1732744
icnt_total_pkts_simt_to_mem=657415
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.15383
	minimum = 5
	maximum = 18
Network latency average = 5.15045
	minimum = 5
	maximum = 18
Slowest packet = 2229417
Flit latency average = 5.111
	minimum = 5
	maximum = 18
Slowest flit = 2378371
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0161403
	minimum = 0.00603435 (at node 6)
	maximum = 0.0584094 (at node 18)
Accepted packet rate average = 0.0161403
	minimum = 0.00502862 (at node 17)
	maximum = 0.0292434 (at node 8)
Injected flit rate average = 0.0168953
	minimum = 0.00723348 (at node 6)
	maximum = 0.0584094 (at node 18)
Accepted flit rate average= 0.0168953
	minimum = 0.00580226 (at node 17)
	maximum = 0.0292434 (at node 8)
Injected packet length average = 1.04678
Accepted packet length average = 1.04678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9053 (44 samples)
	minimum = 5 (44 samples)
	maximum = 216.295 (44 samples)
Network latency average = 19.6639 (44 samples)
	minimum = 5 (44 samples)
	maximum = 213.591 (44 samples)
Flit latency average = 18.8941 (44 samples)
	minimum = 5 (44 samples)
	maximum = 212.977 (44 samples)
Fragmentation average = 0.00145179 (44 samples)
	minimum = 0 (44 samples)
	maximum = 63.2273 (44 samples)
Injected packet rate average = 0.0724903 (44 samples)
	minimum = 0.0270212 (44 samples)
	maximum = 0.200387 (44 samples)
Accepted packet rate average = 0.0724903 (44 samples)
	minimum = 0.0246618 (44 samples)
	maximum = 0.110236 (44 samples)
Injected flit rate average = 0.0773167 (44 samples)
	minimum = 0.0351578 (44 samples)
	maximum = 0.200567 (44 samples)
Accepted flit rate average = 0.0773167 (44 samples)
	minimum = 0.0334471 (44 samples)
	maximum = 0.110236 (44 samples)
Injected packet size average = 1.06658 (44 samples)
Accepted packet size average = 1.06658 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 25 sec (445 sec)
gpgpu_simulation_rate = 478359 (inst/sec)
gpgpu_simulation_rate = 2831 (cycle/sec)
gpgpu_silicon_slowdown = 247262x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (17,17,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 45 '_Z12lud_internalPfii'
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 13347
gpu_sim_insn = 6880512
gpu_ipc =     515.5100
gpu_tot_sim_cycle = 1273475
gpu_tot_sim_insn = 219750360
gpu_tot_ipc =     172.5596
gpu_tot_issued_cta = 9295
gpu_occupancy = 75.5370% 
gpu_tot_occupancy = 34.3901% 
max_total_param_size = 0
gpu_stall_dramfull = 161949
gpu_stall_icnt2sh    = 305092
partiton_level_parallism =       1.2269
partiton_level_parallism_total  =       0.4117
partiton_level_parallism_util =       1.8613
partiton_level_parallism_util_total  =       1.7860
L2_BW  =      94.4133 GB/Sec
L2_BW_total  =      31.4679 GB/Sec
gpu_total_sim_rate=480854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3598600
	L1I_total_cache_misses = 54559
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33460
L1D_cache:
	L1D_cache_core[0]: Access = 39717, Miss = 24036, Miss_rate = 0.605, Pending_hits = 2618, Reservation_fails = 17407
	L1D_cache_core[1]: Access = 39701, Miss = 23859, Miss_rate = 0.601, Pending_hits = 2445, Reservation_fails = 15609
	L1D_cache_core[2]: Access = 39974, Miss = 23804, Miss_rate = 0.595, Pending_hits = 2390, Reservation_fails = 15980
	L1D_cache_core[3]: Access = 40516, Miss = 24481, Miss_rate = 0.604, Pending_hits = 2421, Reservation_fails = 14543
	L1D_cache_core[4]: Access = 40089, Miss = 23859, Miss_rate = 0.595, Pending_hits = 2654, Reservation_fails = 12476
	L1D_cache_core[5]: Access = 40169, Miss = 24475, Miss_rate = 0.609, Pending_hits = 2452, Reservation_fails = 14255
	L1D_cache_core[6]: Access = 39721, Miss = 23513, Miss_rate = 0.592, Pending_hits = 2516, Reservation_fails = 11466
	L1D_cache_core[7]: Access = 39833, Miss = 23833, Miss_rate = 0.598, Pending_hits = 3003, Reservation_fails = 14397
	L1D_cache_core[8]: Access = 40279, Miss = 24531, Miss_rate = 0.609, Pending_hits = 2686, Reservation_fails = 14760
	L1D_cache_core[9]: Access = 39897, Miss = 23994, Miss_rate = 0.601, Pending_hits = 2709, Reservation_fails = 13810
	L1D_cache_core[10]: Access = 39926, Miss = 23749, Miss_rate = 0.595, Pending_hits = 2544, Reservation_fails = 12876
	L1D_cache_core[11]: Access = 40247, Miss = 24002, Miss_rate = 0.596, Pending_hits = 2553, Reservation_fails = 14439
	L1D_cache_core[12]: Access = 39592, Miss = 24035, Miss_rate = 0.607, Pending_hits = 2624, Reservation_fails = 15917
	L1D_cache_core[13]: Access = 40007, Miss = 24069, Miss_rate = 0.602, Pending_hits = 2807, Reservation_fails = 12403
	L1D_cache_core[14]: Access = 40117, Miss = 24394, Miss_rate = 0.608, Pending_hits = 2493, Reservation_fails = 12566
	L1D_total_cache_accesses = 599785
	L1D_total_cache_misses = 360634
	L1D_total_cache_miss_rate = 0.6013
	L1D_total_cache_pending_hits = 38915
	L1D_total_cache_reservation_fails = 212904
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 217410
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 351350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 212804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3544041
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54559
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33460
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 445680
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154105
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3598600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 185067
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27608
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 100
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33460
ctas_completed 9295, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32571, 24798, 11532, 11532, 11532, 11532, 11532, 11532, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 227676000
gpgpu_n_tot_w_icount = 7114875
gpgpu_n_stall_shd_mem = 398639
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 351350
gpgpu_n_mem_write_global = 154105
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7130880
gpgpu_n_store_insn = 2465680
gpgpu_n_shmem_insn = 80002600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1428087	W0_Idle:9332251	W0_Scoreboard:8192671	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3635031	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2810800 {8:351350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11095560 {72:154105,}
traffic_breakdown_coretomem[INST_ACC_R] = 150720 {8:18840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56216000 {40:1405400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465680 {8:308210,}
traffic_breakdown_memtocore[INST_ACC_R] = 3014400 {40:75360,}
maxmflatency = 1520 
max_icnt2mem_latency = 1479 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 273 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	985113 	591162 	129344 	8021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17731 	893 	186 	444775 	25719 	23787 	9687 	1198 	334 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183457 	231301 	218018 	277967 	622369 	180316 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1001 	379 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6595      5514      6517      5926      5053      4300      5739      4551      4796      3774      5123      5094      4649      4713      5736      5442
dram[1]:       5278      4970      5535      5876      4768      4462      5452      4952      4228      3871      4847      4487      4285      4107      4749      4991
dram[2]:       5266      6356      5589      6852      4111      4888      4280      5694      3697      4540      4374      5182      4151      4378      4999      5700
dram[3]:       5612      4831      5947      5325      4756      4297      5294      5296      4070      4141      4550      4813      4191      4061      5032      4591
dram[4]:       7285      5533      7020      6150      5241      4356      5631      4674      4773      3813      5005      5327      4728      4584      5911      5654
dram[5]:       5324      5638      5484      6335      4566      4836      5167      5419      4307      4058      4728      4726      4416      4355      4834      5408
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1361      1063      1360      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1452       964      1448      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680947 n_nop=1627609 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.05916
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1659108i bk1: 2760a 1656764i bk2: 1822a 1663470i bk3: 2288a 1661063i bk4: 2184a 1658633i bk5: 2796a 1654794i bk6: 1990a 1662384i bk7: 2616a 1659412i bk8: 2250a 1657634i bk9: 3072a 1653498i bk10: 1674a 1664247i bk11: 2224a 1660342i bk12: 1612a 1666097i bk13: 2212a 1661542i bk14: 1392a 1668792i bk15: 1944a 1664662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059158 
total_CMD = 1680947 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1503433 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1680947 
n_nop = 1627609 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002190 
CoL_Bus_Util = 0.029579 
Either_Row_CoL_Bus_Util = 0.031731 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001219 
queue_avg = 0.721067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.721067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680947 n_nop=1622037 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06638
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1656348i bk1: 2840a 1655136i bk2: 2136a 1660049i bk3: 2296a 1660142i bk4: 2600a 1652944i bk5: 2872a 1652391i bk6: 2510a 1657940i bk7: 2592a 1657038i bk8: 2956a 1651589i bk9: 3128a 1651423i bk10: 2186a 1659592i bk11: 2232a 1660236i bk12: 1968a 1660485i bk13: 2264a 1658583i bk14: 1812a 1664729i bk15: 1952a 1664132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.066384 
total_CMD = 1680947 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1491096 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1680947 
n_nop = 1622037 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001888 
CoL_Bus_Util = 0.033192 
Either_Row_CoL_Bus_Util = 0.035046 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000985 
queue_avg = 0.882818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.882818
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680947 n_nop=1627581 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05918
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1657401i bk1: 2148a 1659514i bk2: 2308a 1660982i bk3: 1796a 1662814i bk4: 2808a 1655720i bk5: 2174a 1659724i bk6: 2640a 1658614i bk7: 1958a 1661837i bk8: 3078a 1653813i bk9: 2242a 1658405i bk10: 2308a 1660951i bk11: 1592a 1664443i bk12: 2220a 1660472i bk13: 1608a 1665552i bk14: 1972a 1665241i bk15: 1354a 1668706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.059182 
total_CMD = 1680947 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1503554 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1680947 
n_nop = 1627581 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002198 
CoL_Bus_Util = 0.029591 
Either_Row_CoL_Bus_Util = 0.031748 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001293 
queue_avg = 0.703243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.703243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680947 n_nop=1621973 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.06646
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1654518i bk1: 2522a 1656948i bk2: 2320a 1660200i bk3: 2112a 1660960i bk4: 2872a 1652540i bk5: 2610a 1655046i bk6: 2624a 1658057i bk7: 2482a 1657982i bk8: 3128a 1652147i bk9: 2962a 1650606i bk10: 2320a 1659805i bk11: 2098a 1658972i bk12: 2264a 1659458i bk13: 1984a 1660212i bk14: 1984a 1663994i bk15: 1780a 1664027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.066458 
total_CMD = 1680947 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1490772 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1680947 
n_nop = 1621973 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001883 
CoL_Bus_Util = 0.033229 
Either_Row_CoL_Bus_Util = 0.035084 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000814 
queue_avg = 0.875664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.875664
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680947 n_nop=1627944 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05887
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1658962i bk1: 2726a 1656568i bk2: 1816a 1663167i bk3: 2284a 1660982i bk4: 2144a 1660046i bk5: 2800a 1654857i bk6: 1976a 1662731i bk7: 2616a 1659022i bk8: 2212a 1658202i bk9: 3074a 1654162i bk10: 1652a 1664935i bk11: 2220a 1660469i bk12: 1600a 1665180i bk13: 2212a 1661050i bk14: 1388a 1669237i bk15: 1940a 1665298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.058869 
total_CMD = 1680947 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1505593 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1680947 
n_nop = 1627944 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002137 
CoL_Bus_Util = 0.029435 
Either_Row_CoL_Bus_Util = 0.031532 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001264 
queue_avg = 0.712146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.712146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680947 n_nop=1622549 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.06587
n_activity=211332 dram_eff=0.524
bk0: 2502a 1657307i bk1: 2728a 1656350i bk2: 2132a 1661133i bk3: 2296a 1660027i bk4: 2590a 1654824i bk5: 2848a 1653167i bk6: 2514a 1658102i bk7: 2592a 1657032i bk8: 2930a 1651999i bk9: 3104a 1651520i bk10: 2110a 1659674i bk11: 2232a 1658873i bk12: 1972a 1660101i bk13: 2240a 1658964i bk14: 1796a 1664367i bk15: 1952a 1665206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.065875 
total_CMD = 1680947 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1494285 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1680947 
n_nop = 1622549 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001833 
CoL_Bus_Util = 0.032937 
Either_Row_CoL_Bus_Util = 0.034741 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000856 
queue_avg = 0.885068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.885068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131768, Miss = 15912, Miss_rate = 0.121, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 158686, Miss = 19928, Miss_rate = 0.126, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 144738, Miss = 19012, Miss_rate = 0.131, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 162578, Miss = 20176, Miss_rate = 0.124, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 157508, Miss = 20120, Miss_rate = 0.128, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 132120, Miss = 15704, Miss_rate = 0.119, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 161306, Miss = 20352, Miss_rate = 0.126, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 146186, Miss = 18898, Miss_rate = 0.129, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 130214, Miss = 15752, Miss_rate = 0.121, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 157930, Miss = 19880, Miss_rate = 0.126, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 145132, Miss = 18896, Miss_rate = 0.130, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 160834, Miss = 19992, Miss_rate = 0.124, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1789000
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1097759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63770
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1405400
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 308210
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1789000
icnt_total_pkts_simt_to_mem=678415
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.3261
	minimum = 5
	maximum = 1191
Network latency average = 50.4539
	minimum = 5
	maximum = 1191
Slowest packet = 2248269
Flit latency average = 48.0439
	minimum = 5
	maximum = 1191
Slowest flit = 2397750
Fragmentation average = 0.00490142
	minimum = 0
	maximum = 171
Injected packet rate average = 0.201549
	minimum = 0.0736495 (at node 13)
	maximum = 0.6343 (at node 26)
Accepted packet rate average = 0.201549
	minimum = 0.076122 (at node 25)
	maximum = 0.315577 (at node 8)
Injected flit rate average = 0.21438
	minimum = 0.0944032 (at node 2)
	maximum = 0.6343 (at node 26)
Accepted flit rate average= 0.21438
	minimum = 0.103394 (at node 25)
	maximum = 0.315577 (at node 8)
Injected packet length average = 1.06366
Accepted packet length average = 1.06366
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.648 (45 samples)
	minimum = 5 (45 samples)
	maximum = 237.956 (45 samples)
Network latency average = 20.3481 (45 samples)
	minimum = 5 (45 samples)
	maximum = 235.311 (45 samples)
Flit latency average = 19.5419 (45 samples)
	minimum = 5 (45 samples)
	maximum = 234.711 (45 samples)
Fragmentation average = 0.00152844 (45 samples)
	minimum = 0 (45 samples)
	maximum = 65.6222 (45 samples)
Injected packet rate average = 0.0753582 (45 samples)
	minimum = 0.0280574 (45 samples)
	maximum = 0.210029 (45 samples)
Accepted packet rate average = 0.0753582 (45 samples)
	minimum = 0.0258053 (45 samples)
	maximum = 0.1148 (45 samples)
Injected flit rate average = 0.0803626 (45 samples)
	minimum = 0.0364744 (45 samples)
	maximum = 0.210206 (45 samples)
Accepted flit rate average = 0.0803626 (45 samples)
	minimum = 0.0350015 (45 samples)
	maximum = 0.1148 (45 samples)
Injected packet size average = 1.06641 (45 samples)
Accepted packet size average = 1.06641 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 37 sec (457 sec)
gpgpu_simulation_rate = 480854 (inst/sec)
gpgpu_simulation_rate = 2786 (cycle/sec)
gpgpu_silicon_slowdown = 251256x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1299930
gpu_tot_sim_insn = 219770240
gpu_tot_ipc =     169.0631
gpu_tot_issued_cta = 9296
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.3247% 
max_total_param_size = 0
gpu_stall_dramfull = 161949
gpu_stall_icnt2sh    = 305092
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4034
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7859
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      30.8300 GB/Sec
gpu_total_sim_rate=478802

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3600272
	L1I_total_cache_misses = 54571
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33460
L1D_cache:
	L1D_cache_core[0]: Access = 39717, Miss = 24036, Miss_rate = 0.605, Pending_hits = 2618, Reservation_fails = 17407
	L1D_cache_core[1]: Access = 39701, Miss = 23859, Miss_rate = 0.601, Pending_hits = 2445, Reservation_fails = 15609
	L1D_cache_core[2]: Access = 39974, Miss = 23804, Miss_rate = 0.595, Pending_hits = 2390, Reservation_fails = 15980
	L1D_cache_core[3]: Access = 40516, Miss = 24481, Miss_rate = 0.604, Pending_hits = 2421, Reservation_fails = 14543
	L1D_cache_core[4]: Access = 40089, Miss = 23859, Miss_rate = 0.595, Pending_hits = 2654, Reservation_fails = 12476
	L1D_cache_core[5]: Access = 40169, Miss = 24475, Miss_rate = 0.609, Pending_hits = 2452, Reservation_fails = 14255
	L1D_cache_core[6]: Access = 39721, Miss = 23513, Miss_rate = 0.592, Pending_hits = 2516, Reservation_fails = 11466
	L1D_cache_core[7]: Access = 39833, Miss = 23833, Miss_rate = 0.598, Pending_hits = 3003, Reservation_fails = 14397
	L1D_cache_core[8]: Access = 40279, Miss = 24531, Miss_rate = 0.609, Pending_hits = 2686, Reservation_fails = 14760
	L1D_cache_core[9]: Access = 39897, Miss = 23994, Miss_rate = 0.601, Pending_hits = 2709, Reservation_fails = 13810
	L1D_cache_core[10]: Access = 39926, Miss = 23749, Miss_rate = 0.595, Pending_hits = 2544, Reservation_fails = 12876
	L1D_cache_core[11]: Access = 40278, Miss = 24018, Miss_rate = 0.596, Pending_hits = 2553, Reservation_fails = 14439
	L1D_cache_core[12]: Access = 39592, Miss = 24035, Miss_rate = 0.607, Pending_hits = 2624, Reservation_fails = 15917
	L1D_cache_core[13]: Access = 40007, Miss = 24069, Miss_rate = 0.602, Pending_hits = 2807, Reservation_fails = 12403
	L1D_cache_core[14]: Access = 40117, Miss = 24394, Miss_rate = 0.608, Pending_hits = 2493, Reservation_fails = 12566
	L1D_total_cache_accesses = 599816
	L1D_total_cache_misses = 360650
	L1D_total_cache_miss_rate = 0.6013
	L1D_total_cache_pending_hits = 38915
	L1D_total_cache_reservation_fails = 212904
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 217416
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 351366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 212804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217326
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3545701
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54571
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33460
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 445696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3600272

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 185067
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27608
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 100
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33460
ctas_completed 9296, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32571, 24798, 11532, 11532, 11532, 11532, 11532, 11532, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 227770368
gpgpu_n_tot_w_icount = 7117824
gpgpu_n_stall_shd_mem = 399143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 351366
gpgpu_n_mem_write_global = 154120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7131136
gpgpu_n_store_insn = 2465920
gpgpu_n_shmem_insn = 80007296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1428087	W0_Idle:9362440	W0_Scoreboard:8212441	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:429416	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3637980	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2810928 {8:351366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11096640 {72:154120,}
traffic_breakdown_coretomem[INST_ACC_R] = 150816 {8:18852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56218560 {40:1405464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465920 {8:308240,}
traffic_breakdown_memtocore[INST_ACC_R] = 3016320 {40:75408,}
maxmflatency = 1520 
max_icnt2mem_latency = 1479 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 273 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	985207 	591162 	129344 	8021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17743 	893 	186 	444806 	25719 	23787 	9687 	1198 	334 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183551 	231301 	218018 	277967 	622369 	180316 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1011 	379 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6595      5514      6517      5926      5053      4300      5739      4551      4796      3774      5123      5094      4649      4713      5736      5442
dram[1]:       5278      4970      5535      5876      4768      4465      5452      4952      4228      3871      4847      4487      4285      4107      4749      4991
dram[2]:       5266      6356      5589      6852      4111      4888      4280      5694      3697      4540      4374      5182      4151      4378      4999      5700
dram[3]:       5612      4831      5947      5325      4759      4297      5294      5296      4070      4141      4550      4813      4191      4061      5032      4591
dram[4]:       7285      5533      7020      6150      5241      4356      5631      4674      4773      3813      5005      5327      4728      4584      5911      5654
dram[5]:       5324      5638      5484      6335      4566      4839      5167      5419      4307      4058      4728      4726      4416      4355      4834      5408
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1361      1063      1360      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1452       964      1448      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1715867 n_nop=1662529 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.05795
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1694028i bk1: 2760a 1691684i bk2: 1822a 1698390i bk3: 2288a 1695983i bk4: 2184a 1693553i bk5: 2796a 1689714i bk6: 1990a 1697304i bk7: 2616a 1694332i bk8: 2250a 1692554i bk9: 3072a 1688418i bk10: 1674a 1699167i bk11: 2224a 1695262i bk12: 1612a 1701017i bk13: 2212a 1696462i bk14: 1392a 1703712i bk15: 1944a 1699582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057954 
total_CMD = 1715867 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1538353 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1715867 
n_nop = 1662529 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002146 
CoL_Bus_Util = 0.028977 
Either_Row_CoL_Bus_Util = 0.031085 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001219 
queue_avg = 0.706392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.706392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1715867 n_nop=1656957 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06503
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1691268i bk1: 2840a 1690056i bk2: 2136a 1694969i bk3: 2296a 1695062i bk4: 2600a 1687864i bk5: 2872a 1687311i bk6: 2510a 1692860i bk7: 2592a 1691958i bk8: 2956a 1686509i bk9: 3128a 1686343i bk10: 2186a 1694512i bk11: 2232a 1695156i bk12: 1968a 1695405i bk13: 2264a 1693503i bk14: 1812a 1699649i bk15: 1952a 1699052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.065033 
total_CMD = 1715867 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1526016 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1715867 
n_nop = 1656957 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001850 
CoL_Bus_Util = 0.032517 
Either_Row_CoL_Bus_Util = 0.034332 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000985 
queue_avg = 0.864851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.864851
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1715867 n_nop=1662501 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05798
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1692321i bk1: 2148a 1694434i bk2: 2308a 1695902i bk3: 1796a 1697734i bk4: 2808a 1690640i bk5: 2174a 1694644i bk6: 2640a 1693534i bk7: 1958a 1696757i bk8: 3078a 1688733i bk9: 2242a 1693325i bk10: 2308a 1695871i bk11: 1592a 1699363i bk12: 2220a 1695392i bk13: 1608a 1700472i bk14: 1972a 1700161i bk15: 1354a 1703626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.057978 
total_CMD = 1715867 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1538474 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1715867 
n_nop = 1662501 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002153 
CoL_Bus_Util = 0.028989 
Either_Row_CoL_Bus_Util = 0.031101 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001293 
queue_avg = 0.688932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.688932
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1715867 n_nop=1656893 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.06511
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1689438i bk1: 2522a 1691868i bk2: 2320a 1695120i bk3: 2112a 1695880i bk4: 2872a 1687460i bk5: 2610a 1689966i bk6: 2624a 1692977i bk7: 2482a 1692902i bk8: 3128a 1687067i bk9: 2962a 1685526i bk10: 2320a 1694725i bk11: 2098a 1693892i bk12: 2264a 1694378i bk13: 1984a 1695132i bk14: 1984a 1698914i bk15: 1780a 1698947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.065105 
total_CMD = 1715867 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1525692 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1715867 
n_nop = 1656893 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001845 
CoL_Bus_Util = 0.032553 
Either_Row_CoL_Bus_Util = 0.034370 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000814 
queue_avg = 0.857843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.857843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1715867 n_nop=1662864 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05767
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1693882i bk1: 2726a 1691488i bk2: 1816a 1698087i bk3: 2284a 1695902i bk4: 2144a 1694966i bk5: 2800a 1689777i bk6: 1976a 1697651i bk7: 2616a 1693942i bk8: 2212a 1693122i bk9: 3074a 1689082i bk10: 1652a 1699855i bk11: 2220a 1695389i bk12: 1600a 1700100i bk13: 2212a 1695970i bk14: 1388a 1704157i bk15: 1940a 1700218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.057671 
total_CMD = 1715867 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1540513 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1715867 
n_nop = 1662864 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002093 
CoL_Bus_Util = 0.028836 
Either_Row_CoL_Bus_Util = 0.030890 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001264 
queue_avg = 0.697653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.697653
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1715867 n_nop=1657469 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.06453
n_activity=211332 dram_eff=0.524
bk0: 2502a 1692227i bk1: 2728a 1691270i bk2: 2132a 1696053i bk3: 2296a 1694947i bk4: 2590a 1689744i bk5: 2848a 1688087i bk6: 2514a 1693022i bk7: 2592a 1691952i bk8: 2930a 1686919i bk9: 3104a 1686440i bk10: 2110a 1694594i bk11: 2232a 1693793i bk12: 1972a 1695021i bk13: 2240a 1693884i bk14: 1796a 1699287i bk15: 1952a 1700126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.064534 
total_CMD = 1715867 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1529205 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1715867 
n_nop = 1657469 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001796 
CoL_Bus_Util = 0.032267 
Either_Row_CoL_Bus_Util = 0.034034 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000856 
queue_avg = 0.867056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.867056

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131776, Miss = 15912, Miss_rate = 0.121, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 158686, Miss = 19928, Miss_rate = 0.126, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 144746, Miss = 19012, Miss_rate = 0.131, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 162608, Miss = 20176, Miss_rate = 0.124, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 157516, Miss = 20120, Miss_rate = 0.128, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 132120, Miss = 15704, Miss_rate = 0.119, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 161348, Miss = 20352, Miss_rate = 0.126, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 146186, Miss = 18898, Miss_rate = 0.129, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 130222, Miss = 15752, Miss_rate = 0.121, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 157930, Miss = 19880, Miss_rate = 0.126, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 145140, Miss = 18896, Miss_rate = 0.130, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 160864, Miss = 19992, Miss_rate = 0.124, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1789142
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1255
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1097823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63818
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1405464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 308240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1789142
icnt_total_pkts_simt_to_mem=678473
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2313446
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2467415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 11)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 11)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2927 (46 samples)
	minimum = 5 (46 samples)
	maximum = 233.043 (46 samples)
Network latency average = 20.0162 (46 samples)
	minimum = 5 (46 samples)
	maximum = 230.326 (46 samples)
Flit latency average = 19.2258 (46 samples)
	minimum = 5 (46 samples)
	maximum = 229.717 (46 samples)
Fragmentation average = 0.00149522 (46 samples)
	minimum = 0 (46 samples)
	maximum = 64.1957 (46 samples)
Injected packet rate average = 0.0737256 (46 samples)
	minimum = 0.0274475 (46 samples)
	maximum = 0.205499 (46 samples)
Accepted packet rate average = 0.0737256 (46 samples)
	minimum = 0.0252443 (46 samples)
	maximum = 0.112421 (46 samples)
Injected flit rate average = 0.0786217 (46 samples)
	minimum = 0.0356815 (46 samples)
	maximum = 0.205684 (46 samples)
Accepted flit rate average = 0.0786217 (46 samples)
	minimum = 0.0342406 (46 samples)
	maximum = 0.112421 (46 samples)
Injected packet size average = 1.06641 (46 samples)
Accepted packet size average = 1.06641 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 39 sec (459 sec)
gpgpu_simulation_rate = 478802 (inst/sec)
gpgpu_simulation_rate = 2832 (cycle/sec)
gpgpu_silicon_slowdown = 247175x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (16,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 47 '_Z13lud_perimeterPfii'
Destroy streams for kernel 47: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 47 
gpu_sim_cycle = 25860
gpu_sim_insn = 314880
gpu_ipc =      12.1763
gpu_tot_sim_cycle = 1325790
gpu_tot_sim_insn = 220085120
gpu_tot_ipc =     166.0030
gpu_tot_issued_cta = 9312
gpu_occupancy = 2.2236% 
gpu_tot_occupancy = 33.4077% 
max_total_param_size = 0
gpu_stall_dramfull = 161949
gpu_stall_icnt2sh    = 305092
partiton_level_parallism =       0.0935
partiton_level_parallism_total  =       0.3973
partiton_level_parallism_util =       1.0500
partiton_level_parallism_util_total  =       1.7802
L2_BW  =       7.5152 GB/Sec
L2_BW_total  =      30.3752 GB/Sec
gpu_total_sim_rate=475345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3610032
	L1I_total_cache_misses = 55818
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33460
L1D_cache:
	L1D_cache_core[0]: Access = 39796, Miss = 24084, Miss_rate = 0.605, Pending_hits = 2618, Reservation_fails = 17407
	L1D_cache_core[1]: Access = 39780, Miss = 23907, Miss_rate = 0.601, Pending_hits = 2445, Reservation_fails = 15609
	L1D_cache_core[2]: Access = 40053, Miss = 23852, Miss_rate = 0.596, Pending_hits = 2390, Reservation_fails = 15980
	L1D_cache_core[3]: Access = 40595, Miss = 24529, Miss_rate = 0.604, Pending_hits = 2421, Reservation_fails = 14543
	L1D_cache_core[4]: Access = 40168, Miss = 23907, Miss_rate = 0.595, Pending_hits = 2654, Reservation_fails = 12476
	L1D_cache_core[5]: Access = 40248, Miss = 24523, Miss_rate = 0.609, Pending_hits = 2452, Reservation_fails = 14255
	L1D_cache_core[6]: Access = 39800, Miss = 23561, Miss_rate = 0.592, Pending_hits = 2516, Reservation_fails = 11466
	L1D_cache_core[7]: Access = 39912, Miss = 23881, Miss_rate = 0.598, Pending_hits = 3003, Reservation_fails = 14397
	L1D_cache_core[8]: Access = 40358, Miss = 24579, Miss_rate = 0.609, Pending_hits = 2686, Reservation_fails = 14760
	L1D_cache_core[9]: Access = 39976, Miss = 24042, Miss_rate = 0.601, Pending_hits = 2709, Reservation_fails = 13810
	L1D_cache_core[10]: Access = 40005, Miss = 23797, Miss_rate = 0.595, Pending_hits = 2544, Reservation_fails = 12876
	L1D_cache_core[11]: Access = 40357, Miss = 24066, Miss_rate = 0.596, Pending_hits = 2553, Reservation_fails = 14439
	L1D_cache_core[12]: Access = 39750, Miss = 24115, Miss_rate = 0.607, Pending_hits = 2640, Reservation_fails = 15917
	L1D_cache_core[13]: Access = 40086, Miss = 24117, Miss_rate = 0.602, Pending_hits = 2807, Reservation_fails = 12403
	L1D_cache_core[14]: Access = 40196, Miss = 24442, Miss_rate = 0.608, Pending_hits = 2493, Reservation_fails = 12566
	L1D_total_cache_accesses = 601080
	L1D_total_cache_misses = 361402
	L1D_total_cache_miss_rate = 0.6013
	L1D_total_cache_pending_hits = 38931
	L1D_total_cache_reservation_fails = 212904
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 217560
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 212804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217470
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3554214
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 55818
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33460
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 446464
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154616
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3610032

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 185067
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27608
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 100
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33460
ctas_completed 9312, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33777, 24798, 11532, 11532, 11532, 11532, 11532, 11532, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 228387840
gpgpu_n_tot_w_icount = 7137120
gpgpu_n_stall_shd_mem = 402727
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 352118
gpgpu_n_mem_write_global = 154616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7143424
gpgpu_n_store_insn = 2473856
gpgpu_n_shmem_insn = 80109184
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6924288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429445	W0_Idle:9907923	W0_Scoreboard:8414398	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646632
single_issue_nums: WS0:3656070	WS1:3481050	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2816944 {8:352118,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11132352 {72:154616,}
traffic_breakdown_coretomem[INST_ACC_R] = 160168 {8:20021,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56338880 {40:1408472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2473856 {8:309232,}
traffic_breakdown_memtocore[INST_ACC_R] = 3203360 {40:80084,}
maxmflatency = 1520 
max_icnt2mem_latency = 1479 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 273 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	989207 	591162 	129344 	8021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18877 	923 	191 	446054 	25719 	23787 	9687 	1198 	334 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	187227 	231566 	218077 	277967 	622369 	180316 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1038 	379 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6595      5514      6517      5926      5071      4314      5739      4551      4796      3774      5123      5094      4649      4713      5736      5442
dram[1]:       5278      4976      5535      5882      4782      4516      5452      4963      4228      3880      4847      4495      4285      4114      4749      4998
dram[2]:       5266      6356      5589      6852      4123      4906      4280      5694      3697      4540      4374      5182      4151      4378      4999      5700
dram[3]:       5618      4831      5953      5325      4814      4310      5304      5296      4079      4141      4559      4813      4197      4061      5039      4591
dram[4]:       7285      5533      7020      6150      5262      4368      5631      4674      4773      3813      5005      5327      4728      4584      5911      5654
dram[5]:       5324      5644      5484      6342      4581      4888      5167      5429      4307      4066      4728      4735      4416      4361      4834      5415
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1361      1063      1360      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1452       964      1448      1081      1087      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750001 n_nop=1696663 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.05682
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1728162i bk1: 2760a 1725818i bk2: 1822a 1732524i bk3: 2288a 1730117i bk4: 2184a 1727687i bk5: 2796a 1723848i bk6: 1990a 1731438i bk7: 2616a 1728466i bk8: 2250a 1726688i bk9: 3072a 1722552i bk10: 1674a 1733301i bk11: 2224a 1729396i bk12: 1612a 1735151i bk13: 2212a 1730596i bk14: 1392a 1737846i bk15: 1944a 1733716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056824 
total_CMD = 1750001 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1572487 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1750001 
n_nop = 1696663 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002104 
CoL_Bus_Util = 0.028412 
Either_Row_CoL_Bus_Util = 0.030479 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001219 
queue_avg = 0.692614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.692614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750001 n_nop=1691091 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06376
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1725402i bk1: 2840a 1724190i bk2: 2136a 1729103i bk3: 2296a 1729196i bk4: 2600a 1721998i bk5: 2872a 1721445i bk6: 2510a 1726994i bk7: 2592a 1726092i bk8: 2956a 1720643i bk9: 3128a 1720477i bk10: 2186a 1728646i bk11: 2232a 1729290i bk12: 1968a 1729539i bk13: 2264a 1727637i bk14: 1812a 1733783i bk15: 1952a 1733186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.063765 
total_CMD = 1750001 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1560150 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1750001 
n_nop = 1691091 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001814 
CoL_Bus_Util = 0.031882 
Either_Row_CoL_Bus_Util = 0.033663 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.000985 
queue_avg = 0.847982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.847982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750001 n_nop=1696635 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05685
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1726455i bk1: 2148a 1728568i bk2: 2308a 1730036i bk3: 1796a 1731868i bk4: 2808a 1724774i bk5: 2174a 1728778i bk6: 2640a 1727668i bk7: 1958a 1730891i bk8: 3078a 1722867i bk9: 2242a 1727459i bk10: 2308a 1730005i bk11: 1592a 1733497i bk12: 2220a 1729526i bk13: 1608a 1734606i bk14: 1972a 1734295i bk15: 1354a 1737760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.056847 
total_CMD = 1750001 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1572608 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1750001 
n_nop = 1696635 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002111 
CoL_Bus_Util = 0.028423 
Either_Row_CoL_Bus_Util = 0.030495 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001293 
queue_avg = 0.675494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.675494
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750001 n_nop=1691027 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.06384
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1723572i bk1: 2522a 1726002i bk2: 2320a 1729254i bk3: 2112a 1730014i bk4: 2872a 1721594i bk5: 2610a 1724100i bk6: 2624a 1727111i bk7: 2482a 1727036i bk8: 3128a 1721201i bk9: 2962a 1719660i bk10: 2320a 1728859i bk11: 2098a 1728026i bk12: 2264a 1728512i bk13: 1984a 1729266i bk14: 1984a 1733048i bk15: 1780a 1733081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.063835 
total_CMD = 1750001 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1559826 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1750001 
n_nop = 1691027 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001809 
CoL_Bus_Util = 0.031918 
Either_Row_CoL_Bus_Util = 0.033699 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000814 
queue_avg = 0.841110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.84111
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750001 n_nop=1696998 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05655
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1728016i bk1: 2726a 1725622i bk2: 1816a 1732221i bk3: 2284a 1730036i bk4: 2144a 1729100i bk5: 2800a 1723911i bk6: 1976a 1731785i bk7: 2616a 1728076i bk8: 2212a 1727256i bk9: 3074a 1723216i bk10: 1652a 1733989i bk11: 2220a 1729523i bk12: 1600a 1734234i bk13: 2212a 1730104i bk14: 1388a 1738291i bk15: 1940a 1734352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.056546 
total_CMD = 1750001 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1574647 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1750001 
n_nop = 1696998 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002053 
CoL_Bus_Util = 0.028273 
Either_Row_CoL_Bus_Util = 0.030287 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001264 
queue_avg = 0.684045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.684045
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750001 n_nop=1691603 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.06328
n_activity=211332 dram_eff=0.524
bk0: 2502a 1726361i bk1: 2728a 1725404i bk2: 2132a 1730187i bk3: 2296a 1729081i bk4: 2590a 1723878i bk5: 2848a 1722221i bk6: 2514a 1727156i bk7: 2592a 1726086i bk8: 2930a 1721053i bk9: 3104a 1720574i bk10: 2110a 1728728i bk11: 2232a 1727927i bk12: 1972a 1729155i bk13: 2240a 1728018i bk14: 1796a 1733421i bk15: 1952a 1734260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.063275 
total_CMD = 1750001 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1563339 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1750001 
n_nop = 1691603 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001761 
CoL_Bus_Util = 0.031638 
Either_Row_CoL_Bus_Util = 0.033370 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000856 
queue_avg = 0.850143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850143

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132316, Miss = 15912, Miss_rate = 0.120, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 159302, Miss = 19928, Miss_rate = 0.125, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 145226, Miss = 19012, Miss_rate = 0.131, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 164034, Miss = 20176, Miss_rate = 0.123, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 157996, Miss = 20120, Miss_rate = 0.127, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 132600, Miss = 15704, Miss_rate = 0.118, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 162698, Miss = 20352, Miss_rate = 0.125, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 146666, Miss = 18898, Miss_rate = 0.129, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 130718, Miss = 15752, Miss_rate = 0.121, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 158410, Miss = 19880, Miss_rate = 0.125, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 145692, Miss = 18896, Miss_rate = 0.130, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 162160, Miss = 19992, Miss_rate = 0.123, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1797818
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1249
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1100831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 305650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68494
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 309232
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80084
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1797818
icnt_total_pkts_simt_to_mem=681386
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.26963
	minimum = 5
	maximum = 19
Network latency average = 5.26792
	minimum = 5
	maximum = 19
Slowest packet = 2324062
Flit latency average = 5.24308
	minimum = 5
	maximum = 19
Slowest flit = 2478551
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0158875
	minimum = 0.00603248 (at node 11)
	maximum = 0.0551431 (at node 18)
Accepted packet rate average = 0.0158875
	minimum = 0.00502707 (at node 17)
	maximum = 0.0292343 (at node 12)
Injected flit rate average = 0.0165979
	minimum = 0.00723125 (at node 11)
	maximum = 0.0551431 (at node 18)
Accepted flit rate average= 0.0165979
	minimum = 0.00580046 (at node 17)
	maximum = 0.0292343 (at node 12)
Injected packet length average = 1.04471
Accepted packet length average = 1.04471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9517 (47 samples)
	minimum = 5 (47 samples)
	maximum = 228.489 (47 samples)
Network latency average = 19.7024 (47 samples)
	minimum = 5 (47 samples)
	maximum = 225.83 (47 samples)
Flit latency average = 18.9283 (47 samples)
	minimum = 5 (47 samples)
	maximum = 225.234 (47 samples)
Fragmentation average = 0.0014634 (47 samples)
	minimum = 0 (47 samples)
	maximum = 62.8298 (47 samples)
Injected packet rate average = 0.072495 (47 samples)
	minimum = 0.0269918 (47 samples)
	maximum = 0.2023 (47 samples)
Accepted packet rate average = 0.072495 (47 samples)
	minimum = 0.0248142 (47 samples)
	maximum = 0.110651 (47 samples)
Injected flit rate average = 0.077302 (47 samples)
	minimum = 0.0350761 (47 samples)
	maximum = 0.202481 (47 samples)
Accepted flit rate average = 0.077302 (47 samples)
	minimum = 0.0336355 (47 samples)
	maximum = 0.110651 (47 samples)
Injected packet size average = 1.06631 (47 samples)
Accepted packet size average = 1.06631 (47 samples)
Hops average = 1 (47 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 43 sec (463 sec)
gpgpu_simulation_rate = 475345 (inst/sec)
gpgpu_simulation_rate = 2863 (cycle/sec)
gpgpu_silicon_slowdown = 244498x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (16,16,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 48 '_Z12lud_internalPfii'
Destroy streams for kernel 48: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 48 
gpu_sim_cycle = 12132
gpu_sim_insn = 6094848
gpu_ipc =     502.3778
gpu_tot_sim_cycle = 1337922
gpu_tot_sim_insn = 226179968
gpu_tot_ipc =     169.0532
gpu_tot_issued_cta = 9568
gpu_occupancy = 75.1736% 
gpu_tot_occupancy = 33.9333% 
max_total_param_size = 0
gpu_stall_dramfull = 169368
gpu_stall_icnt2sh    = 313826
partiton_level_parallism =       1.1750
partiton_level_parallism_total  =       0.4044
partiton_level_parallism_util =       1.8644
partiton_level_parallism_util_total  =       1.7823
L2_BW  =      90.1539 GB/Sec
L2_BW_total  =      30.9173 GB/Sec
gpu_total_sim_rate=478181

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3706288
	L1I_total_cache_misses = 57271
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33720
L1D_cache:
	L1D_cache_core[0]: Access = 40884, Miss = 24764, Miss_rate = 0.606, Pending_hits = 2725, Reservation_fails = 17734
	L1D_cache_core[1]: Access = 40804, Miss = 24587, Miss_rate = 0.603, Pending_hits = 2525, Reservation_fails = 16672
	L1D_cache_core[2]: Access = 41141, Miss = 24622, Miss_rate = 0.598, Pending_hits = 2449, Reservation_fails = 17142
	L1D_cache_core[3]: Access = 41747, Miss = 25262, Miss_rate = 0.605, Pending_hits = 2501, Reservation_fails = 15656
	L1D_cache_core[4]: Access = 41256, Miss = 24595, Miss_rate = 0.596, Pending_hits = 2728, Reservation_fails = 13292
	L1D_cache_core[5]: Access = 41208, Miss = 25133, Miss_rate = 0.610, Pending_hits = 2564, Reservation_fails = 15256
	L1D_cache_core[6]: Access = 40824, Miss = 24205, Miss_rate = 0.593, Pending_hits = 2601, Reservation_fails = 12655
	L1D_cache_core[7]: Access = 41000, Miss = 24509, Miss_rate = 0.598, Pending_hits = 3149, Reservation_fails = 14815
	L1D_cache_core[8]: Access = 41382, Miss = 25233, Miss_rate = 0.610, Pending_hits = 2780, Reservation_fails = 16104
	L1D_cache_core[9]: Access = 41064, Miss = 24794, Miss_rate = 0.604, Pending_hits = 2767, Reservation_fails = 14481
	L1D_cache_core[10]: Access = 41157, Miss = 24523, Miss_rate = 0.596, Pending_hits = 2623, Reservation_fails = 13995
	L1D_cache_core[11]: Access = 41445, Miss = 24758, Miss_rate = 0.597, Pending_hits = 2632, Reservation_fails = 15915
	L1D_cache_core[12]: Access = 40966, Miss = 24810, Miss_rate = 0.606, Pending_hits = 2779, Reservation_fails = 16909
	L1D_cache_core[13]: Access = 41238, Miss = 24839, Miss_rate = 0.602, Pending_hits = 2887, Reservation_fails = 12403
	L1D_cache_core[14]: Access = 41348, Miss = 25164, Miss_rate = 0.609, Pending_hits = 2543, Reservation_fails = 13025
	L1D_total_cache_accesses = 617464
	L1D_total_cache_misses = 371798
	L1D_total_cache_miss_rate = 0.6021
	L1D_total_cache_pending_hits = 40253
	L1D_total_cache_reservation_fails = 226054
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 223704
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 362202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3649017
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57271
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33720
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3706288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 193012
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32804
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33720
ctas_completed 9568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
34149, 25170, 11904, 11904, 11904, 11904, 11904, 11904, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 
gpgpu_n_tot_thrd_icount = 234482688
gpgpu_n_tot_w_icount = 7327584
gpgpu_n_stall_shd_mem = 411886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362202
gpgpu_n_mem_write_global = 158712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340032
gpgpu_n_store_insn = 2539392
gpgpu_n_shmem_insn = 82337408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25966
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1471085	W0_Idle:9914406	W0_Scoreboard:8518519	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3751302	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2897616 {8:362202,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11427264 {72:158712,}
traffic_breakdown_coretomem[INST_ACC_R] = 160768 {8:20096,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57952320 {40:1448808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539392 {8:317424,}
traffic_breakdown_memtocore[INST_ACC_R] = 3215360 {40:80384,}
maxmflatency = 1520 
max_icnt2mem_latency = 1539 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1018306 	603951 	134430 	9575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18936 	936 	194 	457465 	26775 	24924 	10187 	1248 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	190420 	237270 	223739 	285281 	644917 	184423 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1049 	389 	34 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6639      5542      6564      5955      5304      4546      5811      4603      4856      3821      5188      5148      4695      4748      5789      5484
dram[1]:       5310      5184      5562      6098      4980      5098      5509      5430      4270      4357      4889      5065      4316      4323      4785      5302
dram[2]:       5291      6406      5617      6899      4311      5148      4333      5771      3746      4600      4428      5252      4185      4425      5038      5768
dram[3]:       5780      4864      6110      5357      5233      4506      5730      5351      4511      4184      5081      4858      4354      4093      5264      4629
dram[4]:       7340      5559      7067      6178      5560      4552      5707      4727      4835      3858      5079      5371      4784      4620      5976      5692
dram[5]:       5361      5876      5518      6574      4830      5483      5223      5946      4353      4584      4779      5324      4449      4587      4874      5737
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1766014 n_nop=1712676 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.05631
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1744175i bk1: 2760a 1741831i bk2: 1822a 1748537i bk3: 2288a 1746130i bk4: 2184a 1743700i bk5: 2796a 1739861i bk6: 1990a 1747451i bk7: 2616a 1744479i bk8: 2250a 1742701i bk9: 3072a 1738565i bk10: 1674a 1749314i bk11: 2224a 1745409i bk12: 1612a 1751164i bk13: 2212a 1746609i bk14: 1392a 1753859i bk15: 1944a 1749729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056309 
total_CMD = 1766014 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1588500 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1766014 
n_nop = 1712676 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002085 
CoL_Bus_Util = 0.028154 
Either_Row_CoL_Bus_Util = 0.030202 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001219 
queue_avg = 0.686334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.686334
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1766014 n_nop=1707104 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06319
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1741415i bk1: 2840a 1740203i bk2: 2136a 1745116i bk3: 2296a 1745209i bk4: 2600a 1738011i bk5: 2872a 1737458i bk6: 2510a 1743007i bk7: 2592a 1742105i bk8: 2956a 1736656i bk9: 3128a 1736490i bk10: 2186a 1744659i bk11: 2232a 1745303i bk12: 1968a 1745552i bk13: 2264a 1743650i bk14: 1812a 1749796i bk15: 1952a 1749199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.063186 
total_CMD = 1766014 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1576163 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1766014 
n_nop = 1707104 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001797 
CoL_Bus_Util = 0.031593 
Either_Row_CoL_Bus_Util = 0.033358 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.000985 
queue_avg = 0.840293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.840293
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1766014 n_nop=1712648 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05633
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1742468i bk1: 2148a 1744581i bk2: 2308a 1746049i bk3: 1796a 1747881i bk4: 2808a 1740787i bk5: 2174a 1744791i bk6: 2640a 1743681i bk7: 1958a 1746904i bk8: 3078a 1738880i bk9: 2242a 1743472i bk10: 2308a 1746018i bk11: 1592a 1749510i bk12: 2220a 1745539i bk13: 1608a 1750619i bk14: 1972a 1750308i bk15: 1354a 1753773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.056331 
total_CMD = 1766014 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1588621 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1766014 
n_nop = 1712648 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002092 
CoL_Bus_Util = 0.028166 
Either_Row_CoL_Bus_Util = 0.030218 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001293 
queue_avg = 0.669369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.669369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1766014 n_nop=1707040 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.06326
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1739585i bk1: 2522a 1742015i bk2: 2320a 1745267i bk3: 2112a 1746027i bk4: 2872a 1737607i bk5: 2610a 1740113i bk6: 2624a 1743124i bk7: 2482a 1743049i bk8: 3128a 1737214i bk9: 2962a 1735673i bk10: 2320a 1744872i bk11: 2098a 1744039i bk12: 2264a 1744525i bk13: 1984a 1745279i bk14: 1984a 1749061i bk15: 1780a 1749094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.063257 
total_CMD = 1766014 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1575839 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1766014 
n_nop = 1707040 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001793 
CoL_Bus_Util = 0.031628 
Either_Row_CoL_Bus_Util = 0.033394 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000814 
queue_avg = 0.833484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.833484
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1766014 n_nop=1713011 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05603
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1744029i bk1: 2726a 1741635i bk2: 1816a 1748234i bk3: 2284a 1746049i bk4: 2144a 1745113i bk5: 2800a 1739924i bk6: 1976a 1747798i bk7: 2616a 1744089i bk8: 2212a 1743269i bk9: 3074a 1739229i bk10: 1652a 1750002i bk11: 2220a 1745536i bk12: 1600a 1750247i bk13: 2212a 1746117i bk14: 1388a 1754304i bk15: 1940a 1750365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.056034 
total_CMD = 1766014 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1590660 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1766014 
n_nop = 1713011 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.002034 
CoL_Bus_Util = 0.028017 
Either_Row_CoL_Bus_Util = 0.030013 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001264 
queue_avg = 0.677842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.677842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1766014 n_nop=1707616 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.0627
n_activity=211332 dram_eff=0.524
bk0: 2502a 1742374i bk1: 2728a 1741417i bk2: 2132a 1746200i bk3: 2296a 1745094i bk4: 2590a 1739891i bk5: 2848a 1738234i bk6: 2514a 1743169i bk7: 2592a 1742099i bk8: 2930a 1737066i bk9: 3104a 1736587i bk10: 2110a 1744741i bk11: 2232a 1743940i bk12: 1972a 1745168i bk13: 2240a 1744031i bk14: 1796a 1749434i bk15: 1952a 1750273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.062702 
total_CMD = 1766014 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1579352 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1766014 
n_nop = 1707616 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001745 
CoL_Bus_Util = 0.031351 
Either_Row_CoL_Bus_Util = 0.033068 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000856 
queue_avg = 0.842435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.842435

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135320, Miss = 15912, Miss_rate = 0.118, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 162410, Miss = 19928, Miss_rate = 0.123, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 148214, Miss = 19012, Miss_rate = 0.128, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 171226, Miss = 20176, Miss_rate = 0.118, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 160940, Miss = 20120, Miss_rate = 0.125, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 135700, Miss = 15704, Miss_rate = 0.116, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 169738, Miss = 20352, Miss_rate = 0.120, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 149746, Miss = 18898, Miss_rate = 0.126, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 133886, Miss = 15752, Miss_rate = 0.118, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 161410, Miss = 19880, Miss_rate = 0.123, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 148844, Miss = 18896, Miss_rate = 0.127, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 169212, Miss = 19992, Miss_rate = 0.118, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1846646
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1216
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1141167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68794
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1448808
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80384
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1846646
icnt_total_pkts_simt_to_mem=699737
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.7142
	minimum = 5
	maximum = 648
Network latency average = 50.9315
	minimum = 5
	maximum = 648
Slowest packet = 2332037
Flit latency average = 48.2196
	minimum = 5
	maximum = 648
Slowest flit = 2486653
Fragmentation average = 0.0100185
	minimum = 0
	maximum = 299
Injected packet rate average = 0.192582
	minimum = 0.0681668 (at node 5)
	maximum = 0.592812 (at node 18)
Accepted packet rate average = 0.192582
	minimum = 0.0748434 (at node 19)
	maximum = 0.289812 (at node 2)
Injected flit rate average = 0.205087
	minimum = 0.0879492 (at node 5)
	maximum = 0.592812 (at node 18)
Accepted flit rate average= 0.205087
	minimum = 0.103198 (at node 19)
	maximum = 0.289812 (at node 2)
Injected packet length average = 1.06493
Accepted packet length average = 1.06493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6551 (48 samples)
	minimum = 5 (48 samples)
	maximum = 237.229 (48 samples)
Network latency average = 20.353 (48 samples)
	minimum = 5 (48 samples)
	maximum = 234.625 (48 samples)
Flit latency average = 19.5385 (48 samples)
	minimum = 5 (48 samples)
	maximum = 234.042 (48 samples)
Fragmentation average = 0.00164164 (48 samples)
	minimum = 0 (48 samples)
	maximum = 67.75 (48 samples)
Injected packet rate average = 0.0749969 (48 samples)
	minimum = 0.0278496 (48 samples)
	maximum = 0.210435 (48 samples)
Accepted packet rate average = 0.0749969 (48 samples)
	minimum = 0.0258565 (48 samples)
	maximum = 0.114383 (48 samples)
Injected flit rate average = 0.0799642 (48 samples)
	minimum = 0.0361777 (48 samples)
	maximum = 0.210613 (48 samples)
Accepted flit rate average = 0.0799642 (48 samples)
	minimum = 0.0350847 (48 samples)
	maximum = 0.114383 (48 samples)
Injected packet size average = 1.06623 (48 samples)
Accepted packet size average = 1.06623 (48 samples)
Hops average = 1 (48 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 53 sec (473 sec)
gpgpu_simulation_rate = 478181 (inst/sec)
gpgpu_simulation_rate = 2828 (cycle/sec)
gpgpu_silicon_slowdown = 247524x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 49 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 49: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 49 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1364377
gpu_tot_sim_insn = 226199848
gpu_tot_ipc =     165.7898
gpu_tot_issued_cta = 9569
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.8715% 
max_total_param_size = 0
gpu_stall_dramfull = 169368
gpu_stall_icnt2sh    = 313826
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3966
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7822
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      30.3201 GB/Sec
gpu_total_sim_rate=476210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3707960
	L1I_total_cache_misses = 57283
	L1I_total_cache_miss_rate = 0.0154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33720
L1D_cache:
	L1D_cache_core[0]: Access = 40884, Miss = 24764, Miss_rate = 0.606, Pending_hits = 2725, Reservation_fails = 17734
	L1D_cache_core[1]: Access = 40804, Miss = 24587, Miss_rate = 0.603, Pending_hits = 2525, Reservation_fails = 16672
	L1D_cache_core[2]: Access = 41141, Miss = 24622, Miss_rate = 0.598, Pending_hits = 2449, Reservation_fails = 17142
	L1D_cache_core[3]: Access = 41747, Miss = 25262, Miss_rate = 0.605, Pending_hits = 2501, Reservation_fails = 15656
	L1D_cache_core[4]: Access = 41256, Miss = 24595, Miss_rate = 0.596, Pending_hits = 2728, Reservation_fails = 13292
	L1D_cache_core[5]: Access = 41208, Miss = 25133, Miss_rate = 0.610, Pending_hits = 2564, Reservation_fails = 15256
	L1D_cache_core[6]: Access = 40824, Miss = 24205, Miss_rate = 0.593, Pending_hits = 2601, Reservation_fails = 12655
	L1D_cache_core[7]: Access = 41000, Miss = 24509, Miss_rate = 0.598, Pending_hits = 3149, Reservation_fails = 14815
	L1D_cache_core[8]: Access = 41382, Miss = 25233, Miss_rate = 0.610, Pending_hits = 2780, Reservation_fails = 16104
	L1D_cache_core[9]: Access = 41095, Miss = 24810, Miss_rate = 0.604, Pending_hits = 2767, Reservation_fails = 14481
	L1D_cache_core[10]: Access = 41157, Miss = 24523, Miss_rate = 0.596, Pending_hits = 2623, Reservation_fails = 13995
	L1D_cache_core[11]: Access = 41445, Miss = 24758, Miss_rate = 0.597, Pending_hits = 2632, Reservation_fails = 15915
	L1D_cache_core[12]: Access = 40966, Miss = 24810, Miss_rate = 0.606, Pending_hits = 2779, Reservation_fails = 16909
	L1D_cache_core[13]: Access = 41238, Miss = 24839, Miss_rate = 0.602, Pending_hits = 2887, Reservation_fails = 12403
	L1D_cache_core[14]: Access = 41348, Miss = 25164, Miss_rate = 0.609, Pending_hits = 2543, Reservation_fails = 13025
	L1D_total_cache_accesses = 617495
	L1D_total_cache_misses = 371814
	L1D_total_cache_miss_rate = 0.6021
	L1D_total_cache_pending_hits = 40253
	L1D_total_cache_reservation_fails = 226054
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 223710
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 362218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223620
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3650677
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33720
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458768
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158727
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3707960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 193012
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32804
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33720
ctas_completed 9569, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
34149, 25170, 11904, 11904, 11904, 11904, 11904, 11904, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 
gpgpu_n_tot_thrd_icount = 234577056
gpgpu_n_tot_w_icount = 7330533
gpgpu_n_stall_shd_mem = 412390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362218
gpgpu_n_mem_write_global = 158727
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340288
gpgpu_n_store_insn = 2539632
gpgpu_n_shmem_insn = 82342104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25966
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1471085	W0_Idle:9944595	W0_Scoreboard:8538289	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:448591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3754251	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2897744 {8:362218,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11428344 {72:158727,}
traffic_breakdown_coretomem[INST_ACC_R] = 160864 {8:20108,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57954880 {40:1448872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539632 {8:317454,}
traffic_breakdown_memtocore[INST_ACC_R] = 3217280 {40:80432,}
maxmflatency = 1520 
max_icnt2mem_latency = 1539 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1018400 	603951 	134430 	9575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18948 	936 	194 	457496 	26775 	24924 	10187 	1248 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	190514 	237270 	223739 	285281 	644917 	184423 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1059 	389 	34 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6639      5542      6564      5955      5306      4546      5814      4603      4856      3821      5188      5148      4695      4748      5789      5484
dram[1]:       5310      5184      5562      6098      4980      5098      5509      5430      4270      4357      4889      5065      4316      4323      4785      5302
dram[2]:       5291      6406      5617      6899      4311      5150      4333      5773      3746      4600      4428      5252      4185      4425      5038      5768
dram[3]:       5780      4864      6110      5357      5233      4506      5730      5351      4511      4184      5081      4858      4354      4093      5264      4629
dram[4]:       7340      5559      7067      6178      5561      4552      5710      4727      4835      3858      5079      5371      4784      4620      5976      5692
dram[5]:       5361      5876      5518      6574      4830      5483      5223      5946      4353      4584      4779      5324      4449      4587      4874      5737
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800934 n_nop=1747596 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.05522
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1779095i bk1: 2760a 1776751i bk2: 1822a 1783457i bk3: 2288a 1781050i bk4: 2184a 1778620i bk5: 2796a 1774781i bk6: 1990a 1782371i bk7: 2616a 1779399i bk8: 2250a 1777621i bk9: 3072a 1773485i bk10: 1674a 1784234i bk11: 2224a 1780329i bk12: 1612a 1786084i bk13: 2212a 1781529i bk14: 1392a 1788779i bk15: 1944a 1784649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055217 
total_CMD = 1800934 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1623420 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1800934 
n_nop = 1747596 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002044 
CoL_Bus_Util = 0.027608 
Either_Row_CoL_Bus_Util = 0.029617 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001219 
queue_avg = 0.673026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.673026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800934 n_nop=1742024 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06196
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1776335i bk1: 2840a 1775123i bk2: 2136a 1780036i bk3: 2296a 1780129i bk4: 2600a 1772931i bk5: 2872a 1772378i bk6: 2510a 1777927i bk7: 2592a 1777025i bk8: 2956a 1771576i bk9: 3128a 1771410i bk10: 2186a 1779579i bk11: 2232a 1780223i bk12: 1968a 1780472i bk13: 2264a 1778570i bk14: 1812a 1784716i bk15: 1952a 1784119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.061961 
total_CMD = 1800934 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1611083 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1800934 
n_nop = 1742024 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001762 
CoL_Bus_Util = 0.030981 
Either_Row_CoL_Bus_Util = 0.032711 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000985 
queue_avg = 0.824000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.824
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800934 n_nop=1747568 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05524
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1777388i bk1: 2148a 1779501i bk2: 2308a 1780969i bk3: 1796a 1782801i bk4: 2808a 1775707i bk5: 2174a 1779711i bk6: 2640a 1778601i bk7: 1958a 1781824i bk8: 3078a 1773800i bk9: 2242a 1778392i bk10: 2308a 1780938i bk11: 1592a 1784430i bk12: 2220a 1780459i bk13: 1608a 1785539i bk14: 1972a 1785228i bk15: 1354a 1788693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.055239 
total_CMD = 1800934 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1623541 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1800934 
n_nop = 1747568 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002051 
CoL_Bus_Util = 0.027620 
Either_Row_CoL_Bus_Util = 0.029632 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001293 
queue_avg = 0.656390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.65639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800934 n_nop=1741960 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.06203
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1774505i bk1: 2522a 1776935i bk2: 2320a 1780187i bk3: 2112a 1780947i bk4: 2872a 1772527i bk5: 2610a 1775033i bk6: 2624a 1778044i bk7: 2482a 1777969i bk8: 3128a 1772134i bk9: 2962a 1770593i bk10: 2320a 1779792i bk11: 2098a 1778959i bk12: 2264a 1779445i bk13: 1984a 1780199i bk14: 1984a 1783981i bk15: 1780a 1784014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.062030 
total_CMD = 1800934 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1610759 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1800934 
n_nop = 1741960 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001758 
CoL_Bus_Util = 0.031015 
Either_Row_CoL_Bus_Util = 0.032746 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000814 
queue_avg = 0.817323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.817323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800934 n_nop=1747931 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05495
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1778949i bk1: 2726a 1776555i bk2: 1816a 1783154i bk3: 2284a 1780969i bk4: 2144a 1780033i bk5: 2800a 1774844i bk6: 1976a 1782718i bk7: 2616a 1779009i bk8: 2212a 1778189i bk9: 3074a 1774149i bk10: 1652a 1784922i bk11: 2220a 1780456i bk12: 1600a 1785167i bk13: 2212a 1781037i bk14: 1388a 1789224i bk15: 1940a 1785285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.054947 
total_CMD = 1800934 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1625580 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1800934 
n_nop = 1747931 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001995 
CoL_Bus_Util = 0.027474 
Either_Row_CoL_Bus_Util = 0.029431 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001264 
queue_avg = 0.664699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.664699
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800934 n_nop=1742536 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.06149
n_activity=211332 dram_eff=0.524
bk0: 2502a 1777294i bk1: 2728a 1776337i bk2: 2132a 1781120i bk3: 2296a 1780014i bk4: 2590a 1774811i bk5: 2848a 1773154i bk6: 2514a 1778089i bk7: 2592a 1777019i bk8: 2930a 1771986i bk9: 3104a 1771507i bk10: 2110a 1779661i bk11: 2232a 1778860i bk12: 1972a 1780088i bk13: 2240a 1778951i bk14: 1796a 1784354i bk15: 1952a 1785193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.061486 
total_CMD = 1800934 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1614272 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1800934 
n_nop = 1742536 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001711 
CoL_Bus_Util = 0.030743 
Either_Row_CoL_Bus_Util = 0.032427 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000856 
queue_avg = 0.826100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.8261

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135362, Miss = 15912, Miss_rate = 0.118, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 162410, Miss = 19928, Miss_rate = 0.123, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 148222, Miss = 19012, Miss_rate = 0.128, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 171226, Miss = 20176, Miss_rate = 0.118, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 160948, Miss = 20120, Miss_rate = 0.125, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 135730, Miss = 15704, Miss_rate = 0.116, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 169746, Miss = 20352, Miss_rate = 0.120, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 149746, Miss = 18898, Miss_rate = 0.126, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 133924, Miss = 15752, Miss_rate = 0.118, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 161410, Miss = 19880, Miss_rate = 0.123, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 148852, Miss = 18896, Miss_rate = 0.127, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 169212, Miss = 19992, Miss_rate = 0.118, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1846788
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1216
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1141231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68842
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1448872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317454
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80432
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1846788
icnt_total_pkts_simt_to_mem=699795
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2387807
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2546383
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 9)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 9)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3214 (49 samples)
	minimum = 5 (49 samples)
	maximum = 232.633 (49 samples)
Network latency average = 20.0413 (49 samples)
	minimum = 5 (49 samples)
	maximum = 229.959 (49 samples)
Flit latency average = 19.2418 (49 samples)
	minimum = 5 (49 samples)
	maximum = 229.367 (49 samples)
Fragmentation average = 0.00160813 (49 samples)
	minimum = 0 (49 samples)
	maximum = 66.3673 (49 samples)
Injected packet rate average = 0.0734716 (49 samples)
	minimum = 0.0272813 (49 samples)
	maximum = 0.206174 (49 samples)
Accepted packet rate average = 0.0734716 (49 samples)
	minimum = 0.0253288 (49 samples)
	maximum = 0.112158 (49 samples)
Injected flit rate average = 0.078338 (49 samples)
	minimum = 0.0354393 (49 samples)
	maximum = 0.206359 (49 samples)
Accepted flit rate average = 0.078338 (49 samples)
	minimum = 0.0343687 (49 samples)
	maximum = 0.112158 (49 samples)
Injected packet size average = 1.06624 (49 samples)
Accepted packet size average = 1.06624 (49 samples)
Hops average = 1 (49 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 55 sec (475 sec)
gpgpu_simulation_rate = 476210 (inst/sec)
gpgpu_simulation_rate = 2872 (cycle/sec)
gpgpu_silicon_slowdown = 243732x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 50 '_Z13lud_perimeterPfii'
Destroy streams for kernel 50: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 50 
gpu_sim_cycle = 25579
gpu_sim_insn = 295200
gpu_ipc =      11.5407
gpu_tot_sim_cycle = 1389956
gpu_tot_sim_insn = 226495048
gpu_tot_ipc =     162.9512
gpu_tot_issued_cta = 9584
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.0082% 
max_total_param_size = 0
gpu_stall_dramfull = 169368
gpu_stall_icnt2sh    = 313826
partiton_level_parallism =       0.0914
partiton_level_parallism_total  =       0.3910
partiton_level_parallism_util =       1.0508
partiton_level_parallism_util_total  =       1.7769
L2_BW  =       7.3753 GB/Sec
L2_BW_total  =      29.8979 GB/Sec
gpu_total_sim_rate=472849

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3717110
	L1I_total_cache_misses = 58452
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33720
L1D_cache:
	L1D_cache_core[0]: Access = 40963, Miss = 24812, Miss_rate = 0.606, Pending_hits = 2725, Reservation_fails = 17734
	L1D_cache_core[1]: Access = 40883, Miss = 24635, Miss_rate = 0.603, Pending_hits = 2525, Reservation_fails = 16672
	L1D_cache_core[2]: Access = 41220, Miss = 24670, Miss_rate = 0.598, Pending_hits = 2449, Reservation_fails = 17142
	L1D_cache_core[3]: Access = 41826, Miss = 25310, Miss_rate = 0.605, Pending_hits = 2501, Reservation_fails = 15656
	L1D_cache_core[4]: Access = 41335, Miss = 24643, Miss_rate = 0.596, Pending_hits = 2728, Reservation_fails = 13292
	L1D_cache_core[5]: Access = 41287, Miss = 25181, Miss_rate = 0.610, Pending_hits = 2564, Reservation_fails = 15256
	L1D_cache_core[6]: Access = 40903, Miss = 24253, Miss_rate = 0.593, Pending_hits = 2601, Reservation_fails = 12655
	L1D_cache_core[7]: Access = 41079, Miss = 24557, Miss_rate = 0.598, Pending_hits = 3149, Reservation_fails = 14815
	L1D_cache_core[8]: Access = 41461, Miss = 25281, Miss_rate = 0.610, Pending_hits = 2780, Reservation_fails = 16104
	L1D_cache_core[9]: Access = 41174, Miss = 24858, Miss_rate = 0.604, Pending_hits = 2767, Reservation_fails = 14481
	L1D_cache_core[10]: Access = 41236, Miss = 24555, Miss_rate = 0.595, Pending_hits = 2623, Reservation_fails = 13995
	L1D_cache_core[11]: Access = 41524, Miss = 24814, Miss_rate = 0.598, Pending_hits = 2632, Reservation_fails = 15915
	L1D_cache_core[12]: Access = 41045, Miss = 24858, Miss_rate = 0.606, Pending_hits = 2779, Reservation_fails = 16909
	L1D_cache_core[13]: Access = 41317, Miss = 24887, Miss_rate = 0.602, Pending_hits = 2887, Reservation_fails = 12403
	L1D_cache_core[14]: Access = 41427, Miss = 25212, Miss_rate = 0.609, Pending_hits = 2543, Reservation_fails = 13025
	L1D_total_cache_accesses = 618680
	L1D_total_cache_misses = 372526
	L1D_total_cache_miss_rate = 0.6021
	L1D_total_cache_pending_hits = 40253
	L1D_total_cache_reservation_fails = 226054
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 362922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223755
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3658658
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33720
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 459488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 159192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3717110

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 193012
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32804
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33720
ctas_completed 9584, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35355, 25170, 11904, 11904, 11904, 11904, 11904, 11904, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 
gpgpu_n_tot_thrd_icount = 235155936
gpgpu_n_tot_w_icount = 7348623
gpgpu_n_stall_shd_mem = 415750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362922
gpgpu_n_mem_write_global = 159192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7351808
gpgpu_n_store_insn = 2547072
gpgpu_n_shmem_insn = 82437624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7123872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25966
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1471850	W0_Idle:10500423	W0_Scoreboard:8725328	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837501
single_issue_nums: WS0:3772341	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2903376 {8:362922,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11461824 {72:159192,}
traffic_breakdown_coretomem[INST_ACC_R] = 170216 {8:21277,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58067520 {40:1451688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2547072 {8:318384,}
traffic_breakdown_memtocore[INST_ACC_R] = 3404320 {40:85108,}
maxmflatency = 1520 
max_icnt2mem_latency = 1539 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 273 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1022146 	603951 	134430 	9575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20099 	949 	199 	458665 	26775 	24924 	10187 	1248 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	194251 	237279 	223739 	285281 	644917 	184423 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1090 	389 	34 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6648      5542      6573      5955      5345      4551      5861      4611      4869      3821      5201      5148      4704      4748      5800      5484
dram[1]:       5310      5184      5562      6098      4987      5103      5517      5438      4270      4357      4889      5065      4316      4323      4785      5302
dram[2]:       5291      6415      5617      6907      4317      5190      4341      5810      3746      4613      4428      5264      4185      4435      5038      5780
dram[3]:       5780      4864      6110      5357      5240      4514      5738      5357      4511      4184      5081      4858      4354      4093      5264      4629
dram[4]:       7348      5559      7075      6178      5591      4559      5757      4732      4849      3858      5092      5371      4794      4620      5988      5692
dram[5]:       5361      5876      5518      6574      4836      5490      5232      5952      4353      4584      4779      5324      4449      4587      4874      5737
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831       939      1042       678       977       696      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1182      1011       954       973       772      1165       797      1171       613
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1116       758       958      1036       637       996       719      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1834697 n_nop=1781359 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.0542
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1812858i bk1: 2760a 1810514i bk2: 1822a 1817220i bk3: 2288a 1814813i bk4: 2184a 1812383i bk5: 2796a 1808544i bk6: 1990a 1816134i bk7: 2616a 1813162i bk8: 2250a 1811384i bk9: 3072a 1807248i bk10: 1674a 1817997i bk11: 2224a 1814092i bk12: 1612a 1819847i bk13: 2212a 1815292i bk14: 1392a 1822542i bk15: 1944a 1818412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054201 
total_CMD = 1834697 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1657183 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1834697 
n_nop = 1781359 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.002007 
CoL_Bus_Util = 0.027100 
Either_Row_CoL_Bus_Util = 0.029072 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001219 
queue_avg = 0.660640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.66064
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1834697 n_nop=1775787 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06082
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1810098i bk1: 2840a 1808886i bk2: 2136a 1813799i bk3: 2296a 1813892i bk4: 2600a 1806694i bk5: 2872a 1806141i bk6: 2510a 1811690i bk7: 2592a 1810788i bk8: 2956a 1805339i bk9: 3128a 1805173i bk10: 2186a 1813342i bk11: 2232a 1813986i bk12: 1968a 1814235i bk13: 2264a 1812333i bk14: 1812a 1818479i bk15: 1952a 1817882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.060821 
total_CMD = 1834697 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1644846 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1834697 
n_nop = 1775787 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001730 
CoL_Bus_Util = 0.030410 
Either_Row_CoL_Bus_Util = 0.032109 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000985 
queue_avg = 0.808837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.808837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1834697 n_nop=1781331 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05422
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1811151i bk1: 2148a 1813264i bk2: 2308a 1814732i bk3: 1796a 1816564i bk4: 2808a 1809470i bk5: 2174a 1813474i bk6: 2640a 1812364i bk7: 1958a 1815587i bk8: 3078a 1807563i bk9: 2242a 1812155i bk10: 2308a 1814701i bk11: 1592a 1818193i bk12: 2220a 1814222i bk13: 1608a 1819302i bk14: 1972a 1818991i bk15: 1354a 1822456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.054223 
total_CMD = 1834697 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1657304 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1834697 
n_nop = 1781331 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.027111 
Either_Row_CoL_Bus_Util = 0.029087 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001293 
queue_avg = 0.644311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.644311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1834697 n_nop=1775723 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.06089
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1808268i bk1: 2522a 1810698i bk2: 2320a 1813950i bk3: 2112a 1814710i bk4: 2872a 1806290i bk5: 2610a 1808796i bk6: 2624a 1811807i bk7: 2482a 1811732i bk8: 3128a 1805897i bk9: 2962a 1804356i bk10: 2320a 1813555i bk11: 2098a 1812722i bk12: 2264a 1813208i bk13: 1984a 1813962i bk14: 1984a 1817744i bk15: 1780a 1817777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.060889 
total_CMD = 1834697 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1644522 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1834697 
n_nop = 1775723 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001726 
CoL_Bus_Util = 0.030444 
Either_Row_CoL_Bus_Util = 0.032144 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000814 
queue_avg = 0.802282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.802282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1834697 n_nop=1781694 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05394
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1812712i bk1: 2726a 1810318i bk2: 1816a 1816917i bk3: 2284a 1814732i bk4: 2144a 1813796i bk5: 2800a 1808607i bk6: 1976a 1816481i bk7: 2616a 1812772i bk8: 2212a 1811952i bk9: 3074a 1807912i bk10: 1652a 1818685i bk11: 2220a 1814219i bk12: 1600a 1818930i bk13: 2212a 1814800i bk14: 1388a 1822987i bk15: 1940a 1819048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.053936 
total_CMD = 1834697 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1659343 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1834697 
n_nop = 1781694 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001958 
CoL_Bus_Util = 0.026968 
Either_Row_CoL_Bus_Util = 0.028889 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001264 
queue_avg = 0.652467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.652467
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1834697 n_nop=1776299 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.06035
n_activity=211332 dram_eff=0.524
bk0: 2502a 1811057i bk1: 2728a 1810100i bk2: 2132a 1814883i bk3: 2296a 1813777i bk4: 2590a 1808574i bk5: 2848a 1806917i bk6: 2514a 1811852i bk7: 2592a 1810782i bk8: 2930a 1805749i bk9: 3104a 1805270i bk10: 2110a 1813424i bk11: 2232a 1812623i bk12: 1972a 1813851i bk13: 2240a 1812714i bk14: 1796a 1818117i bk15: 1952a 1818956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.060354 
total_CMD = 1834697 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1648035 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1834697 
n_nop = 1776299 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001680 
CoL_Bus_Util = 0.030177 
Either_Row_CoL_Bus_Util = 0.031830 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000856 
queue_avg = 0.810898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.810898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136700, Miss = 15912, Miss_rate = 0.116, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 163010, Miss = 19928, Miss_rate = 0.122, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 148718, Miss = 19012, Miss_rate = 0.128, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 171826, Miss = 20176, Miss_rate = 0.117, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 161444, Miss = 20120, Miss_rate = 0.125, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 136940, Miss = 15704, Miss_rate = 0.115, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 170242, Miss = 20352, Miss_rate = 0.120, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 150226, Miss = 18898, Miss_rate = 0.126, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 135134, Miss = 15752, Miss_rate = 0.117, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 161890, Miss = 19880, Miss_rate = 0.123, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 149388, Miss = 18896, Miss_rate = 0.126, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 169692, Miss = 19992, Miss_rate = 0.118, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1855210
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1211
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1144047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 314802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73518
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1451688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 318384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85108
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1855210
icnt_total_pkts_simt_to_mem=702598
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07416
	minimum = 5
	maximum = 18
Network latency average = 5.07416
	minimum = 5
	maximum = 18
Slowest packet = 2387864
Flit latency average = 5.03492
	minimum = 5
	maximum = 18
Slowest flit = 2546591
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0155799
	minimum = 0.00551233 (at node 10)
	maximum = 0.0523085 (at node 15)
Accepted packet rate average = 0.0155799
	minimum = 0.00508229 (at node 22)
	maximum = 0.0221275 (at node 0)
Injected flit rate average = 0.0162532
	minimum = 0.00672427 (at node 10)
	maximum = 0.0523085 (at node 15)
Accepted flit rate average= 0.0162532
	minimum = 0.00586419 (at node 22)
	maximum = 0.0221275 (at node 0)
Injected packet length average = 1.04322
Accepted packet length average = 1.04322
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9965 (50 samples)
	minimum = 5 (50 samples)
	maximum = 228.34 (50 samples)
Network latency average = 19.742 (50 samples)
	minimum = 5 (50 samples)
	maximum = 225.72 (50 samples)
Flit latency average = 18.9577 (50 samples)
	minimum = 5 (50 samples)
	maximum = 225.14 (50 samples)
Fragmentation average = 0.00157597 (50 samples)
	minimum = 0 (50 samples)
	maximum = 65.04 (50 samples)
Injected packet rate average = 0.0723138 (50 samples)
	minimum = 0.0268459 (50 samples)
	maximum = 0.203096 (50 samples)
Accepted packet rate average = 0.0723138 (50 samples)
	minimum = 0.0249238 (50 samples)
	maximum = 0.110358 (50 samples)
Injected flit rate average = 0.0770963 (50 samples)
	minimum = 0.034865 (50 samples)
	maximum = 0.203278 (50 samples)
Accepted flit rate average = 0.0770963 (50 samples)
	minimum = 0.0337986 (50 samples)
	maximum = 0.110358 (50 samples)
Injected packet size average = 1.06614 (50 samples)
Accepted packet size average = 1.06614 (50 samples)
Hops average = 1 (50 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 59 sec (479 sec)
gpgpu_simulation_rate = 472849 (inst/sec)
gpgpu_simulation_rate = 2901 (cycle/sec)
gpgpu_silicon_slowdown = 241296x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 51 '_Z12lud_internalPfii'
Destroy streams for kernel 51: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 51 
gpu_sim_cycle = 10461
gpu_sim_insn = 5356800
gpu_ipc =     512.0734
gpu_tot_sim_cycle = 1400417
gpu_tot_sim_insn = 231851848
gpu_tot_ipc =     165.5591
gpu_tot_issued_cta = 9809
gpu_occupancy = 74.5357% 
gpu_tot_occupancy = 33.4448% 
max_total_param_size = 0
gpu_stall_dramfull = 173628
gpu_stall_icnt2sh    = 321369
partiton_level_parallism =       1.1250
partiton_level_parallism_total  =       0.3964
partiton_level_parallism_util =       1.8386
partiton_level_parallism_util_total  =       1.7781
L2_BW  =      85.3859 GB/Sec
L2_BW_total  =      30.3123 GB/Sec
gpu_total_sim_rate=475106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3801710
	L1I_total_cache_misses = 60099
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34361
L1D_cache:
	L1D_cache_core[0]: Access = 41859, Miss = 25339, Miss_rate = 0.605, Pending_hits = 2837, Reservation_fails = 18369
	L1D_cache_core[1]: Access = 41843, Miss = 25219, Miss_rate = 0.603, Pending_hits = 2637, Reservation_fails = 17447
	L1D_cache_core[2]: Access = 42180, Miss = 25240, Miss_rate = 0.598, Pending_hits = 2568, Reservation_fails = 18004
	L1D_cache_core[3]: Access = 42722, Miss = 25758, Miss_rate = 0.603, Pending_hits = 2702, Reservation_fails = 16763
	L1D_cache_core[4]: Access = 42295, Miss = 25227, Miss_rate = 0.596, Pending_hits = 2868, Reservation_fails = 14305
	L1D_cache_core[5]: Access = 42311, Miss = 25809, Miss_rate = 0.610, Pending_hits = 2653, Reservation_fails = 15747
	L1D_cache_core[6]: Access = 41863, Miss = 24835, Miss_rate = 0.593, Pending_hits = 2735, Reservation_fails = 14071
	L1D_cache_core[7]: Access = 42039, Miss = 25093, Miss_rate = 0.597, Pending_hits = 3245, Reservation_fails = 15553
	L1D_cache_core[8]: Access = 42549, Miss = 25905, Miss_rate = 0.609, Pending_hits = 2868, Reservation_fails = 16239
	L1D_cache_core[9]: Access = 42134, Miss = 25356, Miss_rate = 0.602, Pending_hits = 2841, Reservation_fails = 14717
	L1D_cache_core[10]: Access = 42260, Miss = 25023, Miss_rate = 0.592, Pending_hits = 2759, Reservation_fails = 14726
	L1D_cache_core[11]: Access = 42484, Miss = 25346, Miss_rate = 0.597, Pending_hits = 2765, Reservation_fails = 16095
	L1D_cache_core[12]: Access = 41941, Miss = 25410, Miss_rate = 0.606, Pending_hits = 2889, Reservation_fails = 17954
	L1D_cache_core[13]: Access = 42213, Miss = 25444, Miss_rate = 0.603, Pending_hits = 2956, Reservation_fails = 12988
	L1D_cache_core[14]: Access = 42387, Miss = 25774, Miss_rate = 0.608, Pending_hits = 2690, Reservation_fails = 13592
	L1D_total_cache_accesses = 633080
	L1D_total_cache_misses = 380778
	L1D_total_cache_miss_rate = 0.6015
	L1D_total_cache_pending_hits = 42013
	L1D_total_cache_reservation_fails = 236570
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229245
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 371016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229155
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3741611
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60099
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34361
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 162792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3801710

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 195607
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 40725
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34361
ctas_completed 9809, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35634, 25449, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 
gpgpu_n_tot_thrd_icount = 240512736
gpgpu_n_tot_w_icount = 7516023
gpgpu_n_stall_shd_mem = 422981
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 371016
gpgpu_n_mem_write_global = 162792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524608
gpgpu_n_store_insn = 2604672
gpgpu_n_shmem_insn = 84396024
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25997
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1509615	W0_Idle:10507407	W0_Scoreboard:8811191	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3856041	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2968128 {8:371016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11721024 {72:162792,}
traffic_breakdown_coretomem[INST_ACC_R] = 170816 {8:21352,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59362560 {40:1484064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604672 {8:325584,}
traffic_breakdown_memtocore[INST_ACC_R] = 3416320 {40:85408,}
maxmflatency = 1520 
max_icnt2mem_latency = 1583 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1046883 	613255 	138107 	11433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20159 	964 	199 	468467 	27422 	25906 	10344 	1353 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	196951 	241948 	228350 	291831 	661315 	189071 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1099 	397 	36 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6914      5572      6835      5993      5629      4623      6440      4744      5411      3875      6032      5220      5305      4802      6054      5523
dram[1]:       5340      5211      5594      6127      5084      5158      5638      5544      4319      4400      4948      5110      4362      4357      4822      5337
dram[2]:       5322      6681      5657      7158      4418      5475      4479      6411      3802      5170      4498      6129      4238      5042      5081      6030
dram[3]:       5808      4895      6142      5390      5317      4602      5844      5448      4553      4228      5124      4900      4386      4129      5299      4663
dram[4]:       7599      5587      7317      6212      5824      4652      6291      4840      5383      3912      5864      5434      5473      4667      6193      5731
dram[5]:       5390      5903      5548      6605      4902      5568      5343      6043      4400      4629      4829      5366      4488      4621      4907      5773
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831      1277      1042      1410       977      1407      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1427      1171       613
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1146       758      1245      1036      1386       996      1389      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848505 n_nop=1795167 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.0538
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1826666i bk1: 2760a 1824322i bk2: 1822a 1831028i bk3: 2288a 1828621i bk4: 2184a 1826191i bk5: 2796a 1822352i bk6: 1990a 1829942i bk7: 2616a 1826970i bk8: 2250a 1825192i bk9: 3072a 1821056i bk10: 1674a 1831805i bk11: 2224a 1827900i bk12: 1612a 1833655i bk13: 2212a 1829100i bk14: 1392a 1836350i bk15: 1944a 1832220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.053796 
total_CMD = 1848505 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1670991 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1848505 
n_nop = 1795167 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001992 
CoL_Bus_Util = 0.026898 
Either_Row_CoL_Bus_Util = 0.028855 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001219 
queue_avg = 0.655706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.655706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848505 n_nop=1789595 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.06037
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1823906i bk1: 2840a 1822694i bk2: 2136a 1827607i bk3: 2296a 1827700i bk4: 2600a 1820502i bk5: 2872a 1819949i bk6: 2510a 1825498i bk7: 2592a 1824596i bk8: 2956a 1819147i bk9: 3128a 1818981i bk10: 2186a 1827150i bk11: 2232a 1827794i bk12: 1968a 1828043i bk13: 2264a 1826141i bk14: 1812a 1832287i bk15: 1952a 1831690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.060367 
total_CMD = 1848505 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1658654 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1848505 
n_nop = 1789595 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001717 
CoL_Bus_Util = 0.030183 
Either_Row_CoL_Bus_Util = 0.031869 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000985 
queue_avg = 0.802795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.802795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848505 n_nop=1795139 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05382
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1824959i bk1: 2148a 1827072i bk2: 2308a 1828540i bk3: 1796a 1830372i bk4: 2808a 1823278i bk5: 2174a 1827282i bk6: 2640a 1826172i bk7: 1958a 1829395i bk8: 3078a 1821371i bk9: 2242a 1825963i bk10: 2308a 1828509i bk11: 1592a 1832001i bk12: 2220a 1828030i bk13: 1608a 1833110i bk14: 1972a 1832799i bk15: 1354a 1836264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.053818 
total_CMD = 1848505 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1671112 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1848505 
n_nop = 1795139 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001998 
CoL_Bus_Util = 0.026909 
Either_Row_CoL_Bus_Util = 0.028870 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001293 
queue_avg = 0.639498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.639498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848505 n_nop=1789531 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.06043
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1822076i bk1: 2522a 1824506i bk2: 2320a 1827758i bk3: 2112a 1828518i bk4: 2872a 1820098i bk5: 2610a 1822604i bk6: 2624a 1825615i bk7: 2482a 1825540i bk8: 3128a 1819705i bk9: 2962a 1818164i bk10: 2320a 1827363i bk11: 2098a 1826530i bk12: 2264a 1827016i bk13: 1984a 1827770i bk14: 1984a 1831552i bk15: 1780a 1831585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.060434 
total_CMD = 1848505 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1658330 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1848505 
n_nop = 1789531 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001713 
CoL_Bus_Util = 0.030217 
Either_Row_CoL_Bus_Util = 0.031904 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000814 
queue_avg = 0.796289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.796289
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848505 n_nop=1795502 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05353
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1826520i bk1: 2726a 1824126i bk2: 1816a 1830725i bk3: 2284a 1828540i bk4: 2144a 1827604i bk5: 2800a 1822415i bk6: 1976a 1830289i bk7: 2616a 1826580i bk8: 2212a 1825760i bk9: 3074a 1821720i bk10: 1652a 1832493i bk11: 2220a 1828027i bk12: 1600a 1832738i bk13: 2212a 1828608i bk14: 1388a 1836795i bk15: 1940a 1832856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.053533 
total_CMD = 1848505 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1673151 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1848505 
n_nop = 1795502 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001943 
CoL_Bus_Util = 0.026766 
Either_Row_CoL_Bus_Util = 0.028673 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001264 
queue_avg = 0.647593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.647593
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848505 n_nop=1790107 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.0599
n_activity=211332 dram_eff=0.524
bk0: 2502a 1824865i bk1: 2728a 1823908i bk2: 2132a 1828691i bk3: 2296a 1827585i bk4: 2590a 1822382i bk5: 2848a 1820725i bk6: 2514a 1825660i bk7: 2592a 1824590i bk8: 2930a 1819557i bk9: 3104a 1819078i bk10: 2110a 1827232i bk11: 2232a 1826431i bk12: 1972a 1827659i bk13: 2240a 1826522i bk14: 1796a 1831925i bk15: 1952a 1832764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.059904 
total_CMD = 1848505 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1661843 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1848505 
n_nop = 1790107 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001667 
CoL_Bus_Util = 0.029952 
Either_Row_CoL_Bus_Util = 0.031592 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000856 
queue_avg = 0.804841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.804841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142036, Miss = 15912, Miss_rate = 0.112, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 165634, Miss = 19928, Miss_rate = 0.120, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 151426, Miss = 19012, Miss_rate = 0.126, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 174410, Miss = 20176, Miss_rate = 0.116, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 164208, Miss = 20120, Miss_rate = 0.123, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 142320, Miss = 15704, Miss_rate = 0.110, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 172970, Miss = 20352, Miss_rate = 0.118, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 152902, Miss = 18898, Miss_rate = 0.124, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 140374, Miss = 15752, Miss_rate = 0.112, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 164574, Miss = 19880, Miss_rate = 0.121, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 151956, Miss = 18896, Miss_rate = 0.124, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 172276, Miss = 19992, Miss_rate = 0.116, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1895086
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1185
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1176423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73818
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1484064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 325584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1895086
icnt_total_pkts_simt_to_mem=717967
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.0929
	minimum = 5
	maximum = 218
Network latency average = 51.4194
	minimum = 5
	maximum = 208
Slowest packet = 2400797
Flit latency average = 48.406
	minimum = 5
	maximum = 208
Slowest flit = 2559989
Fragmentation average = 0.00420176
	minimum = 0
	maximum = 115
Injected packet rate average = 0.182848
	minimum = 0.0616576 (at node 3)
	maximum = 0.514291 (at node 20)
Accepted packet rate average = 0.182848
	minimum = 0.0766657 (at node 25)
	maximum = 0.292515 (at node 8)
Injected flit rate average = 0.195594
	minimum = 0.0830705 (at node 3)
	maximum = 0.514291 (at node 20)
Accepted flit rate average= 0.195594
	minimum = 0.107256 (at node 25)
	maximum = 0.292515 (at node 8)
Injected packet length average = 1.06971
Accepted packet length average = 1.06971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.665 (51 samples)
	minimum = 5 (51 samples)
	maximum = 228.137 (51 samples)
Network latency average = 20.3631 (51 samples)
	minimum = 5 (51 samples)
	maximum = 225.373 (51 samples)
Flit latency average = 19.5351 (51 samples)
	minimum = 5 (51 samples)
	maximum = 224.804 (51 samples)
Fragmentation average = 0.00162746 (51 samples)
	minimum = 0 (51 samples)
	maximum = 66.0196 (51 samples)
Injected packet rate average = 0.0744811 (51 samples)
	minimum = 0.0275285 (51 samples)
	maximum = 0.209198 (51 samples)
Accepted packet rate average = 0.0744811 (51 samples)
	minimum = 0.0259384 (51 samples)
	maximum = 0.11393 (51 samples)
Injected flit rate average = 0.0794198 (51 samples)
	minimum = 0.0358102 (51 samples)
	maximum = 0.209376 (51 samples)
Accepted flit rate average = 0.0794198 (51 samples)
	minimum = 0.0352389 (51 samples)
	maximum = 0.11393 (51 samples)
Injected packet size average = 1.06631 (51 samples)
Accepted packet size average = 1.06631 (51 samples)
Hops average = 1 (51 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 8 sec (488 sec)
gpgpu_simulation_rate = 475106 (inst/sec)
gpgpu_simulation_rate = 2869 (cycle/sec)
gpgpu_silicon_slowdown = 243987x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 52 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 52: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 52 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1426872
gpu_tot_sim_insn = 231871728
gpu_tot_ipc =     162.5035
gpu_tot_issued_cta = 9810
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.3863% 
max_total_param_size = 0
gpu_stall_dramfull = 173628
gpu_stall_icnt2sh    = 321369
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3891
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7780
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      29.7526 GB/Sec
gpu_total_sim_rate=473207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3803382
	L1I_total_cache_misses = 60111
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34361
L1D_cache:
	L1D_cache_core[0]: Access = 41859, Miss = 25339, Miss_rate = 0.605, Pending_hits = 2837, Reservation_fails = 18369
	L1D_cache_core[1]: Access = 41843, Miss = 25219, Miss_rate = 0.603, Pending_hits = 2637, Reservation_fails = 17447
	L1D_cache_core[2]: Access = 42180, Miss = 25240, Miss_rate = 0.598, Pending_hits = 2568, Reservation_fails = 18004
	L1D_cache_core[3]: Access = 42722, Miss = 25758, Miss_rate = 0.603, Pending_hits = 2702, Reservation_fails = 16763
	L1D_cache_core[4]: Access = 42295, Miss = 25227, Miss_rate = 0.596, Pending_hits = 2868, Reservation_fails = 14305
	L1D_cache_core[5]: Access = 42311, Miss = 25809, Miss_rate = 0.610, Pending_hits = 2653, Reservation_fails = 15747
	L1D_cache_core[6]: Access = 41863, Miss = 24835, Miss_rate = 0.593, Pending_hits = 2735, Reservation_fails = 14071
	L1D_cache_core[7]: Access = 42039, Miss = 25093, Miss_rate = 0.597, Pending_hits = 3245, Reservation_fails = 15553
	L1D_cache_core[8]: Access = 42549, Miss = 25905, Miss_rate = 0.609, Pending_hits = 2868, Reservation_fails = 16239
	L1D_cache_core[9]: Access = 42165, Miss = 25372, Miss_rate = 0.602, Pending_hits = 2841, Reservation_fails = 14717
	L1D_cache_core[10]: Access = 42260, Miss = 25023, Miss_rate = 0.592, Pending_hits = 2759, Reservation_fails = 14726
	L1D_cache_core[11]: Access = 42484, Miss = 25346, Miss_rate = 0.597, Pending_hits = 2765, Reservation_fails = 16095
	L1D_cache_core[12]: Access = 41941, Miss = 25410, Miss_rate = 0.606, Pending_hits = 2889, Reservation_fails = 17954
	L1D_cache_core[13]: Access = 42213, Miss = 25444, Miss_rate = 0.603, Pending_hits = 2956, Reservation_fails = 12988
	L1D_cache_core[14]: Access = 42387, Miss = 25774, Miss_rate = 0.608, Pending_hits = 2690, Reservation_fails = 13592
	L1D_total_cache_accesses = 633111
	L1D_total_cache_misses = 380794
	L1D_total_cache_miss_rate = 0.6015
	L1D_total_cache_pending_hits = 42013
	L1D_total_cache_reservation_fails = 236570
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229251
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 371032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229161
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3743271
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60111
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34361
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 162807
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3803382

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 195607
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 40725
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34361
ctas_completed 9810, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35634, 25449, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 
gpgpu_n_tot_thrd_icount = 240607104
gpgpu_n_tot_w_icount = 7518972
gpgpu_n_stall_shd_mem = 423485
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 371032
gpgpu_n_mem_write_global = 162807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524864
gpgpu_n_store_insn = 2604912
gpgpu_n_shmem_insn = 84400720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96656
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25997
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1509615	W0_Idle:10537596	W0_Scoreboard:8830961	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:466587	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3858990	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2968256 {8:371032,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11722104 {72:162807,}
traffic_breakdown_coretomem[INST_ACC_R] = 170912 {8:21364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59365120 {40:1484128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604912 {8:325614,}
traffic_breakdown_memtocore[INST_ACC_R] = 3418240 {40:85456,}
maxmflatency = 1520 
max_icnt2mem_latency = 1583 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1046977 	613255 	138107 	11433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20171 	964 	199 	468498 	27422 	25906 	10344 	1353 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	197045 	241948 	228350 	291831 	661315 	189071 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1109 	397 	36 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6914      5572      6835      5993      5629      4623      6445      4744      5411      3875      6032      5220      5305      4802      6054      5523
dram[1]:       5340      5211      5594      6127      5084      5158      5638      5544      4319      4400      4948      5110      4362      4357      4822      5337
dram[2]:       5322      6681      5657      7158      4418      5475      4479      6416      3802      5170      4498      6129      4238      5042      5081      6030
dram[3]:       5808      4895      6142      5390      5317      4602      5844      5448      4553      4228      5124      4900      4386      4129      5299      4663
dram[4]:       7599      5587      7317      6212      5824      4652      6296      4840      5383      3912      5864      5434      5473      4667      6193      5731
dram[5]:       5390      5903      5548      6605      4902      5568      5343      6043      4400      4629      4829      5366      4488      4621      4907      5773
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831      1277      1042      1410       977      1407      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1427      1171       613
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1146       758      1245      1036      1386       996      1389      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883425 n_nop=1830087 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.0528
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1861586i bk1: 2760a 1859242i bk2: 1822a 1865948i bk3: 2288a 1863541i bk4: 2184a 1861111i bk5: 2796a 1857272i bk6: 1990a 1864862i bk7: 2616a 1861890i bk8: 2250a 1860112i bk9: 3072a 1855976i bk10: 1674a 1866725i bk11: 2224a 1862820i bk12: 1612a 1868575i bk13: 2212a 1864020i bk14: 1392a 1871270i bk15: 1944a 1867140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052798 
total_CMD = 1883425 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1705911 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1883425 
n_nop = 1830087 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001955 
CoL_Bus_Util = 0.026399 
Either_Row_CoL_Bus_Util = 0.028320 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001219 
queue_avg = 0.643548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.643548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883425 n_nop=1824515 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05925
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1858826i bk1: 2840a 1857614i bk2: 2136a 1862527i bk3: 2296a 1862620i bk4: 2600a 1855422i bk5: 2872a 1854869i bk6: 2510a 1860418i bk7: 2592a 1859516i bk8: 2956a 1854067i bk9: 3128a 1853901i bk10: 2186a 1862070i bk11: 2232a 1862714i bk12: 1968a 1862963i bk13: 2264a 1861061i bk14: 1812a 1867207i bk15: 1952a 1866610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.059247 
total_CMD = 1883425 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1693574 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1883425 
n_nop = 1824515 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001685 
CoL_Bus_Util = 0.029624 
Either_Row_CoL_Bus_Util = 0.031278 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000985 
queue_avg = 0.787910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.78791
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883425 n_nop=1830059 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05282
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1859879i bk1: 2148a 1861992i bk2: 2308a 1863460i bk3: 1796a 1865292i bk4: 2808a 1858198i bk5: 2174a 1862202i bk6: 2640a 1861092i bk7: 1958a 1864315i bk8: 3078a 1856291i bk9: 2242a 1860883i bk10: 2308a 1863429i bk11: 1592a 1866921i bk12: 2220a 1862950i bk13: 1608a 1868030i bk14: 1972a 1867719i bk15: 1354a 1871184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.052820 
total_CMD = 1883425 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1706032 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1883425 
n_nop = 1830059 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.026410 
Either_Row_CoL_Bus_Util = 0.028335 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001293 
queue_avg = 0.627641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.627641
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883425 n_nop=1824451 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05931
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1856996i bk1: 2522a 1859426i bk2: 2320a 1862678i bk3: 2112a 1863438i bk4: 2872a 1855018i bk5: 2610a 1857524i bk6: 2624a 1860535i bk7: 2482a 1860460i bk8: 3128a 1854625i bk9: 2962a 1853084i bk10: 2320a 1862283i bk11: 2098a 1861450i bk12: 2264a 1861936i bk13: 1984a 1862690i bk14: 1984a 1866472i bk15: 1780a 1866505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.059313 
total_CMD = 1883425 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1693250 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1883425 
n_nop = 1824451 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001681 
CoL_Bus_Util = 0.029657 
Either_Row_CoL_Bus_Util = 0.031312 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000814 
queue_avg = 0.781525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.781525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883425 n_nop=1830422 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05254
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1861440i bk1: 2726a 1859046i bk2: 1816a 1865645i bk3: 2284a 1863460i bk4: 2144a 1862524i bk5: 2800a 1857335i bk6: 1976a 1865209i bk7: 2616a 1861500i bk8: 2212a 1860680i bk9: 3074a 1856640i bk10: 1652a 1867413i bk11: 2220a 1862947i bk12: 1600a 1867658i bk13: 2212a 1863528i bk14: 1388a 1871715i bk15: 1940a 1867776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.052540 
total_CMD = 1883425 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1708071 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1883425 
n_nop = 1830422 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001907 
CoL_Bus_Util = 0.026270 
Either_Row_CoL_Bus_Util = 0.028142 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001264 
queue_avg = 0.635586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.635586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883425 n_nop=1825027 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05879
n_activity=211332 dram_eff=0.524
bk0: 2502a 1859785i bk1: 2728a 1858828i bk2: 2132a 1863611i bk3: 2296a 1862505i bk4: 2590a 1857302i bk5: 2848a 1855645i bk6: 2514a 1860580i bk7: 2592a 1859510i bk8: 2930a 1854477i bk9: 3104a 1853998i bk10: 2110a 1862152i bk11: 2232a 1861351i bk12: 1972a 1862579i bk13: 2240a 1861442i bk14: 1796a 1866845i bk15: 1952a 1867684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.058793 
total_CMD = 1883425 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1696763 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1883425 
n_nop = 1825027 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001636 
CoL_Bus_Util = 0.029396 
Either_Row_CoL_Bus_Util = 0.031006 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000856 
queue_avg = 0.789918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.789918

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142074, Miss = 15912, Miss_rate = 0.112, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 165634, Miss = 19928, Miss_rate = 0.120, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 151434, Miss = 19012, Miss_rate = 0.126, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 174410, Miss = 20176, Miss_rate = 0.116, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 164216, Miss = 20120, Miss_rate = 0.123, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 142354, Miss = 15704, Miss_rate = 0.110, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 172978, Miss = 20352, Miss_rate = 0.118, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 152902, Miss = 18898, Miss_rate = 0.124, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 140412, Miss = 15752, Miss_rate = 0.112, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 164574, Miss = 19880, Miss_rate = 0.121, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 151964, Miss = 18896, Miss_rate = 0.124, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 172276, Miss = 19992, Miss_rate = 0.116, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1895228
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1185
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1176487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73866
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1484128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 325614
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85456
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1895228
icnt_total_pkts_simt_to_mem=718025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2450397
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2613053
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 9)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 9)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3504 (52 samples)
	minimum = 5 (52 samples)
	maximum = 223.981 (52 samples)
Network latency average = 20.0692 (52 samples)
	minimum = 5 (52 samples)
	maximum = 221.154 (52 samples)
Flit latency average = 19.2556 (52 samples)
	minimum = 5 (52 samples)
	maximum = 220.577 (52 samples)
Fragmentation average = 0.00159616 (52 samples)
	minimum = 0 (52 samples)
	maximum = 64.75 (52 samples)
Injected packet rate average = 0.0730538 (52 samples)
	minimum = 0.0269991 (52 samples)
	maximum = 0.205207 (52 samples)
Accepted packet rate average = 0.0730538 (52 samples)
	minimum = 0.0254396 (52 samples)
	maximum = 0.111842 (52 samples)
Injected flit rate average = 0.0778979 (52 samples)
	minimum = 0.0351216 (52 samples)
	maximum = 0.205392 (52 samples)
Accepted flit rate average = 0.0778979 (52 samples)
	minimum = 0.0345612 (52 samples)
	maximum = 0.111842 (52 samples)
Injected packet size average = 1.06631 (52 samples)
Accepted packet size average = 1.06631 (52 samples)
Hops average = 1 (52 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 10 sec (490 sec)
gpgpu_simulation_rate = 473207 (inst/sec)
gpgpu_simulation_rate = 2911 (cycle/sec)
gpgpu_silicon_slowdown = 240467x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 53 '_Z13lud_perimeterPfii'
Destroy streams for kernel 53: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 53 
gpu_sim_cycle = 25571
gpu_sim_insn = 275520
gpu_ipc =      10.7747
gpu_tot_sim_cycle = 1452443
gpu_tot_sim_insn = 232147248
gpu_tot_ipc =     159.8323
gpu_tot_issued_cta = 9824
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.6175% 
max_total_param_size = 0
gpu_stall_dramfull = 173628
gpu_stall_icnt2sh    = 321369
partiton_level_parallism =       0.0860
partiton_level_parallism_total  =       0.3838
partiton_level_parallism_util =       1.0492
partiton_level_parallism_util_total  =       1.7732
L2_BW  =       6.9414 GB/Sec
L2_BW_total  =      29.3510 GB/Sec
gpu_total_sim_rate=469933

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3811922
	L1I_total_cache_misses = 61203
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34361
L1D_cache:
	L1D_cache_core[0]: Access = 41938, Miss = 25387, Miss_rate = 0.605, Pending_hits = 2837, Reservation_fails = 18369
	L1D_cache_core[1]: Access = 41922, Miss = 25267, Miss_rate = 0.603, Pending_hits = 2637, Reservation_fails = 17447
	L1D_cache_core[2]: Access = 42259, Miss = 25288, Miss_rate = 0.598, Pending_hits = 2568, Reservation_fails = 18004
	L1D_cache_core[3]: Access = 42801, Miss = 25806, Miss_rate = 0.603, Pending_hits = 2702, Reservation_fails = 16763
	L1D_cache_core[4]: Access = 42374, Miss = 25275, Miss_rate = 0.596, Pending_hits = 2868, Reservation_fails = 14305
	L1D_cache_core[5]: Access = 42390, Miss = 25857, Miss_rate = 0.610, Pending_hits = 2653, Reservation_fails = 15747
	L1D_cache_core[6]: Access = 41942, Miss = 24883, Miss_rate = 0.593, Pending_hits = 2735, Reservation_fails = 14071
	L1D_cache_core[7]: Access = 42118, Miss = 25141, Miss_rate = 0.597, Pending_hits = 3245, Reservation_fails = 15553
	L1D_cache_core[8]: Access = 42628, Miss = 25953, Miss_rate = 0.609, Pending_hits = 2868, Reservation_fails = 16239
	L1D_cache_core[9]: Access = 42165, Miss = 25372, Miss_rate = 0.602, Pending_hits = 2841, Reservation_fails = 14717
	L1D_cache_core[10]: Access = 42339, Miss = 25071, Miss_rate = 0.592, Pending_hits = 2759, Reservation_fails = 14726
	L1D_cache_core[11]: Access = 42563, Miss = 25402, Miss_rate = 0.597, Pending_hits = 2765, Reservation_fails = 16095
	L1D_cache_core[12]: Access = 42020, Miss = 25458, Miss_rate = 0.606, Pending_hits = 2889, Reservation_fails = 17954
	L1D_cache_core[13]: Access = 42292, Miss = 25492, Miss_rate = 0.603, Pending_hits = 2956, Reservation_fails = 12988
	L1D_cache_core[14]: Access = 42466, Miss = 25822, Miss_rate = 0.608, Pending_hits = 2690, Reservation_fails = 13592
	L1D_total_cache_accesses = 634217
	L1D_total_cache_misses = 381474
	L1D_total_cache_miss_rate = 0.6015
	L1D_total_cache_pending_hits = 42013
	L1D_total_cache_reservation_fails = 236570
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 371704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229287
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3750719
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 61203
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34361
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163241
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3811922

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 195607
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 40725
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34361
ctas_completed 9824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36840, 25449, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 
gpgpu_n_tot_thrd_icount = 241147392
gpgpu_n_tot_w_icount = 7535856
gpgpu_n_stall_shd_mem = 426621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 371704
gpgpu_n_mem_write_global = 163241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7535616
gpgpu_n_store_insn = 2611856
gpgpu_n_shmem_insn = 84489872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7299456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25997
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1510329	W0_Idle:11058530	W0_Scoreboard:9007459	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7005279
single_issue_nums: WS0:3875874	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2973632 {8:371704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11753352 {72:163241,}
traffic_breakdown_coretomem[INST_ACC_R] = 179648 {8:22456,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59472640 {40:1486816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2611856 {8:326482,}
traffic_breakdown_memtocore[INST_ACC_R] = 3592960 {40:89824,}
maxmflatency = 1520 
max_icnt2mem_latency = 1583 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1050533 	613255 	138107 	11433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21246 	976 	204 	469604 	27422 	25906 	10344 	1353 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200597 	241952 	228350 	291831 	661315 	189071 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1136 	397 	36 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       6923      5572      6844      5993      5636      4623      6506      4757      5424      3875      6044      5220      5315      4802      6066      5523
dram[1]:       5340      5211      5594      6127      5084      5158      5652      5557      4319      4400      4948      5110      4362      4357      4822      5337
dram[2]:       5322      6689      5657      7167      4418      5482      4493      6489      3802      5183      4498      6142      4238      5051      5081      6042
dram[3]:       5808      4895      6142      5390      5317      4602      5858      5464      4553      4228      5124      4900      4386      4129      5299      4663
dram[4]:       7607      5587      7325      6212      5831      4652      6357      4855      5396      3912      5877      5434      5483      4667      6205      5731
dram[5]:       5390      5903      5548      6605      4902      5568      5357      6058      4400      4629      4829      5366      4488      4621      4907      5773
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831      1277      1042      1410       977      1407      1197       654      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1427      1171       613
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1146       758      1245      1036      1386       996      1389      1172       733      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1917178 n_nop=1863840 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.05187
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1895339i bk1: 2760a 1892995i bk2: 1822a 1899701i bk3: 2288a 1897294i bk4: 2184a 1894864i bk5: 2796a 1891025i bk6: 1990a 1898615i bk7: 2616a 1895643i bk8: 2250a 1893865i bk9: 3072a 1889729i bk10: 1674a 1900478i bk11: 2224a 1896573i bk12: 1612a 1902328i bk13: 2212a 1897773i bk14: 1392a 1905023i bk15: 1944a 1900893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051869 
total_CMD = 1917178 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1739664 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1917178 
n_nop = 1863840 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001921 
CoL_Bus_Util = 0.025934 
Either_Row_CoL_Bus_Util = 0.027821 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001219 
queue_avg = 0.632218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.632218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1917178 n_nop=1858268 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.0582
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1892579i bk1: 2840a 1891367i bk2: 2136a 1896280i bk3: 2296a 1896373i bk4: 2600a 1889175i bk5: 2872a 1888622i bk6: 2510a 1894171i bk7: 2592a 1893269i bk8: 2956a 1887820i bk9: 3128a 1887654i bk10: 2186a 1895823i bk11: 2232a 1896467i bk12: 1968a 1896716i bk13: 2264a 1894814i bk14: 1812a 1900960i bk15: 1952a 1900363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.058204 
total_CMD = 1917178 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1727327 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1917178 
n_nop = 1858268 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001656 
CoL_Bus_Util = 0.029102 
Either_Row_CoL_Bus_Util = 0.030727 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000985 
queue_avg = 0.774039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774039
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1917178 n_nop=1863812 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05189
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1893632i bk1: 2148a 1895745i bk2: 2308a 1897213i bk3: 1796a 1899045i bk4: 2808a 1891951i bk5: 2174a 1895955i bk6: 2640a 1894845i bk7: 1958a 1898068i bk8: 3078a 1890044i bk9: 2242a 1894636i bk10: 2308a 1897182i bk11: 1592a 1900674i bk12: 2220a 1896703i bk13: 1608a 1901783i bk14: 1972a 1901472i bk15: 1354a 1904937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.051890 
total_CMD = 1917178 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1739785 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1917178 
n_nop = 1863812 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001927 
CoL_Bus_Util = 0.025945 
Either_Row_CoL_Bus_Util = 0.027836 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001293 
queue_avg = 0.616591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.616591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1917178 n_nop=1858204 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05827
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1890749i bk1: 2522a 1893179i bk2: 2320a 1896431i bk3: 2112a 1897191i bk4: 2872a 1888771i bk5: 2610a 1891277i bk6: 2624a 1894288i bk7: 2482a 1894213i bk8: 3128a 1888378i bk9: 2962a 1886837i bk10: 2320a 1896036i bk11: 2098a 1895203i bk12: 2264a 1895689i bk13: 1984a 1896443i bk14: 1984a 1900225i bk15: 1780a 1900258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.058269 
total_CMD = 1917178 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1727003 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1917178 
n_nop = 1858204 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001651 
CoL_Bus_Util = 0.029134 
Either_Row_CoL_Bus_Util = 0.030761 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000814 
queue_avg = 0.767766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.767766
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1917178 n_nop=1864175 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05162
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1895193i bk1: 2726a 1892799i bk2: 1816a 1899398i bk3: 2284a 1897213i bk4: 2144a 1896277i bk5: 2800a 1891088i bk6: 1976a 1898962i bk7: 2616a 1895253i bk8: 2212a 1894433i bk9: 3074a 1890393i bk10: 1652a 1901166i bk11: 2220a 1896700i bk12: 1600a 1901411i bk13: 2212a 1897281i bk14: 1388a 1905468i bk15: 1940a 1901529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.051615 
total_CMD = 1917178 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1741824 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1917178 
n_nop = 1864175 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001874 
CoL_Bus_Util = 0.025808 
Either_Row_CoL_Bus_Util = 0.027646 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001264 
queue_avg = 0.624396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.624396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1917178 n_nop=1858780 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05776
n_activity=211332 dram_eff=0.524
bk0: 2502a 1893538i bk1: 2728a 1892581i bk2: 2132a 1897364i bk3: 2296a 1896258i bk4: 2590a 1891055i bk5: 2848a 1889398i bk6: 2514a 1894333i bk7: 2592a 1893263i bk8: 2930a 1888230i bk9: 3104a 1887751i bk10: 2110a 1895905i bk11: 2232a 1895104i bk12: 1972a 1896332i bk13: 2240a 1895195i bk14: 1796a 1900598i bk15: 1952a 1901437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.057758 
total_CMD = 1917178 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1730516 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1917178 
n_nop = 1858780 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001608 
CoL_Bus_Util = 0.028879 
Either_Row_CoL_Bus_Util = 0.030460 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000856 
queue_avg = 0.776011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.776011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 143256, Miss = 15912, Miss_rate = 0.111, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 166202, Miss = 19928, Miss_rate = 0.120, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 151890, Miss = 19012, Miss_rate = 0.125, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 174978, Miss = 20176, Miss_rate = 0.115, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 164672, Miss = 20120, Miss_rate = 0.122, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 143538, Miss = 15704, Miss_rate = 0.109, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 173434, Miss = 20352, Miss_rate = 0.117, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 153374, Miss = 18898, Miss_rate = 0.123, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 141538, Miss = 15752, Miss_rate = 0.111, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 165046, Miss = 19880, Miss_rate = 0.120, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 152476, Miss = 18896, Miss_rate = 0.124, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 172748, Miss = 19992, Miss_rate = 0.116, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1903152
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1180
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1179175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78234
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1486816
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 326482
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 89824
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1903152
icnt_total_pkts_simt_to_mem=720657
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07676
	minimum = 5
	maximum = 18
Network latency average = 5.07676
	minimum = 5
	maximum = 18
Slowest packet = 2450454
Flit latency average = 5.04481
	minimum = 5
	maximum = 18
Slowest flit = 2613261
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146607
	minimum = 0 (at node 9)
	maximum = 0.0463025 (at node 20)
Accepted packet rate average = 0.0146607
	minimum = 0 (at node 9)
	maximum = 0.0221344 (at node 0)
Injected flit rate average = 0.0152893
	minimum = 0 (at node 9)
	maximum = 0.0463025 (at node 20)
Accepted flit rate average= 0.0152893
	minimum = 0 (at node 9)
	maximum = 0.0221344 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0433 (53 samples)
	minimum = 5 (53 samples)
	maximum = 220.094 (53 samples)
Network latency average = 19.7864 (53 samples)
	minimum = 5 (53 samples)
	maximum = 217.321 (53 samples)
Flit latency average = 18.9874 (53 samples)
	minimum = 5 (53 samples)
	maximum = 216.755 (53 samples)
Fragmentation average = 0.00156604 (53 samples)
	minimum = 0 (53 samples)
	maximum = 63.5283 (53 samples)
Injected packet rate average = 0.071952 (53 samples)
	minimum = 0.0264897 (53 samples)
	maximum = 0.202208 (53 samples)
Accepted packet rate average = 0.071952 (53 samples)
	minimum = 0.0249596 (53 samples)
	maximum = 0.110149 (53 samples)
Injected flit rate average = 0.0767166 (53 samples)
	minimum = 0.0344589 (53 samples)
	maximum = 0.20239 (53 samples)
Accepted flit rate average = 0.0767166 (53 samples)
	minimum = 0.0339091 (53 samples)
	maximum = 0.110149 (53 samples)
Injected packet size average = 1.06622 (53 samples)
Accepted packet size average = 1.06622 (53 samples)
Hops average = 1 (53 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 14 sec (494 sec)
gpgpu_simulation_rate = 469933 (inst/sec)
gpgpu_simulation_rate = 2940 (cycle/sec)
gpgpu_silicon_slowdown = 238095x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 54 '_Z12lud_internalPfii'
Destroy streams for kernel 54: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 54 
gpu_sim_cycle = 9314
gpu_sim_insn = 4666368
gpu_ipc =     501.0058
gpu_tot_sim_cycle = 1461757
gpu_tot_sim_insn = 236813616
gpu_tot_ipc =     162.0061
gpu_tot_issued_cta = 10020
gpu_occupancy = 73.4351% 
gpu_tot_occupancy = 32.9942% 
max_total_param_size = 0
gpu_stall_dramfull = 177461
gpu_stall_icnt2sh    = 329636
partiton_level_parallism =       1.1865
partiton_level_parallism_total  =       0.3889
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       1.7749
L2_BW  =      91.2258 GB/Sec
L2_BW_total  =      29.7452 GB/Sec
gpu_total_sim_rate=471740

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3885618
	L1I_total_cache_misses = 62691
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35028
L1D_cache:
	L1D_cache_core[0]: Access = 42706, Miss = 25851, Miss_rate = 0.605, Pending_hits = 2901, Reservation_fails = 19350
	L1D_cache_core[1]: Access = 42818, Miss = 25807, Miss_rate = 0.603, Pending_hits = 2698, Reservation_fails = 18275
	L1D_cache_core[2]: Access = 43027, Miss = 25784, Miss_rate = 0.599, Pending_hits = 2634, Reservation_fails = 18935
	L1D_cache_core[3]: Access = 43633, Miss = 26350, Miss_rate = 0.604, Pending_hits = 2781, Reservation_fails = 17278
	L1D_cache_core[4]: Access = 43206, Miss = 25859, Miss_rate = 0.599, Pending_hits = 2916, Reservation_fails = 15129
	L1D_cache_core[5]: Access = 43222, Miss = 26395, Miss_rate = 0.611, Pending_hits = 2701, Reservation_fails = 16647
	L1D_cache_core[6]: Access = 42774, Miss = 25347, Miss_rate = 0.593, Pending_hits = 2825, Reservation_fails = 14560
	L1D_cache_core[7]: Access = 43014, Miss = 25725, Miss_rate = 0.598, Pending_hits = 3305, Reservation_fails = 15764
	L1D_cache_core[8]: Access = 43460, Miss = 26507, Miss_rate = 0.610, Pending_hits = 2925, Reservation_fails = 17155
	L1D_cache_core[9]: Access = 43061, Miss = 25943, Miss_rate = 0.602, Pending_hits = 2879, Reservation_fails = 15552
	L1D_cache_core[10]: Access = 43171, Miss = 25569, Miss_rate = 0.592, Pending_hits = 2825, Reservation_fails = 15677
	L1D_cache_core[11]: Access = 43395, Miss = 25944, Miss_rate = 0.598, Pending_hits = 2819, Reservation_fails = 16638
	L1D_cache_core[12]: Access = 42788, Miss = 25938, Miss_rate = 0.606, Pending_hits = 2959, Reservation_fails = 18643
	L1D_cache_core[13]: Access = 43124, Miss = 26074, Miss_rate = 0.605, Pending_hits = 3004, Reservation_fails = 14201
	L1D_cache_core[14]: Access = 43362, Miss = 26350, Miss_rate = 0.608, Pending_hits = 2730, Reservation_fails = 14089
	L1D_total_cache_accesses = 646761
	L1D_total_cache_misses = 389443
	L1D_total_cache_miss_rate = 0.6021
	L1D_total_cache_pending_hits = 42902
	L1D_total_cache_reservation_fails = 247893
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234081
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 379545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 247786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233991
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3822927
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62691
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35028
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166377
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3885618

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 199570
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 48083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35028
ctas_completed 10020, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
37119, 25728, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 
gpgpu_n_tot_thrd_icount = 245813760
gpgpu_n_tot_w_icount = 7681680
gpgpu_n_stall_shd_mem = 433405
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 379545
gpgpu_n_mem_write_global = 166377
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686144
gpgpu_n_store_insn = 2662032
gpgpu_n_shmem_insn = 86195856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7449984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26509
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1541427	W0_Idle:11065121	W0_Scoreboard:9095166	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3948786	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3036360 {8:379545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11979144 {72:166377,}
traffic_breakdown_coretomem[INST_ACC_R] = 180240 {8:22530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60727200 {40:1518180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662032 {8:332754,}
traffic_breakdown_memtocore[INST_ACC_R] = 3604800 {40:90120,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1072657 	624817 	139935 	13555 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21308 	987 	205 	479004 	27809 	26785 	10551 	1440 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	202694 	245601 	232410 	296578 	678963 	194506 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1145 	403 	39 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7054      5604      7009      6031      5763      4651      6744      4952      5784      3920      6706      5268      6136      4848      6727      5568
dram[1]:       5369      5237      5629      6161      5112      5183      5826      5727      4368      4444      5002      5166      4412      4404      4877      5375
dram[2]:       5353      6846      5688      7391      4443      5672      4680      6823      3847      5564      4545      6831      4288      5899      5132      6664
dram[3]:       5832      4927      6175      5432      5339      4629      6026      5694      4597      4276      5179      4954      4435      4184      5338      4729
dram[4]:       7782      5619      7556      6254      6032      4681      6681      5100      5781      3958      6540      5478      6340      4721      6929      5785
dram[5]:       5426      5930      5591      6645      4928      5593      5531      6285      4449      4672      4884      5419      4537      4675      4958      5814
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1929472 n_nop=1876134 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.05154
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1907633i bk1: 2760a 1905289i bk2: 1822a 1911995i bk3: 2288a 1909588i bk4: 2184a 1907158i bk5: 2796a 1903319i bk6: 1990a 1910909i bk7: 2616a 1907937i bk8: 2250a 1906159i bk9: 3072a 1902023i bk10: 1674a 1912772i bk11: 2224a 1908867i bk12: 1612a 1914622i bk13: 2212a 1910067i bk14: 1392a 1917317i bk15: 1944a 1913187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051538 
total_CMD = 1929472 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1751958 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1929472 
n_nop = 1876134 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001908 
CoL_Bus_Util = 0.025769 
Either_Row_CoL_Bus_Util = 0.027644 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001219 
queue_avg = 0.628190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.62819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1929472 n_nop=1870562 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05783
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1904873i bk1: 2840a 1903661i bk2: 2136a 1908574i bk3: 2296a 1908667i bk4: 2600a 1901469i bk5: 2872a 1900916i bk6: 2510a 1906465i bk7: 2592a 1905563i bk8: 2956a 1900114i bk9: 3128a 1899948i bk10: 2186a 1908117i bk11: 2232a 1908761i bk12: 1968a 1909010i bk13: 2264a 1907108i bk14: 1812a 1913254i bk15: 1952a 1912657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.057833 
total_CMD = 1929472 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1739621 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1929472 
n_nop = 1870562 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001645 
CoL_Bus_Util = 0.028917 
Either_Row_CoL_Bus_Util = 0.030532 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000985 
queue_avg = 0.769107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.769107
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1929472 n_nop=1876106 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05156
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1905926i bk1: 2148a 1908039i bk2: 2308a 1909507i bk3: 1796a 1911339i bk4: 2808a 1904245i bk5: 2174a 1908249i bk6: 2640a 1907139i bk7: 1958a 1910362i bk8: 3078a 1902338i bk9: 2242a 1906930i bk10: 2308a 1909476i bk11: 1592a 1912968i bk12: 2220a 1908997i bk13: 1608a 1914077i bk14: 1972a 1913766i bk15: 1354a 1917231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.051559 
total_CMD = 1929472 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1752079 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1929472 
n_nop = 1876106 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001915 
CoL_Bus_Util = 0.025780 
Either_Row_CoL_Bus_Util = 0.027658 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001293 
queue_avg = 0.612662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.612662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1929472 n_nop=1870498 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.0579
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1903043i bk1: 2522a 1905473i bk2: 2320a 1908725i bk3: 2112a 1909485i bk4: 2872a 1901065i bk5: 2610a 1903571i bk6: 2624a 1906582i bk7: 2482a 1906507i bk8: 3128a 1900672i bk9: 2962a 1899131i bk10: 2320a 1908330i bk11: 2098a 1907497i bk12: 2264a 1907983i bk13: 1984a 1908737i bk14: 1984a 1912519i bk15: 1780a 1912552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.057898 
total_CMD = 1929472 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1739297 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1929472 
n_nop = 1870498 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001641 
CoL_Bus_Util = 0.028949 
Either_Row_CoL_Bus_Util = 0.030565 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000814 
queue_avg = 0.762874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1929472 n_nop=1876469 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05129
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1907487i bk1: 2726a 1905093i bk2: 1816a 1911692i bk3: 2284a 1909507i bk4: 2144a 1908571i bk5: 2800a 1903382i bk6: 1976a 1911256i bk7: 2616a 1907547i bk8: 2212a 1906727i bk9: 3074a 1902687i bk10: 1652a 1913460i bk11: 2220a 1908994i bk12: 1600a 1913705i bk13: 2212a 1909575i bk14: 1388a 1917762i bk15: 1940a 1913823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.051287 
total_CMD = 1929472 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1754118 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1929472 
n_nop = 1876469 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001862 
CoL_Bus_Util = 0.025643 
Either_Row_CoL_Bus_Util = 0.027470 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001264 
queue_avg = 0.620418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.620418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1929472 n_nop=1871074 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05739
n_activity=211332 dram_eff=0.524
bk0: 2502a 1905832i bk1: 2728a 1904875i bk2: 2132a 1909658i bk3: 2296a 1908552i bk4: 2590a 1903349i bk5: 2848a 1901692i bk6: 2514a 1906627i bk7: 2592a 1905557i bk8: 2930a 1900524i bk9: 3104a 1900045i bk10: 2110a 1908199i bk11: 2232a 1907398i bk12: 1972a 1908626i bk13: 2240a 1907489i bk14: 1796a 1912892i bk15: 1952a 1913731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.057390 
total_CMD = 1929472 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1742810 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1929472 
n_nop = 1871074 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001597 
CoL_Bus_Util = 0.028695 
Either_Row_CoL_Bus_Util = 0.030266 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000856 
queue_avg = 0.771067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.771067

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147924, Miss = 15912, Miss_rate = 0.108, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 168898, Miss = 19928, Miss_rate = 0.118, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 154366, Miss = 19012, Miss_rate = 0.123, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 177570, Miss = 20176, Miss_rate = 0.114, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 167368, Miss = 20120, Miss_rate = 0.120, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 148318, Miss = 15704, Miss_rate = 0.106, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 176022, Miss = 20352, Miss_rate = 0.116, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 156086, Miss = 18898, Miss_rate = 0.121, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 146162, Miss = 15752, Miss_rate = 0.108, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 167950, Miss = 19880, Miss_rate = 0.118, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 154952, Miss = 18896, Miss_rate = 0.122, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 175468, Miss = 19992, Miss_rate = 0.114, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1941084
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1157
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1210539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78530
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1518180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332754
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1941084
icnt_total_pkts_simt_to_mem=734844
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.9076
	minimum = 5
	maximum = 622
Network latency average = 57.7292
	minimum = 5
	maximum = 622
Slowest packet = 2468472
Flit latency average = 54.5022
	minimum = 5
	maximum = 622
Slowest flit = 2631713
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.19478
	minimum = 0.0709684 (at node 0)
	maximum = 0.513206 (at node 20)
Accepted packet rate average = 0.19478
	minimum = 0.0825639 (at node 17)
	maximum = 0.300193 (at node 7)
Injected flit rate average = 0.207251
	minimum = 0.0915826 (at node 0)
	maximum = 0.513206 (at node 20)
Accepted flit rate average= 0.207251
	minimum = 0.114773 (at node 17)
	maximum = 0.300193 (at node 7)
Injected packet length average = 1.06402
Accepted packet length average = 1.06402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8001 (54 samples)
	minimum = 5 (54 samples)
	maximum = 227.537 (54 samples)
Network latency average = 20.489 (54 samples)
	minimum = 5 (54 samples)
	maximum = 224.815 (54 samples)
Flit latency average = 19.6451 (54 samples)
	minimum = 5 (54 samples)
	maximum = 224.259 (54 samples)
Fragmentation average = 0.00153704 (54 samples)
	minimum = 0 (54 samples)
	maximum = 62.3519 (54 samples)
Injected packet rate average = 0.0742266 (54 samples)
	minimum = 0.0273134 (54 samples)
	maximum = 0.207968 (54 samples)
Accepted packet rate average = 0.0742266 (54 samples)
	minimum = 0.0260263 (54 samples)
	maximum = 0.113669 (54 samples)
Injected flit rate average = 0.0791339 (54 samples)
	minimum = 0.0355168 (54 samples)
	maximum = 0.208146 (54 samples)
Accepted flit rate average = 0.0791339 (54 samples)
	minimum = 0.0354066 (54 samples)
	maximum = 0.113669 (54 samples)
Injected packet size average = 1.06611 (54 samples)
Accepted packet size average = 1.06611 (54 samples)
Hops average = 1 (54 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 22 sec (502 sec)
gpgpu_simulation_rate = 471740 (inst/sec)
gpgpu_simulation_rate = 2911 (cycle/sec)
gpgpu_silicon_slowdown = 240467x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 55 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 55: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 55 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1488212
gpu_tot_sim_insn = 236833496
gpu_tot_ipc =     159.1396
gpu_tot_issued_cta = 10021
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.9387% 
max_total_param_size = 0
gpu_stall_dramfull = 177461
gpu_stall_icnt2sh    = 329636
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3820
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7748
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      29.2186 GB/Sec
gpu_total_sim_rate=469907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3887290
	L1I_total_cache_misses = 62703
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35028
L1D_cache:
	L1D_cache_core[0]: Access = 42706, Miss = 25851, Miss_rate = 0.605, Pending_hits = 2901, Reservation_fails = 19350
	L1D_cache_core[1]: Access = 42818, Miss = 25807, Miss_rate = 0.603, Pending_hits = 2698, Reservation_fails = 18275
	L1D_cache_core[2]: Access = 43027, Miss = 25784, Miss_rate = 0.599, Pending_hits = 2634, Reservation_fails = 18935
	L1D_cache_core[3]: Access = 43633, Miss = 26350, Miss_rate = 0.604, Pending_hits = 2781, Reservation_fails = 17278
	L1D_cache_core[4]: Access = 43206, Miss = 25859, Miss_rate = 0.599, Pending_hits = 2916, Reservation_fails = 15129
	L1D_cache_core[5]: Access = 43222, Miss = 26395, Miss_rate = 0.611, Pending_hits = 2701, Reservation_fails = 16647
	L1D_cache_core[6]: Access = 42774, Miss = 25347, Miss_rate = 0.593, Pending_hits = 2825, Reservation_fails = 14560
	L1D_cache_core[7]: Access = 43014, Miss = 25725, Miss_rate = 0.598, Pending_hits = 3305, Reservation_fails = 15764
	L1D_cache_core[8]: Access = 43460, Miss = 26507, Miss_rate = 0.610, Pending_hits = 2925, Reservation_fails = 17155
	L1D_cache_core[9]: Access = 43061, Miss = 25943, Miss_rate = 0.602, Pending_hits = 2879, Reservation_fails = 15552
	L1D_cache_core[10]: Access = 43171, Miss = 25569, Miss_rate = 0.592, Pending_hits = 2825, Reservation_fails = 15677
	L1D_cache_core[11]: Access = 43426, Miss = 25960, Miss_rate = 0.598, Pending_hits = 2819, Reservation_fails = 16638
	L1D_cache_core[12]: Access = 42788, Miss = 25938, Miss_rate = 0.606, Pending_hits = 2959, Reservation_fails = 18643
	L1D_cache_core[13]: Access = 43124, Miss = 26074, Miss_rate = 0.605, Pending_hits = 3004, Reservation_fails = 14201
	L1D_cache_core[14]: Access = 43362, Miss = 26350, Miss_rate = 0.608, Pending_hits = 2730, Reservation_fails = 14089
	L1D_total_cache_accesses = 646792
	L1D_total_cache_misses = 389459
	L1D_total_cache_miss_rate = 0.6021
	L1D_total_cache_pending_hits = 42902
	L1D_total_cache_reservation_fails = 247893
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234087
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 379561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 247786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233997
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3824587
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62703
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35028
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480400
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166392
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3887290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 199570
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 48083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35028
ctas_completed 10021, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
37119, 25728, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 
gpgpu_n_tot_thrd_icount = 245908128
gpgpu_n_tot_w_icount = 7684629
gpgpu_n_stall_shd_mem = 433909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 379561
gpgpu_n_mem_write_global = 166392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686400
gpgpu_n_store_insn = 2662272
gpgpu_n_shmem_insn = 86200552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7450080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 100296
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26509
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1541427	W0_Idle:11095310	W0_Scoreboard:9114936	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:483404	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3951735	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3036488 {8:379561,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11980224 {72:166392,}
traffic_breakdown_coretomem[INST_ACC_R] = 180336 {8:22542,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60729760 {40:1518244,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662272 {8:332784,}
traffic_breakdown_memtocore[INST_ACC_R] = 3606720 {40:90168,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1072751 	624817 	139935 	13555 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21320 	987 	205 	479035 	27809 	26785 	10551 	1440 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	202788 	245601 	232410 	296578 	678963 	194506 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1155 	403 	39 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7054      5604      7009      6031      5763      4651      6744      4952      5788      3920      6706      5268      6136      4848      6727      5568
dram[1]:       5369      5237      5629      6161      5112      5183      5826      5727      4368      4444      5002      5166      4412      4404      4877      5375
dram[2]:       5353      6846      5688      7391      4443      5672      4680      6823      3847      5568      4545      6831      4288      5899      5132      6664
dram[3]:       5832      4927      6175      5432      5339      4629      6026      5694      4597      4276      5179      4954      4435      4184      5338      4729
dram[4]:       7782      5619      7556      6254      6032      4681      6681      5100      5785      3958      6540      5478      6340      4721      6929      5785
dram[5]:       5426      5930      5591      6645      4928      5593      5531      6285      4449      4672      4884      5419      4537      4675      4958      5814
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1964392 n_nop=1911054 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.05062
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1942553i bk1: 2760a 1940209i bk2: 1822a 1946915i bk3: 2288a 1944508i bk4: 2184a 1942078i bk5: 2796a 1938239i bk6: 1990a 1945829i bk7: 2616a 1942857i bk8: 2250a 1941079i bk9: 3072a 1936943i bk10: 1674a 1947692i bk11: 2224a 1943787i bk12: 1612a 1949542i bk13: 2212a 1944987i bk14: 1392a 1952237i bk15: 1944a 1948107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050622 
total_CMD = 1964392 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1786878 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1964392 
n_nop = 1911054 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001874 
CoL_Bus_Util = 0.025311 
Either_Row_CoL_Bus_Util = 0.027152 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001219 
queue_avg = 0.617023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.617023
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1964392 n_nop=1905482 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05681
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1939793i bk1: 2840a 1938581i bk2: 2136a 1943494i bk3: 2296a 1943587i bk4: 2600a 1936389i bk5: 2872a 1935836i bk6: 2510a 1941385i bk7: 2592a 1940483i bk8: 2956a 1935034i bk9: 3128a 1934868i bk10: 2186a 1943037i bk11: 2232a 1943681i bk12: 1968a 1943930i bk13: 2264a 1942028i bk14: 1812a 1948174i bk15: 1952a 1947577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.056805 
total_CMD = 1964392 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1774541 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1964392 
n_nop = 1905482 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001616 
CoL_Bus_Util = 0.028403 
Either_Row_CoL_Bus_Util = 0.029989 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000985 
queue_avg = 0.755435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.755435
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1964392 n_nop=1911026 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.05064
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1940846i bk1: 2148a 1942959i bk2: 2308a 1944427i bk3: 1796a 1946259i bk4: 2808a 1939165i bk5: 2174a 1943169i bk6: 2640a 1942059i bk7: 1958a 1945282i bk8: 3078a 1937258i bk9: 2242a 1941850i bk10: 2308a 1944396i bk11: 1592a 1947888i bk12: 2220a 1943917i bk13: 1608a 1948997i bk14: 1972a 1948686i bk15: 1354a 1952151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.050643 
total_CMD = 1964392 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1786999 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1964392 
n_nop = 1911026 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001880 
CoL_Bus_Util = 0.025321 
Either_Row_CoL_Bus_Util = 0.027167 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001293 
queue_avg = 0.601771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.601771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1964392 n_nop=1905418 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05687
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1937963i bk1: 2522a 1940393i bk2: 2320a 1943645i bk3: 2112a 1944405i bk4: 2872a 1935985i bk5: 2610a 1938491i bk6: 2624a 1941502i bk7: 2482a 1941427i bk8: 3128a 1935592i bk9: 2962a 1934051i bk10: 2320a 1943250i bk11: 2098a 1942417i bk12: 2264a 1942903i bk13: 1984a 1943657i bk14: 1984a 1947439i bk15: 1780a 1947472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.056868 
total_CMD = 1964392 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1774217 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1964392 
n_nop = 1905418 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001612 
CoL_Bus_Util = 0.028434 
Either_Row_CoL_Bus_Util = 0.030022 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000814 
queue_avg = 0.749313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.749313
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1964392 n_nop=1911389 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.05037
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1942407i bk1: 2726a 1940013i bk2: 1816a 1946612i bk3: 2284a 1944427i bk4: 2144a 1943491i bk5: 2800a 1938302i bk6: 1976a 1946176i bk7: 2616a 1942467i bk8: 2212a 1941647i bk9: 3074a 1937607i bk10: 1652a 1948380i bk11: 2220a 1943914i bk12: 1600a 1948625i bk13: 2212a 1944495i bk14: 1388a 1952682i bk15: 1940a 1948743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.050375 
total_CMD = 1964392 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1789038 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1964392 
n_nop = 1911389 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001829 
CoL_Bus_Util = 0.025187 
Either_Row_CoL_Bus_Util = 0.026982 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001264 
queue_avg = 0.609389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.609389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1964392 n_nop=1905994 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05637
n_activity=211332 dram_eff=0.524
bk0: 2502a 1940752i bk1: 2728a 1939795i bk2: 2132a 1944578i bk3: 2296a 1943472i bk4: 2590a 1938269i bk5: 2848a 1936612i bk6: 2514a 1941547i bk7: 2592a 1940477i bk8: 2930a 1935444i bk9: 3104a 1934965i bk10: 2110a 1943119i bk11: 2232a 1942318i bk12: 1972a 1943546i bk13: 2240a 1942409i bk14: 1796a 1947812i bk15: 1952a 1948651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.056370 
total_CMD = 1964392 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1777730 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1964392 
n_nop = 1905994 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001569 
CoL_Bus_Util = 0.028185 
Either_Row_CoL_Bus_Util = 0.029728 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000856 
queue_avg = 0.757360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.75736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147962, Miss = 15912, Miss_rate = 0.108, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 168898, Miss = 19928, Miss_rate = 0.118, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 154374, Miss = 19012, Miss_rate = 0.123, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 177570, Miss = 20176, Miss_rate = 0.114, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 167376, Miss = 20120, Miss_rate = 0.120, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 148348, Miss = 15704, Miss_rate = 0.106, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 176030, Miss = 20352, Miss_rate = 0.116, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 156086, Miss = 18898, Miss_rate = 0.121, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 146204, Miss = 15752, Miss_rate = 0.108, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 167950, Miss = 19880, Miss_rate = 0.118, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 154960, Miss = 18896, Miss_rate = 0.122, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 175468, Miss = 19992, Miss_rate = 0.114, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1941226
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1157
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1210603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78578
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1518244
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332784
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1941226
icnt_total_pkts_simt_to_mem=734902
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2509687
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2675928
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 11)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 11)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5001 (55 samples)
	minimum = 5 (55 samples)
	maximum = 223.618 (55 samples)
Network latency average = 20.2089 (55 samples)
	minimum = 5 (55 samples)
	maximum = 220.836 (55 samples)
Flit latency average = 19.3789 (55 samples)
	minimum = 5 (55 samples)
	maximum = 220.273 (55 samples)
Fragmentation average = 0.0015091 (55 samples)
	minimum = 0 (55 samples)
	maximum = 61.2182 (55 samples)
Injected packet rate average = 0.0728817 (55 samples)
	minimum = 0.0268167 (55 samples)
	maximum = 0.204216 (55 samples)
Accepted packet rate average = 0.0728817 (55 samples)
	minimum = 0.0255531 (55 samples)
	maximum = 0.111699 (55 samples)
Injected flit rate average = 0.0777002 (55 samples)
	minimum = 0.034871 (55 samples)
	maximum = 0.204402 (55 samples)
Accepted flit rate average = 0.0777002 (55 samples)
	minimum = 0.0347629 (55 samples)
	maximum = 0.111699 (55 samples)
Injected packet size average = 1.06611 (55 samples)
Accepted packet size average = 1.06611 (55 samples)
Hops average = 1 (55 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 24 sec (504 sec)
gpgpu_simulation_rate = 469907 (inst/sec)
gpgpu_simulation_rate = 2952 (cycle/sec)
gpgpu_silicon_slowdown = 237127x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 56 '_Z13lud_perimeterPfii'
Destroy streams for kernel 56: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 56 
gpu_sim_cycle = 25565
gpu_sim_insn = 255840
gpu_ipc =      10.0074
gpu_tot_sim_cycle = 1513777
gpu_tot_sim_insn = 237089336
gpu_tot_ipc =     156.6210
gpu_tot_issued_cta = 10034
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.2626% 
max_total_param_size = 0
gpu_stall_dramfull = 177461
gpu_stall_icnt2sh    = 329636
partiton_level_parallism =       0.0792
partiton_level_parallism_total  =       0.3769
partiton_level_parallism_util =       1.0374
partiton_level_parallism_util_total  =       1.7703
L2_BW  =       6.3875 GB/Sec
L2_BW_total  =      28.8330 GB/Sec
gpu_total_sim_rate=466711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3895220
	L1I_total_cache_misses = 63716
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35028
L1D_cache:
	L1D_cache_core[0]: Access = 42785, Miss = 25899, Miss_rate = 0.605, Pending_hits = 2901, Reservation_fails = 19350
	L1D_cache_core[1]: Access = 42897, Miss = 25855, Miss_rate = 0.603, Pending_hits = 2698, Reservation_fails = 18275
	L1D_cache_core[2]: Access = 43106, Miss = 25832, Miss_rate = 0.599, Pending_hits = 2634, Reservation_fails = 18935
	L1D_cache_core[3]: Access = 43712, Miss = 26398, Miss_rate = 0.604, Pending_hits = 2781, Reservation_fails = 17278
	L1D_cache_core[4]: Access = 43285, Miss = 25907, Miss_rate = 0.599, Pending_hits = 2916, Reservation_fails = 15129
	L1D_cache_core[5]: Access = 43301, Miss = 26443, Miss_rate = 0.611, Pending_hits = 2701, Reservation_fails = 16647
	L1D_cache_core[6]: Access = 42853, Miss = 25395, Miss_rate = 0.593, Pending_hits = 2825, Reservation_fails = 14560
	L1D_cache_core[7]: Access = 43093, Miss = 25773, Miss_rate = 0.598, Pending_hits = 3305, Reservation_fails = 15764
	L1D_cache_core[8]: Access = 43539, Miss = 26555, Miss_rate = 0.610, Pending_hits = 2925, Reservation_fails = 17155
	L1D_cache_core[9]: Access = 43140, Miss = 25991, Miss_rate = 0.602, Pending_hits = 2879, Reservation_fails = 15552
	L1D_cache_core[10]: Access = 43171, Miss = 25569, Miss_rate = 0.592, Pending_hits = 2825, Reservation_fails = 15677
	L1D_cache_core[11]: Access = 43426, Miss = 25960, Miss_rate = 0.598, Pending_hits = 2819, Reservation_fails = 16638
	L1D_cache_core[12]: Access = 42867, Miss = 25970, Miss_rate = 0.606, Pending_hits = 2959, Reservation_fails = 18643
	L1D_cache_core[13]: Access = 43203, Miss = 26122, Miss_rate = 0.605, Pending_hits = 3004, Reservation_fails = 14201
	L1D_cache_core[14]: Access = 43441, Miss = 26398, Miss_rate = 0.608, Pending_hits = 2730, Reservation_fails = 14089
	L1D_total_cache_accesses = 647819
	L1D_total_cache_misses = 390067
	L1D_total_cache_miss_rate = 0.6021
	L1D_total_cache_pending_hits = 42902
	L1D_total_cache_reservation_fails = 247893
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 234204
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 380169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 247786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 234114
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3831504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 63716
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35028
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 481024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166795
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3895220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 199570
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 48083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35028
ctas_completed 10034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38325, 25728, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 
gpgpu_n_tot_thrd_icount = 246409824
gpgpu_n_tot_w_icount = 7700307
gpgpu_n_stall_shd_mem = 436821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 380169
gpgpu_n_mem_write_global = 166795
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7696384
gpgpu_n_store_insn = 2668720
gpgpu_n_shmem_insn = 86283336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7452576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26509
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1542090	W0_Idle:11576540	W0_Scoreboard:9276771	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151454
single_issue_nums: WS0:3967413	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3041352 {8:380169,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12009240 {72:166795,}
traffic_breakdown_coretomem[INST_ACC_R] = 188440 {8:23555,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60827040 {40:1520676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2668720 {8:333590,}
traffic_breakdown_memtocore[INST_ACC_R] = 3768800 {40:94220,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1075989 	624817 	139935 	13555 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22320 	997 	208 	480046 	27809 	26785 	10551 	1440 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	206023 	245604 	232410 	296578 	678963 	194506 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1186 	403 	39 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7062      5604      7018      6031      5770      4651      6752      4952      5835      3933      6719      5268      6145      4848      6738      5568
dram[1]:       5369      5237      5629      6161      5112      5183      5826      5727      4380      4456      5002      5166      4412      4404      4877      5375
dram[2]:       5353      6855      5688      7400      4443      5679      4680      6831      3858      5615      4545      6843      4288      5908      5132      6676
dram[3]:       5832      4927      6175      5432      5339      4629      6026      5694      4608      4288      5179      4954      4435      4184      5338      4729
dram[4]:       7791      5619      7564      6254      6039      4681      6688      5100      5839      3969      6553      5478      6349      4721      6940      5785
dram[5]:       5426      5930      5591      6645      4928      5593      5531      6285      4463      4683      4884      5419      4537      4675      4958      5814
maximum mf latency per bank:
dram[0]:        761      1318       919      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324       684      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:        748      1277       930      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1998137 n_nop=1944799 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04977
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1976298i bk1: 2760a 1973954i bk2: 1822a 1980660i bk3: 2288a 1978253i bk4: 2184a 1975823i bk5: 2796a 1971984i bk6: 1990a 1979574i bk7: 2616a 1976602i bk8: 2250a 1974824i bk9: 3072a 1970688i bk10: 1674a 1981437i bk11: 2224a 1977532i bk12: 1612a 1983287i bk13: 2212a 1978732i bk14: 1392a 1985982i bk15: 1944a 1981852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049767 
total_CMD = 1998137 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1820623 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 1998137 
n_nop = 1944799 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001843 
CoL_Bus_Util = 0.024884 
Either_Row_CoL_Bus_Util = 0.026694 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001219 
queue_avg = 0.606603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.606603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1998137 n_nop=1939227 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05585
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1973538i bk1: 2840a 1972326i bk2: 2136a 1977239i bk3: 2296a 1977332i bk4: 2600a 1970134i bk5: 2872a 1969581i bk6: 2510a 1975130i bk7: 2592a 1974228i bk8: 2956a 1968779i bk9: 3128a 1968613i bk10: 2186a 1976782i bk11: 2232a 1977426i bk12: 1968a 1977675i bk13: 2264a 1975773i bk14: 1812a 1981919i bk15: 1952a 1981322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.055846 
total_CMD = 1998137 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1808286 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 1998137 
n_nop = 1939227 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001588 
CoL_Bus_Util = 0.027923 
Either_Row_CoL_Bus_Util = 0.029482 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000985 
queue_avg = 0.742677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.742677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1998137 n_nop=1944771 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04979
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1974591i bk1: 2148a 1976704i bk2: 2308a 1978172i bk3: 1796a 1980004i bk4: 2808a 1972910i bk5: 2174a 1976914i bk6: 2640a 1975804i bk7: 1958a 1979027i bk8: 3078a 1971003i bk9: 2242a 1975595i bk10: 2308a 1978141i bk11: 1592a 1981633i bk12: 2220a 1977662i bk13: 1608a 1982742i bk14: 1972a 1982431i bk15: 1354a 1985896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.049787 
total_CMD = 1998137 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1820744 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 1998137 
n_nop = 1944771 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001849 
CoL_Bus_Util = 0.024894 
Either_Row_CoL_Bus_Util = 0.026708 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001293 
queue_avg = 0.591609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.591609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1998137 n_nop=1939163 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05591
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1971708i bk1: 2522a 1974138i bk2: 2320a 1977390i bk3: 2112a 1978150i bk4: 2872a 1969730i bk5: 2610a 1972236i bk6: 2624a 1975247i bk7: 2482a 1975172i bk8: 3128a 1969337i bk9: 2962a 1967796i bk10: 2320a 1976995i bk11: 2098a 1976162i bk12: 2264a 1976648i bk13: 1984a 1977402i bk14: 1984a 1981184i bk15: 1780a 1981217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.055908 
total_CMD = 1998137 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1807962 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 1998137 
n_nop = 1939163 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.027954 
Either_Row_CoL_Bus_Util = 0.029514 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000814 
queue_avg = 0.736658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.736658
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1998137 n_nop=1945134 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04952
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1976152i bk1: 2726a 1973758i bk2: 1816a 1980357i bk3: 2284a 1978172i bk4: 2144a 1977236i bk5: 2800a 1972047i bk6: 1976a 1979921i bk7: 2616a 1976212i bk8: 2212a 1975392i bk9: 3074a 1971352i bk10: 1652a 1982125i bk11: 2220a 1977659i bk12: 1600a 1982370i bk13: 2212a 1978240i bk14: 1388a 1986427i bk15: 1940a 1982488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.049524 
total_CMD = 1998137 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1822783 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 1998137 
n_nop = 1945134 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001798 
CoL_Bus_Util = 0.024762 
Either_Row_CoL_Bus_Util = 0.026526 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001264 
queue_avg = 0.599098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.599098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1998137 n_nop=1939739 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05542
n_activity=211332 dram_eff=0.524
bk0: 2502a 1974497i bk1: 2728a 1973540i bk2: 2132a 1978323i bk3: 2296a 1977217i bk4: 2590a 1972014i bk5: 2848a 1970357i bk6: 2514a 1975292i bk7: 2592a 1974222i bk8: 2930a 1969189i bk9: 3104a 1968710i bk10: 2110a 1976864i bk11: 2232a 1976063i bk12: 1972a 1977291i bk13: 2240a 1976154i bk14: 1796a 1981557i bk15: 1952a 1982396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.055418 
total_CMD = 1998137 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1811475 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 1998137 
n_nop = 1939739 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001542 
CoL_Bus_Util = 0.027709 
Either_Row_CoL_Bus_Util = 0.029226 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000856 
queue_avg = 0.744570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149016, Miss = 15912, Miss_rate = 0.107, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 169450, Miss = 19928, Miss_rate = 0.118, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 154806, Miss = 19012, Miss_rate = 0.123, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 178122, Miss = 20176, Miss_rate = 0.113, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 167808, Miss = 20120, Miss_rate = 0.120, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 149344, Miss = 15704, Miss_rate = 0.105, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 176462, Miss = 20352, Miss_rate = 0.115, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 156518, Miss = 18898, Miss_rate = 0.121, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 147252, Miss = 15752, Miss_rate = 0.107, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 168382, Miss = 19880, Miss_rate = 0.118, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 155456, Miss = 18896, Miss_rate = 0.122, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 175900, Miss = 19992, Miss_rate = 0.114, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1948516
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1153
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1213035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 330008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82630
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1520676
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 333590
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1948516
icnt_total_pkts_simt_to_mem=737329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0539
	minimum = 5
	maximum = 16
Network latency average = 5.0539
	minimum = 5
	maximum = 16
Slowest packet = 2509744
Flit latency average = 5.01276
	minimum = 5
	maximum = 16
Slowest flit = 2676136
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0134936
	minimum = 0 (at node 10)
	maximum = 0.0412282 (at node 15)
Accepted packet rate average = 0.0134936
	minimum = 0 (at node 10)
	maximum = 0.0221396 (at node 0)
Injected flit rate average = 0.0140774
	minimum = 0 (at node 10)
	maximum = 0.0412282 (at node 15)
Accepted flit rate average= 0.0140774
	minimum = 0 (at node 10)
	maximum = 0.0221396 (at node 0)
Injected packet length average = 1.04327
Accepted packet length average = 1.04327
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2064 (56 samples)
	minimum = 5 (56 samples)
	maximum = 219.911 (56 samples)
Network latency average = 19.9382 (56 samples)
	minimum = 5 (56 samples)
	maximum = 217.179 (56 samples)
Flit latency average = 19.1223 (56 samples)
	minimum = 5 (56 samples)
	maximum = 216.625 (56 samples)
Fragmentation average = 0.00148215 (56 samples)
	minimum = 0 (56 samples)
	maximum = 60.125 (56 samples)
Injected packet rate average = 0.0718212 (56 samples)
	minimum = 0.0263379 (56 samples)
	maximum = 0.201305 (56 samples)
Accepted packet rate average = 0.0718212 (56 samples)
	minimum = 0.0250968 (56 samples)
	maximum = 0.1101 (56 samples)
Injected flit rate average = 0.076564 (56 samples)
	minimum = 0.0342483 (56 samples)
	maximum = 0.201488 (56 samples)
Accepted flit rate average = 0.076564 (56 samples)
	minimum = 0.0341421 (56 samples)
	maximum = 0.1101 (56 samples)
Injected packet size average = 1.06604 (56 samples)
Accepted packet size average = 1.06604 (56 samples)
Hops average = 1 (56 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 28 sec (508 sec)
gpgpu_simulation_rate = 466711 (inst/sec)
gpgpu_simulation_rate = 2979 (cycle/sec)
gpgpu_silicon_slowdown = 234978x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 57 '_Z12lud_internalPfii'
Destroy streams for kernel 57: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 57 
gpu_sim_cycle = 8380
gpu_sim_insn = 4023552
gpu_ipc =     480.1375
gpu_tot_sim_cycle = 1522157
gpu_tot_sim_insn = 241112888
gpu_tot_ipc =     158.4021
gpu_tot_issued_cta = 10203
gpu_occupancy = 73.2797% 
gpu_tot_occupancy = 32.5933% 
max_total_param_size = 0
gpu_stall_dramfull = 182673
gpu_stall_icnt2sh    = 339420
partiton_level_parallism =       1.1795
partiton_level_parallism_total  =       0.3813
partiton_level_parallism_util =       1.9100
partiton_level_parallism_util_total  =       1.7726
L2_BW  =      91.2252 GB/Sec
L2_BW_total  =      29.1765 GB/Sec
gpu_total_sim_rate=468180

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3958764
	L1I_total_cache_misses = 65070
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35358
L1D_cache:
	L1D_cache_core[0]: Access = 43617, Miss = 26399, Miss_rate = 0.605, Pending_hits = 2957, Reservation_fails = 20022
	L1D_cache_core[1]: Access = 43537, Miss = 26333, Miss_rate = 0.605, Pending_hits = 2698, Reservation_fails = 19526
	L1D_cache_core[2]: Access = 43874, Miss = 26356, Miss_rate = 0.601, Pending_hits = 2647, Reservation_fails = 19863
	L1D_cache_core[3]: Access = 44352, Miss = 26846, Miss_rate = 0.605, Pending_hits = 2797, Reservation_fails = 18149
	L1D_cache_core[4]: Access = 44053, Miss = 26405, Miss_rate = 0.599, Pending_hits = 2948, Reservation_fails = 15513
	L1D_cache_core[5]: Access = 44005, Miss = 26972, Miss_rate = 0.613, Pending_hits = 2705, Reservation_fails = 18294
	L1D_cache_core[6]: Access = 43621, Miss = 25914, Miss_rate = 0.594, Pending_hits = 2829, Reservation_fails = 15217
	L1D_cache_core[7]: Access = 43797, Miss = 26238, Miss_rate = 0.599, Pending_hits = 3318, Reservation_fails = 17336
	L1D_cache_core[8]: Access = 44307, Miss = 27047, Miss_rate = 0.610, Pending_hits = 2925, Reservation_fails = 17524
	L1D_cache_core[9]: Access = 43844, Miss = 26455, Miss_rate = 0.603, Pending_hits = 2883, Reservation_fails = 16440
	L1D_cache_core[10]: Access = 43939, Miss = 26113, Miss_rate = 0.594, Pending_hits = 2854, Reservation_fails = 17048
	L1D_cache_core[11]: Access = 44066, Miss = 26364, Miss_rate = 0.598, Pending_hits = 2848, Reservation_fails = 18423
	L1D_cache_core[12]: Access = 43507, Miss = 26386, Miss_rate = 0.606, Pending_hits = 3005, Reservation_fails = 19884
	L1D_cache_core[13]: Access = 43971, Miss = 26618, Miss_rate = 0.605, Pending_hits = 3004, Reservation_fails = 15455
	L1D_cache_core[14]: Access = 44145, Miss = 26846, Miss_rate = 0.608, Pending_hits = 2739, Reservation_fails = 15741
	L1D_total_cache_accesses = 658635
	L1D_total_cache_misses = 397292
	L1D_total_cache_miss_rate = 0.6032
	L1D_total_cache_pending_hits = 43157
	L1D_total_cache_reservation_fails = 264435
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 238260
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 387280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 264328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238170
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3893694
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65070
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35358
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489136
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169499
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3958764

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 207514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56681
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35358
ctas_completed 10203, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38604, 26007, 12741, 12741, 12741, 12741, 12741, 12741, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 
gpgpu_n_tot_thrd_icount = 250433376
gpgpu_n_tot_w_icount = 7826043
gpgpu_n_stall_shd_mem = 444076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 387280
gpgpu_n_mem_write_global = 169499
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826176
gpgpu_n_store_insn = 2711984
gpgpu_n_shmem_insn = 87754312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1570783	W0_Idle:11582868	W0_Scoreboard:9360658	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4030281	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3098240 {8:387280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12203928 {72:169499,}
traffic_breakdown_coretomem[INST_ACC_R] = 188992 {8:23624,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61964800 {40:1549120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2711984 {8:338998,}
traffic_breakdown_memtocore[INST_ACC_R] = 3779840 {40:94496,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1095495 	634400 	143903 	14350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22365 	1012 	208 	488189 	28190 	27307 	10852 	1750 	545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	207793 	249086 	236616 	300873 	691899 	201603 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1196 	407 	42 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7305      5645      7097      6058      5851      4673      6840      4974      6084      4239      7195      5319      6640      4897      7343      5626
dram[1]:       5417      5277      5663      6200      5138      5211      5852      5752      4645      4668      5075      5209      4472      4434      4964      5427
dram[2]:       5399      7098      5717      7494      4466      5767      4707      6935      4099      5872      4599      7342      4345      6396      5201      7319
dram[3]:       5871      4956      6208      5462      5361      4652      6050      5720      4764      4523      5222      5013      4468      4235      5391      4793
dram[4]:       8076      5664      7640      6282      6111      4704      6761      5125      6069      4224      7033      5532      6857      4778      7569      5854
dram[5]:       5479      5965      5624      6682      4955      5620      5556      6310      4791      4854      4955      5461      4592      4705      5041      5858
maximum mf latency per bank:
dram[0]:       1131      1318       919      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:       1011      1277       930      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2009198 n_nop=1955860 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04949
n_activity=203696 dram_eff=0.4882
bk0: 2142a 1987359i bk1: 2760a 1985015i bk2: 1822a 1991721i bk3: 2288a 1989314i bk4: 2184a 1986884i bk5: 2796a 1983045i bk6: 1990a 1990635i bk7: 2616a 1987663i bk8: 2250a 1985885i bk9: 3072a 1981749i bk10: 1674a 1992498i bk11: 2224a 1988593i bk12: 1612a 1994348i bk13: 2212a 1989793i bk14: 1392a 1997043i bk15: 1944a 1992913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049493 
total_CMD = 2009198 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1831684 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2009198 
n_nop = 1955860 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001833 
CoL_Bus_Util = 0.024747 
Either_Row_CoL_Bus_Util = 0.026547 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001219 
queue_avg = 0.603263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.603263
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2009198 n_nop=1950288 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05554
n_activity=214553 dram_eff=0.5201
bk0: 2512a 1984599i bk1: 2840a 1983387i bk2: 2136a 1988300i bk3: 2296a 1988393i bk4: 2600a 1981195i bk5: 2872a 1980642i bk6: 2510a 1986191i bk7: 2592a 1985289i bk8: 2956a 1979840i bk9: 3128a 1979674i bk10: 2186a 1987843i bk11: 2232a 1988487i bk12: 1968a 1988736i bk13: 2264a 1986834i bk14: 1812a 1992980i bk15: 1952a 1992383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.055539 
total_CMD = 2009198 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1819347 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2009198 
n_nop = 1950288 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001580 
CoL_Bus_Util = 0.027769 
Either_Row_CoL_Bus_Util = 0.029320 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000985 
queue_avg = 0.738588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.738588
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2009198 n_nop=1955832 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04951
n_activity=203903 dram_eff=0.4879
bk0: 2778a 1985652i bk1: 2148a 1987765i bk2: 2308a 1989233i bk3: 1796a 1991065i bk4: 2808a 1983971i bk5: 2174a 1987975i bk6: 2640a 1986865i bk7: 1958a 1990088i bk8: 3078a 1982064i bk9: 2242a 1986656i bk10: 2308a 1989202i bk11: 1592a 1992694i bk12: 2220a 1988723i bk13: 1608a 1993803i bk14: 1972a 1993492i bk15: 1354a 1996957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.049513 
total_CMD = 2009198 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1831805 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2009198 
n_nop = 1955832 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001839 
CoL_Bus_Util = 0.024757 
Either_Row_CoL_Bus_Util = 0.026561 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001293 
queue_avg = 0.588352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.588352
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2009198 n_nop=1950224 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.0556
n_activity=215905 dram_eff=0.5174
bk0: 2840a 1982769i bk1: 2522a 1985199i bk2: 2320a 1988451i bk3: 2112a 1989211i bk4: 2872a 1980791i bk5: 2610a 1983297i bk6: 2624a 1986308i bk7: 2482a 1986233i bk8: 3128a 1980398i bk9: 2962a 1978857i bk10: 2320a 1988056i bk11: 2098a 1987223i bk12: 2264a 1987709i bk13: 1984a 1988463i bk14: 1984a 1992245i bk15: 1780a 1992278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.055600 
total_CMD = 2009198 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1819023 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2009198 
n_nop = 1950224 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001576 
CoL_Bus_Util = 0.027800 
Either_Row_CoL_Bus_Util = 0.029352 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000814 
queue_avg = 0.732603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.732603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2009198 n_nop=1956195 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04925
n_activity=200962 dram_eff=0.4924
bk0: 2122a 1987213i bk1: 2726a 1984819i bk2: 1816a 1991418i bk3: 2284a 1989233i bk4: 2144a 1988297i bk5: 2800a 1983108i bk6: 1976a 1990982i bk7: 2616a 1987273i bk8: 2212a 1986453i bk9: 3074a 1982413i bk10: 1652a 1993186i bk11: 2220a 1988720i bk12: 1600a 1993431i bk13: 2212a 1989301i bk14: 1388a 1997488i bk15: 1940a 1993549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.049251 
total_CMD = 2009198 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1833844 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2009198 
n_nop = 1956195 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001788 
CoL_Bus_Util = 0.024626 
Either_Row_CoL_Bus_Util = 0.026380 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001264 
queue_avg = 0.595799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.595799
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2009198 n_nop=1950800 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05511
n_activity=211332 dram_eff=0.524
bk0: 2502a 1985558i bk1: 2728a 1984601i bk2: 2132a 1989384i bk3: 2296a 1988278i bk4: 2590a 1983075i bk5: 2848a 1981418i bk6: 2514a 1986353i bk7: 2592a 1985283i bk8: 2930a 1980250i bk9: 3104a 1979771i bk10: 2110a 1987925i bk11: 2232a 1987124i bk12: 1972a 1988352i bk13: 2240a 1987215i bk14: 1796a 1992618i bk15: 1952a 1993457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.055113 
total_CMD = 2009198 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1822536 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2009198 
n_nop = 1950800 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001534 
CoL_Bus_Util = 0.027556 
Either_Row_CoL_Bus_Util = 0.029065 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000856 
queue_avg = 0.740471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.740471

========= L2 cache stats =========
L2_cache_bank[0]: Access = 152528, Miss = 15912, Miss_rate = 0.104, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 172230, Miss = 19928, Miss_rate = 0.116, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 157278, Miss = 19012, Miss_rate = 0.121, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 180822, Miss = 20176, Miss_rate = 0.112, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 170432, Miss = 20120, Miss_rate = 0.118, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 152954, Miss = 15704, Miss_rate = 0.103, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 179014, Miss = 20352, Miss_rate = 0.114, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 159070, Miss = 18898, Miss_rate = 0.119, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 150798, Miss = 15752, Miss_rate = 0.104, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 171030, Miss = 19880, Miss_rate = 0.116, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 158060, Miss = 18896, Miss_rate = 0.120, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 178428, Miss = 19992, Miss_rate = 0.112, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1982644
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1133
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1241479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 335416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82906
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1549120
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 338998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94496
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1982644
icnt_total_pkts_simt_to_mem=749917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.0813
	minimum = 5
	maximum = 934
Network latency average = 64.4096
	minimum = 5
	maximum = 934
Slowest packet = 2526515
Flit latency average = 60.92
	minimum = 5
	maximum = 934
Slowest flit = 2693310
Fragmentation average = 4.54422e-05
	minimum = 0
	maximum = 2
Injected packet rate average = 0.19452
	minimum = 0.0673031 (at node 11)
	maximum = 0.430788 (at node 20)
Accepted packet rate average = 0.19452
	minimum = 0.0904535 (at node 17)
	maximum = 0.294511 (at node 2)
Injected flit rate average = 0.20647
	minimum = 0.0863962 (at node 11)
	maximum = 0.430788 (at node 20)
Accepted flit rate average= 0.20647
	minimum = 0.117303 (at node 15)
	maximum = 0.294511 (at node 2)
Injected packet length average = 1.06144
Accepted packet length average = 1.06144
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0463 (57 samples)
	minimum = 5 (57 samples)
	maximum = 232.439 (57 samples)
Network latency average = 20.7184 (57 samples)
	minimum = 5 (57 samples)
	maximum = 229.754 (57 samples)
Flit latency average = 19.8556 (57 samples)
	minimum = 5 (57 samples)
	maximum = 229.211 (57 samples)
Fragmentation average = 0.00145694 (57 samples)
	minimum = 0 (57 samples)
	maximum = 59.1053 (57 samples)
Injected packet rate average = 0.0739738 (57 samples)
	minimum = 0.0270566 (57 samples)
	maximum = 0.205331 (57 samples)
Accepted packet rate average = 0.0739738 (57 samples)
	minimum = 0.0262434 (57 samples)
	maximum = 0.113335 (57 samples)
Injected flit rate average = 0.0788431 (57 samples)
	minimum = 0.0351632 (57 samples)
	maximum = 0.205511 (57 samples)
Accepted flit rate average = 0.0788431 (57 samples)
	minimum = 0.0356011 (57 samples)
	maximum = 0.113335 (57 samples)
Injected packet size average = 1.06582 (57 samples)
Accepted packet size average = 1.06582 (57 samples)
Hops average = 1 (57 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 35 sec (515 sec)
gpgpu_simulation_rate = 468180 (inst/sec)
gpgpu_simulation_rate = 2955 (cycle/sec)
gpgpu_silicon_slowdown = 236886x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 58 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 58: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 58 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1548612
gpu_tot_sim_insn = 241132768
gpu_tot_ipc =     155.7090
gpu_tot_issued_cta = 10204
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.5402% 
max_total_param_size = 0
gpu_stall_dramfull = 182673
gpu_stall_icnt2sh    = 339420
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3748
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7724
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      28.6801 GB/Sec
gpu_total_sim_rate=466407

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3960436
	L1I_total_cache_misses = 65082
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35358
L1D_cache:
	L1D_cache_core[0]: Access = 43617, Miss = 26399, Miss_rate = 0.605, Pending_hits = 2957, Reservation_fails = 20022
	L1D_cache_core[1]: Access = 43537, Miss = 26333, Miss_rate = 0.605, Pending_hits = 2698, Reservation_fails = 19526
	L1D_cache_core[2]: Access = 43874, Miss = 26356, Miss_rate = 0.601, Pending_hits = 2647, Reservation_fails = 19863
	L1D_cache_core[3]: Access = 44352, Miss = 26846, Miss_rate = 0.605, Pending_hits = 2797, Reservation_fails = 18149
	L1D_cache_core[4]: Access = 44053, Miss = 26405, Miss_rate = 0.599, Pending_hits = 2948, Reservation_fails = 15513
	L1D_cache_core[5]: Access = 44005, Miss = 26972, Miss_rate = 0.613, Pending_hits = 2705, Reservation_fails = 18294
	L1D_cache_core[6]: Access = 43621, Miss = 25914, Miss_rate = 0.594, Pending_hits = 2829, Reservation_fails = 15217
	L1D_cache_core[7]: Access = 43828, Miss = 26254, Miss_rate = 0.599, Pending_hits = 3318, Reservation_fails = 17336
	L1D_cache_core[8]: Access = 44307, Miss = 27047, Miss_rate = 0.610, Pending_hits = 2925, Reservation_fails = 17524
	L1D_cache_core[9]: Access = 43844, Miss = 26455, Miss_rate = 0.603, Pending_hits = 2883, Reservation_fails = 16440
	L1D_cache_core[10]: Access = 43939, Miss = 26113, Miss_rate = 0.594, Pending_hits = 2854, Reservation_fails = 17048
	L1D_cache_core[11]: Access = 44066, Miss = 26364, Miss_rate = 0.598, Pending_hits = 2848, Reservation_fails = 18423
	L1D_cache_core[12]: Access = 43507, Miss = 26386, Miss_rate = 0.606, Pending_hits = 3005, Reservation_fails = 19884
	L1D_cache_core[13]: Access = 43971, Miss = 26618, Miss_rate = 0.605, Pending_hits = 3004, Reservation_fails = 15455
	L1D_cache_core[14]: Access = 44145, Miss = 26846, Miss_rate = 0.608, Pending_hits = 2739, Reservation_fails = 15741
	L1D_total_cache_accesses = 658666
	L1D_total_cache_misses = 397308
	L1D_total_cache_miss_rate = 0.6032
	L1D_total_cache_pending_hits = 43157
	L1D_total_cache_reservation_fails = 264435
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238266
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 387296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 264328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3895354
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65082
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35358
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489152
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169514
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3960436

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 207514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56681
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35358
ctas_completed 10204, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38604, 26007, 12741, 12741, 12741, 12741, 12741, 12741, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 
gpgpu_n_tot_thrd_icount = 250527744
gpgpu_n_tot_w_icount = 7828992
gpgpu_n_stall_shd_mem = 444580
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 387296
gpgpu_n_mem_write_global = 169514
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826432
gpgpu_n_store_insn = 2712224
gpgpu_n_shmem_insn = 87759008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1570783	W0_Idle:11613057	W0_Scoreboard:9380428	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:499042	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4033230	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3098368 {8:387296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12205008 {72:169514,}
traffic_breakdown_coretomem[INST_ACC_R] = 189088 {8:23636,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61967360 {40:1549184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2712224 {8:339028,}
traffic_breakdown_memtocore[INST_ACC_R] = 3781760 {40:94544,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1095589 	634400 	143903 	14350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22377 	1012 	208 	488220 	28190 	27307 	10852 	1750 	545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	207887 	249086 	236616 	300873 	691899 	201603 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1206 	407 	42 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7305      5645      7097      6058      5851      4673      6840      4974      6087      4239      7199      5319      6640      4897      7343      5626
dram[1]:       5417      5277      5663      6200      5138      5211      5852      5752      4645      4668      5075      5209      4472      4434      4964      5427
dram[2]:       5399      7098      5717      7494      4466      5767      4707      6935      4099      5874      4599      7344      4345      6396      5201      7319
dram[3]:       5871      4956      6208      5462      5361      4652      6050      5720      4764      4523      5222      5013      4468      4235      5391      4793
dram[4]:       8076      5664      7640      6282      6111      4704      6761      5125      6071      4224      7036      5532      6857      4778      7569      5854
dram[5]:       5479      5965      5624      6682      4955      5620      5556      6310      4791      4854      4955      5461      4592      4705      5041      5858
maximum mf latency per bank:
dram[0]:       1131      1318       919      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:       1011      1277       930      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044118 n_nop=1990780 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04865
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2022279i bk1: 2760a 2019935i bk2: 1822a 2026641i bk3: 2288a 2024234i bk4: 2184a 2021804i bk5: 2796a 2017965i bk6: 1990a 2025555i bk7: 2616a 2022583i bk8: 2250a 2020805i bk9: 3072a 2016669i bk10: 1674a 2027418i bk11: 2224a 2023513i bk12: 1612a 2029268i bk13: 2212a 2024713i bk14: 1392a 2031963i bk15: 1944a 2027833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048648 
total_CMD = 2044118 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1866604 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2044118 
n_nop = 1990780 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001801 
CoL_Bus_Util = 0.024324 
Either_Row_CoL_Bus_Util = 0.026093 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001219 
queue_avg = 0.592957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.592957
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044118 n_nop=1985208 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05459
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2019519i bk1: 2840a 2018307i bk2: 2136a 2023220i bk3: 2296a 2023313i bk4: 2600a 2016115i bk5: 2872a 2015562i bk6: 2510a 2021111i bk7: 2592a 2020209i bk8: 2956a 2014760i bk9: 3128a 2014594i bk10: 2186a 2022763i bk11: 2232a 2023407i bk12: 1968a 2023656i bk13: 2264a 2021754i bk14: 1812a 2027900i bk15: 1952a 2027303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.054590 
total_CMD = 2044118 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1854267 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2044118 
n_nop = 1985208 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001553 
CoL_Bus_Util = 0.027295 
Either_Row_CoL_Bus_Util = 0.028819 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000985 
queue_avg = 0.725971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.725971
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044118 n_nop=1990752 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04867
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2020572i bk1: 2148a 2022685i bk2: 2308a 2024153i bk3: 1796a 2025985i bk4: 2808a 2018891i bk5: 2174a 2022895i bk6: 2640a 2021785i bk7: 1958a 2025008i bk8: 3078a 2016984i bk9: 2242a 2021576i bk10: 2308a 2024122i bk11: 1592a 2027614i bk12: 2220a 2023643i bk13: 1608a 2028723i bk14: 1972a 2028412i bk15: 1354a 2031877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.048667 
total_CMD = 2044118 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1866725 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2044118 
n_nop = 1990752 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001807 
CoL_Bus_Util = 0.024334 
Either_Row_CoL_Bus_Util = 0.026107 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001293 
queue_avg = 0.578301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578301
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044118 n_nop=1985144 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05465
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2017689i bk1: 2522a 2020119i bk2: 2320a 2023371i bk3: 2112a 2024131i bk4: 2872a 2015711i bk5: 2610a 2018217i bk6: 2624a 2021228i bk7: 2482a 2021153i bk8: 3128a 2015318i bk9: 2962a 2013777i bk10: 2320a 2022976i bk11: 2098a 2022143i bk12: 2264a 2022629i bk13: 1984a 2023383i bk14: 1984a 2027165i bk15: 1780a 2027198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.054650 
total_CMD = 2044118 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1853943 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2044118 
n_nop = 1985144 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001549 
CoL_Bus_Util = 0.027325 
Either_Row_CoL_Bus_Util = 0.028851 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000814 
queue_avg = 0.720088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.720088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044118 n_nop=1991115 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04841
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2022133i bk1: 2726a 2019739i bk2: 1816a 2026338i bk3: 2284a 2024153i bk4: 2144a 2023217i bk5: 2800a 2018028i bk6: 1976a 2025902i bk7: 2616a 2022193i bk8: 2212a 2021373i bk9: 3074a 2017333i bk10: 1652a 2028106i bk11: 2220a 2023640i bk12: 1600a 2028351i bk13: 2212a 2024221i bk14: 1388a 2032408i bk15: 1940a 2028469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.048410 
total_CMD = 2044118 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1868764 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2044118 
n_nop = 1991115 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001757 
CoL_Bus_Util = 0.024205 
Either_Row_CoL_Bus_Util = 0.025930 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001264 
queue_avg = 0.585621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.585621
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044118 n_nop=1985720 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05417
n_activity=211332 dram_eff=0.524
bk0: 2502a 2020478i bk1: 2728a 2019521i bk2: 2132a 2024304i bk3: 2296a 2023198i bk4: 2590a 2017995i bk5: 2848a 2016338i bk6: 2514a 2021273i bk7: 2592a 2020203i bk8: 2930a 2015170i bk9: 3104a 2014691i bk10: 2110a 2022845i bk11: 2232a 2022044i bk12: 1972a 2023272i bk13: 2240a 2022135i bk14: 1796a 2027538i bk15: 1952a 2028377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.054171 
total_CMD = 2044118 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1857456 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2044118 
n_nop = 1985720 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001508 
CoL_Bus_Util = 0.027086 
Either_Row_CoL_Bus_Util = 0.028569 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000856 
queue_avg = 0.727821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.727821

========= L2 cache stats =========
L2_cache_bank[0]: Access = 152570, Miss = 15912, Miss_rate = 0.104, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 172230, Miss = 19928, Miss_rate = 0.116, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 157286, Miss = 19012, Miss_rate = 0.121, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 180822, Miss = 20176, Miss_rate = 0.112, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 170440, Miss = 20120, Miss_rate = 0.118, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 152984, Miss = 15704, Miss_rate = 0.103, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 179022, Miss = 20352, Miss_rate = 0.114, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 159070, Miss = 18898, Miss_rate = 0.119, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 150836, Miss = 15752, Miss_rate = 0.104, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 171030, Miss = 19880, Miss_rate = 0.116, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 158068, Miss = 18896, Miss_rate = 0.120, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 178428, Miss = 19992, Miss_rate = 0.112, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1982786
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1133
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1241543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 335446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82954
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1549184
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 339028
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94544
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1982786
icnt_total_pkts_simt_to_mem=749975
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2563198
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2732561
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 7)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 7)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 7)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7576 (58 samples)
	minimum = 5 (58 samples)
	maximum = 228.638 (58 samples)
Network latency average = 20.4488 (58 samples)
	minimum = 5 (58 samples)
	maximum = 225.897 (58 samples)
Flit latency average = 19.5995 (58 samples)
	minimum = 5 (58 samples)
	maximum = 225.345 (58 samples)
Fragmentation average = 0.00143182 (58 samples)
	minimum = 0 (58 samples)
	maximum = 58.0862 (58 samples)
Injected packet rate average = 0.0727029 (58 samples)
	minimum = 0.0265901 (58 samples)
	maximum = 0.201819 (58 samples)
Accepted packet rate average = 0.0727029 (58 samples)
	minimum = 0.0257909 (58 samples)
	maximum = 0.111474 (58 samples)
Injected flit rate average = 0.0774886 (58 samples)
	minimum = 0.0345569 (58 samples)
	maximum = 0.202005 (58 samples)
Accepted flit rate average = 0.0774886 (58 samples)
	minimum = 0.0349873 (58 samples)
	maximum = 0.111474 (58 samples)
Injected packet size average = 1.06583 (58 samples)
Accepted packet size average = 1.06583 (58 samples)
Hops average = 1 (58 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 37 sec (517 sec)
gpgpu_simulation_rate = 466407 (inst/sec)
gpgpu_simulation_rate = 2995 (cycle/sec)
gpgpu_silicon_slowdown = 233722x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 59 '_Z13lud_perimeterPfii'
Destroy streams for kernel 59: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 59 
gpu_sim_cycle = 25561
gpu_sim_insn = 236160
gpu_ipc =       9.2391
gpu_tot_sim_cycle = 1574173
gpu_tot_sim_insn = 241368928
gpu_tot_ipc =     153.3306
gpu_tot_issued_cta = 10216
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.9386% 
max_total_param_size = 0
gpu_stall_dramfull = 182673
gpu_stall_icnt2sh    = 339420
partiton_level_parallism =       0.0737
partiton_level_parallism_total  =       0.3699
partiton_level_parallism_util =       1.0335
partiton_level_parallism_util_total  =       1.7684
L2_BW  =       5.9486 GB/Sec
L2_BW_total  =      28.3110 GB/Sec
gpu_total_sim_rate=464171

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3967756
	L1I_total_cache_misses = 66017
	L1I_total_cache_miss_rate = 0.0166
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35358
L1D_cache:
	L1D_cache_core[0]: Access = 43696, Miss = 26447, Miss_rate = 0.605, Pending_hits = 2957, Reservation_fails = 20022
	L1D_cache_core[1]: Access = 43616, Miss = 26381, Miss_rate = 0.605, Pending_hits = 2698, Reservation_fails = 19526
	L1D_cache_core[2]: Access = 43953, Miss = 26404, Miss_rate = 0.601, Pending_hits = 2647, Reservation_fails = 19863
	L1D_cache_core[3]: Access = 44431, Miss = 26894, Miss_rate = 0.605, Pending_hits = 2797, Reservation_fails = 18149
	L1D_cache_core[4]: Access = 44132, Miss = 26453, Miss_rate = 0.599, Pending_hits = 2948, Reservation_fails = 15513
	L1D_cache_core[5]: Access = 44005, Miss = 26972, Miss_rate = 0.613, Pending_hits = 2705, Reservation_fails = 18294
	L1D_cache_core[6]: Access = 43621, Miss = 25914, Miss_rate = 0.594, Pending_hits = 2829, Reservation_fails = 15217
	L1D_cache_core[7]: Access = 43828, Miss = 26254, Miss_rate = 0.599, Pending_hits = 3318, Reservation_fails = 17336
	L1D_cache_core[8]: Access = 44386, Miss = 27095, Miss_rate = 0.610, Pending_hits = 2925, Reservation_fails = 17524
	L1D_cache_core[9]: Access = 43923, Miss = 26503, Miss_rate = 0.603, Pending_hits = 2883, Reservation_fails = 16440
	L1D_cache_core[10]: Access = 44018, Miss = 26161, Miss_rate = 0.594, Pending_hits = 2854, Reservation_fails = 17048
	L1D_cache_core[11]: Access = 44145, Miss = 26412, Miss_rate = 0.598, Pending_hits = 2848, Reservation_fails = 18423
	L1D_cache_core[12]: Access = 43586, Miss = 26434, Miss_rate = 0.606, Pending_hits = 3005, Reservation_fails = 19884
	L1D_cache_core[13]: Access = 44050, Miss = 26666, Miss_rate = 0.605, Pending_hits = 3004, Reservation_fails = 15455
	L1D_cache_core[14]: Access = 44224, Miss = 26894, Miss_rate = 0.608, Pending_hits = 2739, Reservation_fails = 15741
	L1D_total_cache_accesses = 659614
	L1D_total_cache_misses = 397884
	L1D_total_cache_miss_rate = 0.6032
	L1D_total_cache_pending_hits = 43157
	L1D_total_cache_reservation_fails = 264435
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238374
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 387872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 264328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238284
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3901739
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66017
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35358
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489728
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169886
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3967756

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 207514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56681
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35358
ctas_completed 10216, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39810, 26007, 12741, 12741, 12741, 12741, 12741, 12741, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 
gpgpu_n_tot_thrd_icount = 250990848
gpgpu_n_tot_w_icount = 7843464
gpgpu_n_stall_shd_mem = 447268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 387872
gpgpu_n_mem_write_global = 169886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7835648
gpgpu_n_store_insn = 2718176
gpgpu_n_shmem_insn = 87835424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7584768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1571395	W0_Idle:12059119	W0_Scoreboard:9531712	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277514
single_issue_nums: WS0:4047702	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3102976 {8:387872,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12231792 {72:169886,}
traffic_breakdown_coretomem[INST_ACC_R] = 196568 {8:24571,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62059520 {40:1551488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2718176 {8:339772,}
traffic_breakdown_memtocore[INST_ACC_R] = 3931360 {40:98284,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 63 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1098637 	634400 	143903 	14350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23298 	1024 	210 	489168 	28190 	27307 	10852 	1750 	545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	210931 	249090 	236616 	300873 	691899 	201603 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1233 	407 	42 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7313      5645      7106      6058      5858      4673      6848      4974      6113      4244      7236      5329      6649      4897      7355      5626
dram[1]:       5417      5277      5663      6200      5138      5211      5852      5752      4652      4672      5084      5218      4472      4434      4964      5427
dram[2]:       5399      7107      5717      7503      4466      5774      4707      6942      4105      5901      4608      7374      4345      6406      5201      7331
dram[3]:       5871      4956      6208      5462      5361      4652      6050      5720      4769      4530      5231      5020      4468      4235      5391      4793
dram[4]:       8084      5664      7648      6282      6118      4704      6769      5125      6091      4231      7074      5538      6867      4778      7581      5854
dram[5]:       5479      5965      5624      6682      4955      5620      5556      6310      4796      4860      4965      5467      4592      4705      5041      5858
maximum mf latency per bank:
dram[0]:       1131      1318       919      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:       1011      1277       930      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2077858 n_nop=2024520 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04786
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2056019i bk1: 2760a 2053675i bk2: 1822a 2060381i bk3: 2288a 2057974i bk4: 2184a 2055544i bk5: 2796a 2051705i bk6: 1990a 2059295i bk7: 2616a 2056323i bk8: 2250a 2054545i bk9: 3072a 2050409i bk10: 1674a 2061158i bk11: 2224a 2057253i bk12: 1612a 2063008i bk13: 2212a 2058453i bk14: 1392a 2065703i bk15: 1944a 2061573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047858 
total_CMD = 2077858 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1900344 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2077858 
n_nop = 2024520 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001772 
CoL_Bus_Util = 0.023929 
Either_Row_CoL_Bus_Util = 0.025670 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001219 
queue_avg = 0.583329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.583329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2077858 n_nop=2018948 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.0537
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2053259i bk1: 2840a 2052047i bk2: 2136a 2056960i bk3: 2296a 2057053i bk4: 2600a 2049855i bk5: 2872a 2049302i bk6: 2510a 2054851i bk7: 2592a 2053949i bk8: 2956a 2048500i bk9: 3128a 2048334i bk10: 2186a 2056503i bk11: 2232a 2057147i bk12: 1968a 2057396i bk13: 2264a 2055494i bk14: 1812a 2061640i bk15: 1952a 2061043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.053703 
total_CMD = 2077858 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1888007 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2077858 
n_nop = 2018948 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001528 
CoL_Bus_Util = 0.026852 
Either_Row_CoL_Bus_Util = 0.028351 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000985 
queue_avg = 0.714183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.714183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2077858 n_nop=2024492 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04788
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2054312i bk1: 2148a 2056425i bk2: 2308a 2057893i bk3: 1796a 2059725i bk4: 2808a 2052631i bk5: 2174a 2056635i bk6: 2640a 2055525i bk7: 1958a 2058748i bk8: 3078a 2050724i bk9: 2242a 2055316i bk10: 2308a 2057862i bk11: 1592a 2061354i bk12: 2220a 2057383i bk13: 1608a 2062463i bk14: 1972a 2062152i bk15: 1354a 2065617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.047877 
total_CMD = 2077858 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1900465 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2077858 
n_nop = 2024492 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001778 
CoL_Bus_Util = 0.023939 
Either_Row_CoL_Bus_Util = 0.025683 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001293 
queue_avg = 0.568910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.56891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2077858 n_nop=2018884 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05376
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2051429i bk1: 2522a 2053859i bk2: 2320a 2057111i bk3: 2112a 2057871i bk4: 2872a 2049451i bk5: 2610a 2051957i bk6: 2624a 2054968i bk7: 2482a 2054893i bk8: 3128a 2049058i bk9: 2962a 2047517i bk10: 2320a 2056716i bk11: 2098a 2055883i bk12: 2264a 2056369i bk13: 1984a 2057123i bk14: 1984a 2060905i bk15: 1780a 2060938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.053763 
total_CMD = 2077858 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1887683 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2077858 
n_nop = 2018884 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001524 
CoL_Bus_Util = 0.026882 
Either_Row_CoL_Bus_Util = 0.028382 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000814 
queue_avg = 0.708395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.708395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2077858 n_nop=2024855 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04762
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2055873i bk1: 2726a 2053479i bk2: 1816a 2060078i bk3: 2284a 2057893i bk4: 2144a 2056957i bk5: 2800a 2051768i bk6: 1976a 2059642i bk7: 2616a 2055933i bk8: 2212a 2055113i bk9: 3074a 2051073i bk10: 1652a 2061846i bk11: 2220a 2057380i bk12: 1600a 2062091i bk13: 2212a 2057961i bk14: 1388a 2066148i bk15: 1940a 2062209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0

Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.047624 
total_CMD = 2077858 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1902504 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2077858 
n_nop = 2024855 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001729 
CoL_Bus_Util = 0.023812 
Either_Row_CoL_Bus_Util = 0.025508 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001264 
queue_avg = 0.576112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.576112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2077858 n_nop=2019460 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05329
n_activity=211332 dram_eff=0.524
bk0: 2502a 2054218i bk1: 2728a 2053261i bk2: 2132a 2058044i bk3: 2296a 2056938i bk4: 2590a 2051735i bk5: 2848a 2050078i bk6: 2514a 2055013i bk7: 2592a 2053943i bk8: 2930a 2048910i bk9: 3104a 2048431i bk10: 2110a 2056585i bk11: 2232a 2055784i bk12: 1972a 2057012i bk13: 2240a 2055875i bk14: 1796a 2061278i bk15: 1952a 2062117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.053291 
total_CMD = 2077858 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1891196 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2077858 
n_nop = 2019460 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001483 
CoL_Bus_Util = 0.026646 
Either_Row_CoL_Bus_Util = 0.028105 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000856 
queue_avg = 0.716003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.716003

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153578, Miss = 15912, Miss_rate = 0.104, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 172734, Miss = 19928, Miss_rate = 0.115, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 157710, Miss = 19012, Miss_rate = 0.121, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 181326, Miss = 20176, Miss_rate = 0.111, Pending_hits = 8773, Reservation_fails = 9180
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
L2_cache_bank[4]: Access = 170864, Miss = 20120, Miss_rate = 0.118, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 153896, Miss = 15704, Miss_rate = 0.102, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 179446, Miss = 20352, Miss_rate = 0.113, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 159478, Miss = 18898, Miss_rate = 0.118, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 151748, Miss = 15752, Miss_rate = 0.104, Pending_hits = 7271, Reservation_fails = 5893
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
L2_cache_bank[9]: Access = 171438, Miss = 19880, Miss_rate = 0.116, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 158520, Miss = 18896, Miss_rate = 0.119, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 178836, Miss = 19992, Miss_rate = 0.112, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 1989574
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1129
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1243847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 336190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86694
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1551488
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 339772
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98284
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1989574
icnt_total_pkts_simt_to_mem=752230
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06055
	minimum = 5
	maximum = 15
Network latency average = 5.06055
	minimum = 5
	maximum = 15
Slowest packet = 2563251
Flit latency average = 5.01946
	minimum = 5
	maximum = 15
Slowest flit = 2732765
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.012564
	minimum = 0 (at node 5)
	maximum = 0.0394351 (at node 15)
Accepted packet rate average = 0.012564
	minimum = 0 (at node 5)
	maximum = 0.0221431 (at node 0)
Injected flit rate average = 0.013103
	minimum = 0 (at node 5)
	maximum = 0.0394351 (at node 15)
Accepted flit rate average= 0.013103
	minimum = 0 (at node 5)
	maximum = 0.0221431 (at node 0)
Injected packet length average = 1.0429
Accepted packet length average = 1.0429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4746 (59 samples)
	minimum = 5 (59 samples)
	maximum = 225.017 (59 samples)
Network latency average = 20.188 (59 samples)
	minimum = 5 (59 samples)
	maximum = 222.322 (59 samples)
Flit latency average = 19.3524 (59 samples)
	minimum = 5 (59 samples)
	maximum = 221.78 (59 samples)
Fragmentation average = 0.00140756 (59 samples)
	minimum = 0 (59 samples)
	maximum = 57.1017 (59 samples)
Injected packet rate average = 0.0716836 (59 samples)
	minimum = 0.0261394 (59 samples)
	maximum = 0.199067 (59 samples)
Accepted packet rate average = 0.0716836 (59 samples)
	minimum = 0.0253538 (59 samples)
	maximum = 0.10996 (59 samples)
Injected flit rate average = 0.0763973 (59 samples)
	minimum = 0.0339712 (59 samples)
	maximum = 0.19925 (59 samples)
Accepted flit rate average = 0.0763973 (59 samples)
	minimum = 0.0343943 (59 samples)
	maximum = 0.10996 (59 samples)
Injected packet size average = 1.06576 (59 samples)
Accepted packet size average = 1.06576 (59 samples)
Hops average = 1 (59 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 40 sec (520 sec)
gpgpu_simulation_rate = 464171 (inst/sec)
gpgpu_simulation_rate = 3027 (cycle/sec)
gpgpu_silicon_slowdown = 231252x
GPGPU-Sim uArch: Shader 5 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 60 '_Z12lud_internalPfii'
Destroy streams for kernel 60: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 60 
gpu_sim_cycle = 7739
gpu_sim_insn = 3428352
gpu_ipc =     442.9968
gpu_tot_sim_cycle = 1581912
gpu_tot_sim_insn = 244797280
gpu_tot_ipc =     154.7477
gpu_tot_issued_cta = 10360
gpu_occupancy = 72.8299% 
gpu_tot_occupancy = 32.2196% 
max_total_param_size = 0
gpu_stall_dramfull = 185631
gpu_stall_icnt2sh    = 349194
partiton_level_parallism =       1.0965
partiton_level_parallism_total  =       0.3735
partiton_level_parallism_util =       1.8152
partiton_level_parallism_util_total  =       1.7690
L2_BW  =      84.9110 GB/Sec
L2_BW_total  =      28.5879 GB/Sec
gpu_total_sim_rate=465394

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4021900
	L1I_total_cache_misses = 67330
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35621
L1D_cache:
	L1D_cache_core[0]: Access = 44272, Miss = 26847, Miss_rate = 0.606, Pending_hits = 2968, Reservation_fails = 21499
	L1D_cache_core[1]: Access = 44256, Miss = 26844, Miss_rate = 0.607, Pending_hits = 2700, Reservation_fails = 20894
	L1D_cache_core[2]: Access = 44593, Miss = 26788, Miss_rate = 0.601, Pending_hits = 2668, Reservation_fails = 20473
	L1D_cache_core[3]: Access = 45071, Miss = 27289, Miss_rate = 0.605, Pending_hits = 2851, Reservation_fails = 18649
	L1D_cache_core[4]: Access = 44772, Miss = 26897, Miss_rate = 0.601, Pending_hits = 2964, Reservation_fails = 16362
	L1D_cache_core[5]: Access = 44709, Miss = 27452, Miss_rate = 0.614, Pending_hits = 2710, Reservation_fails = 18294
	L1D_cache_core[6]: Access = 44325, Miss = 26383, Miss_rate = 0.595, Pending_hits = 2864, Reservation_fails = 16246
	L1D_cache_core[7]: Access = 44468, Miss = 26662, Miss_rate = 0.600, Pending_hits = 3325, Reservation_fails = 18550
	L1D_cache_core[8]: Access = 45026, Miss = 27491, Miss_rate = 0.611, Pending_hits = 2950, Reservation_fails = 18003
	L1D_cache_core[9]: Access = 44243, Miss = 26743, Miss_rate = 0.604, Pending_hits = 2883, Reservation_fails = 18299
	L1D_cache_core[10]: Access = 44594, Miss = 26543, Miss_rate = 0.595, Pending_hits = 2870, Reservation_fails = 18833
	L1D_cache_core[11]: Access = 44785, Miss = 26860, Miss_rate = 0.600, Pending_hits = 2867, Reservation_fails = 19396
	L1D_cache_core[12]: Access = 44226, Miss = 26882, Miss_rate = 0.608, Pending_hits = 3009, Reservation_fails = 20591
	L1D_cache_core[13]: Access = 44626, Miss = 27083, Miss_rate = 0.607, Pending_hits = 3020, Reservation_fails = 17156
	L1D_cache_core[14]: Access = 44864, Miss = 27351, Miss_rate = 0.610, Pending_hits = 2762, Reservation_fails = 16344
	L1D_total_cache_accesses = 668830
	L1D_total_cache_misses = 404115
	L1D_total_cache_miss_rate = 0.6042
	L1D_total_cache_pending_hits = 43411
	L1D_total_cache_reservation_fails = 279589
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241830
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 393990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 279482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241740
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3954570
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67330
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35621
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 496640
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172190
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4021900

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 215386
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 63960
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35621
ctas_completed 10360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39996, 26193, 12927, 12927, 12927, 12927, 12927, 12927, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 
gpgpu_n_tot_thrd_icount = 254419200
gpgpu_n_tot_w_icount = 7950600
gpgpu_n_stall_shd_mem = 453674
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393990
gpgpu_n_mem_write_global = 172190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946240
gpgpu_n_store_insn = 2755040
gpgpu_n_shmem_insn = 89088800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30154
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1598263	W0_Idle:12065689	W0_Scoreboard:9605684	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4101270	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3151920 {8:393990,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12397680 {72:172190,}
traffic_breakdown_coretomem[INST_ACC_R] = 197080 {8:24635,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63038400 {40:1575960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755040 {8:344380,}
traffic_breakdown_memtocore[INST_ACC_R] = 3941600 {40:98540,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1113607 	645394 	146975 	14394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23341 	1039 	210 	496302 	28344 	27566 	11221 	2225 	582 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212705 	252234 	240144 	304022 	702978 	208009 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1241 	413 	44 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5698      7281      6119      5919      4697      6955      4998      6210      4335      7464      5532      6946      4938      7831      5674
dram[1]:       5453      5322      5700      6235      5159      5234      5876      5777      4755      4755      5242      5405      4511      4478      5009      5486
dram[2]:       5449      7437      5777      7687      4493      5834      4731      7057      4246      5999      4820      7651      4383      6719      5247      7814
dram[3]:       5922      5005      6255      5517      5383      4673      6075      5745      4894      4637      5429      5148      4517      4284      5457      4850
dram[4]:       8391      5719      7844      6348      6176      4729      6875      5149      6187      4369      7305      5701      7171      4819      8052      5905
dram[5]:       5529      6019      5679      6729      4977      5644      5582      6335      4865      4981      5117      5618      4641      4756      5103      5925
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2088073 n_nop=2034735 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04762
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2066234i bk1: 2760a 2063890i bk2: 1822a 2070596i bk3: 2288a 2068189i bk4: 2184a 2065759i bk5: 2796a 2061920i bk6: 1990a 2069510i bk7: 2616a 2066538i bk8: 2250a 2064760i bk9: 3072a 2060624i bk10: 1674a 2071373i bk11: 2224a 2067468i bk12: 1612a 2073223i bk13: 2212a 2068668i bk14: 1392a 2075918i bk15: 1944a 2071788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047624 
total_CMD = 2088073 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1910559 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2088073 
n_nop = 2034735 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001763 
CoL_Bus_Util = 0.023812 
Either_Row_CoL_Bus_Util = 0.025544 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001219 
queue_avg = 0.580475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.580475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2088073 n_nop=2029163 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05344
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2063474i bk1: 2840a 2062262i bk2: 2136a 2067175i bk3: 2296a 2067268i bk4: 2600a 2060070i bk5: 2872a 2059517i bk6: 2510a 2065066i bk7: 2592a 2064164i bk8: 2956a 2058715i bk9: 3128a 2058549i bk10: 2186a 2066718i bk11: 2232a 2067362i bk12: 1968a 2067611i bk13: 2264a 2065709i bk14: 1812a 2071855i bk15: 1952a 2071258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.053441 
total_CMD = 2088073 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1898222 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2088073 
n_nop = 2029163 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001520 
CoL_Bus_Util = 0.026720 
Either_Row_CoL_Bus_Util = 0.028213 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000985 
queue_avg = 0.710689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.710689
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2088073 n_nop=2034707 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04764
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2064527i bk1: 2148a 2066640i bk2: 2308a 2068108i bk3: 1796a 2069940i bk4: 2808a 2062846i bk5: 2174a 2066850i bk6: 2640a 2065740i bk7: 1958a 2068963i bk8: 3078a 2060939i bk9: 2242a 2065531i bk10: 2308a 2068077i bk11: 1592a 2071569i bk12: 2220a 2067598i bk13: 1608a 2072678i bk14: 1972a 2072367i bk15: 1354a 2075832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.047643 
total_CMD = 2088073 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1910680 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2088073 
n_nop = 2034707 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001769 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.025558 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001293 
queue_avg = 0.566127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.566127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2088073 n_nop=2029099 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.0535
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2061644i bk1: 2522a 2064074i bk2: 2320a 2067326i bk3: 2112a 2068086i bk4: 2872a 2059666i bk5: 2610a 2062172i bk6: 2624a 2065183i bk7: 2482a 2065108i bk8: 3128a 2059273i bk9: 2962a 2057732i bk10: 2320a 2066931i bk11: 2098a 2066098i bk12: 2264a 2066584i bk13: 1984a 2067338i bk14: 1984a 2071120i bk15: 1780a 2071153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.053500 
total_CMD = 2088073 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1897898 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2088073 
n_nop = 2029099 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001516 
CoL_Bus_Util = 0.026750 
Either_Row_CoL_Bus_Util = 0.028243 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000814 
queue_avg = 0.704929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.704929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2088073 n_nop=2035070 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04739
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2066088i bk1: 2726a 2063694i bk2: 1816a 2070293i bk3: 2284a 2068108i bk4: 2144a 2067172i bk5: 2800a 2061983i bk6: 1976a 2069857i bk7: 2616a 2066148i bk8: 2212a 2065328i bk9: 3074a 2061288i bk10: 1652a 2072061i bk11: 2220a 2067595i bk12: 1600a 2072306i bk13: 2212a 2068176i bk14: 1388a 2076363i bk15: 1940a 2072424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.047391 
total_CMD = 2088073 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1912719 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2088073 
n_nop = 2035070 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001720 
CoL_Bus_Util = 0.023696 
Either_Row_CoL_Bus_Util = 0.025384 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001264 
queue_avg = 0.573294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.573294
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2088073 n_nop=2029675 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05303
n_activity=211332 dram_eff=0.524
bk0: 2502a 2064433i bk1: 2728a 2063476i bk2: 2132a 2068259i bk3: 2296a 2067153i bk4: 2590a 2061950i bk5: 2848a 2060293i bk6: 2514a 2065228i bk7: 2592a 2064158i bk8: 2930a 2059125i bk9: 3104a 2058646i bk10: 2110a 2066800i bk11: 2232a 2065999i bk12: 1972a 2067227i bk13: 2240a 2066090i bk14: 1796a 2071493i bk15: 1952a 2072332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.053031 
total_CMD = 2088073 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1901411 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2088073 
n_nop = 2029675 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001476 
CoL_Bus_Util = 0.026515 
Either_Row_CoL_Bus_Util = 0.027967 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000856 
queue_avg = 0.712500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.7125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156182, Miss = 15912, Miss_rate = 0.102, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 175134, Miss = 19928, Miss_rate = 0.114, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 160090, Miss = 19012, Miss_rate = 0.119, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 183646, Miss = 20176, Miss_rate = 0.110, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 173432, Miss = 20120, Miss_rate = 0.116, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 156604, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 181894, Miss = 20352, Miss_rate = 0.112, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 161802, Miss = 18898, Miss_rate = 0.117, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 154352, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 173882, Miss = 19880, Miss_rate = 0.114, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 160744, Miss = 18896, Miss_rate = 0.118, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 181148, Miss = 19992, Miss_rate = 0.110, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2018910
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1113
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1268319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86950
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1575960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 344380
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2018910
icnt_total_pkts_simt_to_mem=763020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.7492
	minimum = 5
	maximum = 796
Network latency average = 64.3885
	minimum = 5
	maximum = 796
Slowest packet = 2579404
Flit latency average = 60.9297
	minimum = 5
	maximum = 796
Slowest flit = 2749290
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.181007
	minimum = 0.0419951 (at node 9)
	maximum = 0.349916 (at node 20)
Accepted packet rate average = 0.181007
	minimum = 0.0841194 (at node 15)
	maximum = 0.293578 (at node 5)
Injected flit rate average = 0.192034
	minimum = 0.0523323 (at node 9)
	maximum = 0.349916 (at node 20)
Accepted flit rate average= 0.192034
	minimum = 0.0841194 (at node 15)
	maximum = 0.293578 (at node 5)
Injected packet length average = 1.06092
Accepted packet length average = 1.06092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2792 (60 samples)
	minimum = 5 (60 samples)
	maximum = 234.533 (60 samples)
Network latency average = 20.9247 (60 samples)
	minimum = 5 (60 samples)
	maximum = 231.883 (60 samples)
Flit latency average = 20.0453 (60 samples)
	minimum = 5 (60 samples)
	maximum = 231.35 (60 samples)
Fragmentation average = 0.0013841 (60 samples)
	minimum = 0 (60 samples)
	maximum = 56.15 (60 samples)
Injected packet rate average = 0.0735056 (60 samples)
	minimum = 0.0264037 (60 samples)
	maximum = 0.201581 (60 samples)
Accepted packet rate average = 0.0735056 (60 samples)
	minimum = 0.0263332 (60 samples)
	maximum = 0.11302 (60 samples)
Injected flit rate average = 0.0783246 (60 samples)
	minimum = 0.0342772 (60 samples)
	maximum = 0.201761 (60 samples)
Accepted flit rate average = 0.0783246 (60 samples)
	minimum = 0.035223 (60 samples)
	maximum = 0.11302 (60 samples)
Injected packet size average = 1.06556 (60 samples)
Accepted packet size average = 1.06556 (60 samples)
Hops average = 1 (60 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 46 sec (526 sec)
gpgpu_simulation_rate = 465394 (inst/sec)
gpgpu_simulation_rate = 3007 (cycle/sec)
gpgpu_silicon_slowdown = 232790x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 61 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 61: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 61 
gpu_sim_cycle = 25657
gpu_sim_insn = 19880
gpu_ipc =       0.7748
gpu_tot_sim_cycle = 1607569
gpu_tot_sim_insn = 244817160
gpu_tot_ipc =     152.2903
gpu_tot_issued_cta = 10361
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.1702% 
max_total_param_size = 0
gpu_stall_dramfull = 185631
gpu_stall_icnt2sh    = 349194
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.3676
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7689
L2_BW  =       0.1030 GB/Sec
L2_BW_total  =      28.1333 GB/Sec
gpu_total_sim_rate=463668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4023572
	L1I_total_cache_misses = 67336
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35621
L1D_cache:
	L1D_cache_core[0]: Access = 44272, Miss = 26847, Miss_rate = 0.606, Pending_hits = 2968, Reservation_fails = 21499
	L1D_cache_core[1]: Access = 44256, Miss = 26844, Miss_rate = 0.607, Pending_hits = 2700, Reservation_fails = 20894
	L1D_cache_core[2]: Access = 44593, Miss = 26788, Miss_rate = 0.601, Pending_hits = 2668, Reservation_fails = 20473
	L1D_cache_core[3]: Access = 45071, Miss = 27289, Miss_rate = 0.605, Pending_hits = 2851, Reservation_fails = 18649
	L1D_cache_core[4]: Access = 44772, Miss = 26897, Miss_rate = 0.601, Pending_hits = 2964, Reservation_fails = 16362
	L1D_cache_core[5]: Access = 44709, Miss = 27452, Miss_rate = 0.614, Pending_hits = 2710, Reservation_fails = 18294
	L1D_cache_core[6]: Access = 44325, Miss = 26383, Miss_rate = 0.595, Pending_hits = 2864, Reservation_fails = 16246
	L1D_cache_core[7]: Access = 44499, Miss = 26678, Miss_rate = 0.600, Pending_hits = 3325, Reservation_fails = 18550
	L1D_cache_core[8]: Access = 45026, Miss = 27491, Miss_rate = 0.611, Pending_hits = 2950, Reservation_fails = 18003
	L1D_cache_core[9]: Access = 44243, Miss = 26743, Miss_rate = 0.604, Pending_hits = 2883, Reservation_fails = 18299
	L1D_cache_core[10]: Access = 44594, Miss = 26543, Miss_rate = 0.595, Pending_hits = 2870, Reservation_fails = 18833
	L1D_cache_core[11]: Access = 44785, Miss = 26860, Miss_rate = 0.600, Pending_hits = 2867, Reservation_fails = 19396
	L1D_cache_core[12]: Access = 44226, Miss = 26882, Miss_rate = 0.608, Pending_hits = 3009, Reservation_fails = 20591
	L1D_cache_core[13]: Access = 44626, Miss = 27083, Miss_rate = 0.607, Pending_hits = 3020, Reservation_fails = 17156
	L1D_cache_core[14]: Access = 44864, Miss = 27351, Miss_rate = 0.610, Pending_hits = 2762, Reservation_fails = 16344
	L1D_total_cache_accesses = 668861
	L1D_total_cache_misses = 404131
	L1D_total_cache_miss_rate = 0.6042
	L1D_total_cache_pending_hits = 43411
	L1D_total_cache_reservation_fails = 279589
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241836
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 394006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 279482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241746
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3956236
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67336
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35621
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 496656
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172205
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4023572

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 215386
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 63960
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35621
ctas_completed 10361, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39996, 26193, 12927, 12927, 12927, 12927, 12927, 12927, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 
gpgpu_n_tot_thrd_icount = 254513568
gpgpu_n_tot_w_icount = 7953549
gpgpu_n_stall_shd_mem = 454178
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 394006
gpgpu_n_mem_write_global = 172205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946496
gpgpu_n_store_insn = 2755280
gpgpu_n_shmem_insn = 89093496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30154
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1598263	W0_Idle:12094246	W0_Scoreboard:9625490	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:513501	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4104219	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3152048 {8:394006,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12398760 {72:172205,}
traffic_breakdown_coretomem[INST_ACC_R] = 197128 {8:24641,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63040960 {40:1576024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755280 {8:344410,}
traffic_breakdown_memtocore[INST_ACC_R] = 3942560 {40:98564,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1113701 	645394 	146975 	14394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23347 	1039 	210 	496333 	28344 	27566 	11221 	2225 	582 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212799 	252234 	240144 	304022 	702978 	208009 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1251 	413 	44 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5698      7281      6119      5919      4697      6955      4998      6210      4335      7464      5532      6946      4938      7831      5674
dram[1]:       5453      5322      5700      6235      5159      5234      5876      5777      4755      4755      5247      5405      4511      4478      5009      5486
dram[2]:       5449      7437      5777      7687      4493      5834      4731      7057      4246      5999      4820      7651      4383      6719      5247      7814
dram[3]:       5922      5005      6255      5517      5383      4673      6075      5745      4894      4637      5429      5153      4517      4284      5457      4850
dram[4]:       8391      5719      7844      6348      6176      4729      6875      5149      6187      4369      7305      5701      7171      4819      8052      5905
dram[5]:       5529      6019      5679      6729      4977      5644      5582      6335      4865      4981      5121      5618      4641      4756      5103      5925
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121939 n_nop=2068601 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04686
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2100100i bk1: 2760a 2097756i bk2: 1822a 2104462i bk3: 2288a 2102055i bk4: 2184a 2099625i bk5: 2796a 2095786i bk6: 1990a 2103376i bk7: 2616a 2100404i bk8: 2250a 2098626i bk9: 3072a 2094490i bk10: 1674a 2105239i bk11: 2224a 2101334i bk12: 1612a 2107089i bk13: 2212a 2102534i bk14: 1392a 2109784i bk15: 1944a 2105654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046864 
total_CMD = 2121939 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1944425 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2121939 
n_nop = 2068601 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001735 
CoL_Bus_Util = 0.023432 
Either_Row_CoL_Bus_Util = 0.025136 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001219 
queue_avg = 0.571211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.571211
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121939 n_nop=2063029 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05259
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2097340i bk1: 2840a 2096128i bk2: 2136a 2101041i bk3: 2296a 2101134i bk4: 2600a 2093936i bk5: 2872a 2093383i bk6: 2510a 2098932i bk7: 2592a 2098030i bk8: 2956a 2092581i bk9: 3128a 2092415i bk10: 2186a 2100584i bk11: 2232a 2101228i bk12: 1968a 2101477i bk13: 2264a 2099575i bk14: 1812a 2105721i bk15: 1952a 2105124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.052588 
total_CMD = 2121939 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1932088 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2121939 
n_nop = 2063029 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001496 
CoL_Bus_Util = 0.026294 
Either_Row_CoL_Bus_Util = 0.027762 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000985 
queue_avg = 0.699346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.699346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121939 n_nop=2068573 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04688
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2098393i bk1: 2148a 2100506i bk2: 2308a 2101974i bk3: 1796a 2103806i bk4: 2808a 2096712i bk5: 2174a 2100716i bk6: 2640a 2099606i bk7: 1958a 2102829i bk8: 3078a 2094805i bk9: 2242a 2099397i bk10: 2308a 2101943i bk11: 1592a 2105435i bk12: 2220a 2101464i bk13: 1608a 2106544i bk14: 1972a 2106233i bk15: 1354a 2109698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.046883 
total_CMD = 2121939 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1944546 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2121939 
n_nop = 2068573 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001741 
CoL_Bus_Util = 0.023441 
Either_Row_CoL_Bus_Util = 0.025150 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001293 
queue_avg = 0.557092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.557092
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121939 n_nop=2062965 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05265
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2095510i bk1: 2522a 2097940i bk2: 2320a 2101192i bk3: 2112a 2101952i bk4: 2872a 2093532i bk5: 2610a 2096038i bk6: 2624a 2099049i bk7: 2482a 2098974i bk8: 3128a 2093139i bk9: 2962a 2091598i bk10: 2320a 2100797i bk11: 2098a 2099964i bk12: 2264a 2100450i bk13: 1984a 2101204i bk14: 1984a 2104986i bk15: 1780a 2105019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.052646 
total_CMD = 2121939 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1931764 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2121939 
n_nop = 2062965 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001492 
CoL_Bus_Util = 0.026323 
Either_Row_CoL_Bus_Util = 0.027793 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000814 
queue_avg = 0.693679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.693679
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121939 n_nop=2068936 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04663
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2099954i bk1: 2726a 2097560i bk2: 1816a 2104159i bk3: 2284a 2101974i bk4: 2144a 2101038i bk5: 2800a 2095849i bk6: 1976a 2103723i bk7: 2616a 2100014i bk8: 2212a 2099194i bk9: 3074a 2095154i bk10: 1652a 2105927i bk11: 2220a 2101461i bk12: 1600a 2106172i bk13: 2212a 2102042i bk14: 1388a 2110229i bk15: 1940a 2106290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.046635 
total_CMD = 2121939 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1946585 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2121939 
n_nop = 2068936 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.023317 
Either_Row_CoL_Bus_Util = 0.024979 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001264 
queue_avg = 0.564144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.564144
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121939 n_nop=2063541 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05218
n_activity=211332 dram_eff=0.524
bk0: 2502a 2098299i bk1: 2728a 2097342i bk2: 2132a 2102125i bk3: 2296a 2101019i bk4: 2590a 2095816i bk5: 2848a 2094159i bk6: 2514a 2099094i bk7: 2592a 2098024i bk8: 2930a 2092991i bk9: 3104a 2092512i bk10: 2110a 2100666i bk11: 2232a 2099865i bk12: 1972a 2101093i bk13: 2240a 2099956i bk14: 1796a 2105359i bk15: 1952a 2106198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.052184 
total_CMD = 2121939 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1935277 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2121939 
n_nop = 2063541 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001452 
CoL_Bus_Util = 0.026092 
Either_Row_CoL_Bus_Util = 0.027521 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000856 
queue_avg = 0.701129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.701129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156186, Miss = 15912, Miss_rate = 0.102, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 175134, Miss = 19928, Miss_rate = 0.114, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 160124, Miss = 19012, Miss_rate = 0.119, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 183646, Miss = 20176, Miss_rate = 0.110, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 173436, Miss = 20120, Miss_rate = 0.116, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 156604, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 181898, Miss = 20352, Miss_rate = 0.112, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 161836, Miss = 18898, Miss_rate = 0.117, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 154356, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 173882, Miss = 19880, Miss_rate = 0.114, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 160778, Miss = 18896, Miss_rate = 0.118, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 181148, Miss = 19992, Miss_rate = 0.110, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2019028
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1113
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1268383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86974
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1576024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 344410
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98564
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2019028
icnt_total_pkts_simt_to_mem=763072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2609846
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2781930
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.0014421 (at node 7)
Accepted packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 7)
Injected flit rate average = 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00202674 (at node 7)
Accepted flit rate average= 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 7)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0018 (61 samples)
	minimum = 5 (61 samples)
	maximum = 230.885 (61 samples)
Network latency average = 20.6652 (61 samples)
	minimum = 5 (61 samples)
	maximum = 228.18 (61 samples)
Flit latency average = 19.7987 (61 samples)
	minimum = 5 (61 samples)
	maximum = 227.639 (61 samples)
Fragmentation average = 0.00136141 (61 samples)
	minimum = 0 (61 samples)
	maximum = 55.2295 (61 samples)
Injected packet rate average = 0.0723043 (61 samples)
	minimum = 0.0259708 (61 samples)
	maximum = 0.1983 (61 samples)
Accepted packet rate average = 0.0723043 (61 samples)
	minimum = 0.0259015 (61 samples)
	maximum = 0.111243 (61 samples)
Injected flit rate average = 0.0770446 (61 samples)
	minimum = 0.0337153 (61 samples)
	maximum = 0.198486 (61 samples)
Accepted flit rate average = 0.0770446 (61 samples)
	minimum = 0.0346456 (61 samples)
	maximum = 0.111243 (61 samples)
Injected packet size average = 1.06556 (61 samples)
Accepted packet size average = 1.06556 (61 samples)
Hops average = 1 (61 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 48 sec (528 sec)
gpgpu_simulation_rate = 463668 (inst/sec)
gpgpu_simulation_rate = 3044 (cycle/sec)
gpgpu_silicon_slowdown = 229960x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 62 '_Z13lud_perimeterPfii'
Destroy streams for kernel 62: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 62 
gpu_sim_cycle = 25548
gpu_sim_insn = 216480
gpu_ipc =       8.4735
gpu_tot_sim_cycle = 1633117
gpu_tot_sim_insn = 245033640
gpu_tot_ipc =     150.0405
gpu_tot_issued_cta = 10372
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.6432% 
max_total_param_size = 0
gpu_stall_dramfull = 185631
gpu_stall_icnt2sh    = 349194
partiton_level_parallism =       0.0670
partiton_level_parallism_total  =       0.3629
partiton_level_parallism_util =       1.0191
partiton_level_parallism_util_total  =       1.7652
L2_BW  =       5.4027 GB/Sec
L2_BW_total  =      27.7777 GB/Sec
gpu_total_sim_rate=461456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4030282
	L1I_total_cache_misses = 68194
	L1I_total_cache_miss_rate = 0.0169
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35621
L1D_cache:
	L1D_cache_core[0]: Access = 44351, Miss = 26895, Miss_rate = 0.606, Pending_hits = 2968, Reservation_fails = 21499
	L1D_cache_core[1]: Access = 44335, Miss = 26892, Miss_rate = 0.607, Pending_hits = 2700, Reservation_fails = 20894
	L1D_cache_core[2]: Access = 44672, Miss = 26836, Miss_rate = 0.601, Pending_hits = 2668, Reservation_fails = 20473
	L1D_cache_core[3]: Access = 45150, Miss = 27337, Miss_rate = 0.605, Pending_hits = 2851, Reservation_fails = 18649
	L1D_cache_core[4]: Access = 44772, Miss = 26897, Miss_rate = 0.601, Pending_hits = 2964, Reservation_fails = 16362
	L1D_cache_core[5]: Access = 44709, Miss = 27452, Miss_rate = 0.614, Pending_hits = 2710, Reservation_fails = 18294
	L1D_cache_core[6]: Access = 44325, Miss = 26383, Miss_rate = 0.595, Pending_hits = 2864, Reservation_fails = 16246
	L1D_cache_core[7]: Access = 44499, Miss = 26678, Miss_rate = 0.600, Pending_hits = 3325, Reservation_fails = 18550
	L1D_cache_core[8]: Access = 45105, Miss = 27523, Miss_rate = 0.610, Pending_hits = 2950, Reservation_fails = 18003
	L1D_cache_core[9]: Access = 44322, Miss = 26799, Miss_rate = 0.605, Pending_hits = 2883, Reservation_fails = 18299
	L1D_cache_core[10]: Access = 44673, Miss = 26591, Miss_rate = 0.595, Pending_hits = 2870, Reservation_fails = 18833
	L1D_cache_core[11]: Access = 44864, Miss = 26908, Miss_rate = 0.600, Pending_hits = 2867, Reservation_fails = 19396
	L1D_cache_core[12]: Access = 44305, Miss = 26930, Miss_rate = 0.608, Pending_hits = 3009, Reservation_fails = 20591
	L1D_cache_core[13]: Access = 44705, Miss = 27131, Miss_rate = 0.607, Pending_hits = 3020, Reservation_fails = 17156
	L1D_cache_core[14]: Access = 44943, Miss = 27399, Miss_rate = 0.610, Pending_hits = 2762, Reservation_fails = 16344
	L1D_total_cache_accesses = 669730
	L1D_total_cache_misses = 404651
	L1D_total_cache_miss_rate = 0.6042
	L1D_total_cache_pending_hits = 43411
	L1D_total_cache_reservation_fails = 279589
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 394518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 279482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241845
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3962088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 68194
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35621
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 497184
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172546
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4030282

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 215386
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 63960
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35621
ctas_completed 10372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41202, 26193, 12927, 12927, 12927, 12927, 12927, 12927, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 
gpgpu_n_tot_thrd_icount = 254938080
gpgpu_n_tot_w_icount = 7966815
gpgpu_n_stall_shd_mem = 456642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 394518
gpgpu_n_mem_write_global = 172546
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7954944
gpgpu_n_store_insn = 2760736
gpgpu_n_shmem_insn = 89163544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7697568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30154
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1598824	W0_Idle:12501236	W0_Scoreboard:9762099	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384947
single_issue_nums: WS0:4117485	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3156144 {8:394518,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12423312 {72:172546,}
traffic_breakdown_coretomem[INST_ACC_R] = 203992 {8:25499,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63122880 {40:1578072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2760736 {8:345092,}
traffic_breakdown_memtocore[INST_ACC_R] = 4079840 {40:101996,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1116431 	645394 	146975 	14394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24194 	1048 	212 	497186 	28344 	27566 	11221 	2225 	582 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215529 	252234 	240144 	304022 	702978 	208009 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1282 	413 	44 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5698      7281      6119      5919      4697      6955      4998      6210      4335      7464      5548      6946      4938      7831      5674
dram[1]:       5460      5322      5707      6235      5165      5234      5882      5777      4760      4755      5289      5421      4519      4478      5017      5486
dram[2]:       5449      7437      5777      7687      4493      5834      4731      7057      4246      5999      4835      7651      4383      6719      5247      7814
dram[3]:       5922      5012      6255      5523      5383      4679      6075      5751      4894      4642      5444      5204      4517      4291      5457      4858
dram[4]:       8391      5719      7844      6348      6176      4729      6875      5149      6187      4369      7305      5719      7171      4819      8052      5905
dram[5]:       5536      6019      5686      6729      4982      5644      5587      6335      4870      4981      5165      5636      4648      4756      5111      5925
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        777       856       870      1424       896      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967       749      1355       727      1460       926      1520       962      1519       977      1514      1059       934      1056       828       933
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:        756      1023       718      1378      1022      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2155662 n_nop=2102324 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04613
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2133823i bk1: 2760a 2131479i bk2: 1822a 2138185i bk3: 2288a 2135778i bk4: 2184a 2133348i bk5: 2796a 2129509i bk6: 1990a 2137099i bk7: 2616a 2134127i bk8: 2250a 2132349i bk9: 3072a 2128213i bk10: 1674a 2138962i bk11: 2224a 2135057i bk12: 1612a 2140812i bk13: 2212a 2136257i bk14: 1392a 2143507i bk15: 1944a 2139377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046131 
total_CMD = 2155662 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1978148 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2155662 
n_nop = 2102324 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001708 
CoL_Bus_Util = 0.023065 
Either_Row_CoL_Bus_Util = 0.024743 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001219 
queue_avg = 0.562275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.562275
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2155662 n_nop=2096752 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05177
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2131063i bk1: 2840a 2129851i bk2: 2136a 2134764i bk3: 2296a 2134857i bk4: 2600a 2127659i bk5: 2872a 2127106i bk6: 2510a 2132655i bk7: 2592a 2131753i bk8: 2956a 2126304i bk9: 3128a 2126138i bk10: 2186a 2134307i bk11: 2232a 2134951i bk12: 1968a 2135200i bk13: 2264a 2133298i bk14: 1812a 2139444i bk15: 1952a 2138847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.051765 
total_CMD = 2155662 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1965811 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2155662 
n_nop = 2096752 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001472 
CoL_Bus_Util = 0.025883 
Either_Row_CoL_Bus_Util = 0.027328 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000985 
queue_avg = 0.688406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.688406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2155662 n_nop=2102296 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04615
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2132116i bk1: 2148a 2134229i bk2: 2308a 2135697i bk3: 1796a 2137529i bk4: 2808a 2130435i bk5: 2174a 2134439i bk6: 2640a 2133329i bk7: 1958a 2136552i bk8: 3078a 2128528i bk9: 2242a 2133120i bk10: 2308a 2135666i bk11: 1592a 2139158i bk12: 2220a 2135187i bk13: 1608a 2140267i bk14: 1972a 2139956i bk15: 1354a 2143421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.046149 
total_CMD = 2155662 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1978269 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2155662 
n_nop = 2102296 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001714 
CoL_Bus_Util = 0.023075 
Either_Row_CoL_Bus_Util = 0.024756 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001293 
queue_avg = 0.548377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.548377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2155662 n_nop=2096688 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05182
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2129233i bk1: 2522a 2131663i bk2: 2320a 2134915i bk3: 2112a 2135675i bk4: 2872a 2127255i bk5: 2610a 2129761i bk6: 2624a 2132772i bk7: 2482a 2132697i bk8: 3128a 2126862i bk9: 2962a 2125321i bk10: 2320a 2134520i bk11: 2098a 2133687i bk12: 2264a 2134173i bk13: 1984a 2134927i bk14: 1984a 2138709i bk15: 1780a 2138742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.051823 
total_CMD = 2155662 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1965487 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2155662 
n_nop = 2096688 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001469 
CoL_Bus_Util = 0.025911 
Either_Row_CoL_Bus_Util = 0.027358 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000814 
queue_avg = 0.682827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.682827
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2155662 n_nop=2102659 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04591
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2133677i bk1: 2726a 2131283i bk2: 1816a 2137882i bk3: 2284a 2135697i bk4: 2144a 2134761i bk5: 2800a 2129572i bk6: 1976a 2137446i bk7: 2616a 2133737i bk8: 2212a 2132917i bk9: 3074a 2128877i bk10: 1652a 2139650i bk11: 2220a 2135184i bk12: 1600a 2139895i bk13: 2212a 2135765i bk14: 1388a 2143952i bk15: 1940a 2140013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.045905 
total_CMD = 2155662 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1980308 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2155662 
n_nop = 2102659 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001666 
CoL_Bus_Util = 0.022953 
Either_Row_CoL_Bus_Util = 0.024588 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001264 
queue_avg = 0.555319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.555319
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2155662 n_nop=2097264 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05137
n_activity=211332 dram_eff=0.524
bk0: 2502a 2132022i bk1: 2728a 2131065i bk2: 2132a 2135848i bk3: 2296a 2134742i bk4: 2590a 2129539i bk5: 2848a 2127882i bk6: 2514a 2132817i bk7: 2592a 2131747i bk8: 2930a 2126714i bk9: 3104a 2126235i bk10: 2110a 2134389i bk11: 2232a 2133588i bk12: 1972a 2134816i bk13: 2240a 2133679i bk14: 1796a 2139082i bk15: 1952a 2139921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.051368 
total_CMD = 2155662 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1969000 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2155662 
n_nop = 2097264 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.025684 
Either_Row_CoL_Bus_Util = 0.027091 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000856 
queue_avg = 0.690160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.69016

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156494, Miss = 15912, Miss_rate = 0.102, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 175606, Miss = 19928, Miss_rate = 0.113, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 161032, Miss = 19012, Miss_rate = 0.118, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 184118, Miss = 20176, Miss_rate = 0.110, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 173820, Miss = 20120, Miss_rate = 0.116, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 156868, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 182282, Miss = 20352, Miss_rate = 0.112, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 162790, Miss = 18898, Miss_rate = 0.116, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 154620, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 174282, Miss = 19880, Miss_rate = 0.114, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 161730, Miss = 18896, Miss_rate = 0.117, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 181548, Miss = 19992, Miss_rate = 0.110, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2025190
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1109
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1270431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 341510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90406
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1578072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 345092
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 101996
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2025190
icnt_total_pkts_simt_to_mem=765124
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05068
	minimum = 5
	maximum = 15
Network latency average = 5.05068
	minimum = 5
	maximum = 15
Slowest packet = 2609898
Flit latency average = 5.00718
	minimum = 5
	maximum = 15
Slowest flit = 2782103
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0114135
	minimum = 0 (at node 4)
	maximum = 0.0373415 (at node 22)
Accepted packet rate average = 0.0114135
	minimum = 0 (at node 4)
	maximum = 0.0221544 (at node 0)
Injected flit rate average = 0.0119079
	minimum = 0 (at node 4)
	maximum = 0.0373415 (at node 22)
Accepted flit rate average= 0.0119079
	minimum = 0 (at node 4)
	maximum = 0.0221544 (at node 0)
Injected packet length average = 1.04331
Accepted packet length average = 1.04331
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7284 (62 samples)
	minimum = 5 (62 samples)
	maximum = 227.403 (62 samples)
Network latency average = 20.4134 (62 samples)
	minimum = 5 (62 samples)
	maximum = 224.742 (62 samples)
Flit latency average = 19.5601 (62 samples)
	minimum = 5 (62 samples)
	maximum = 224.21 (62 samples)
Fragmentation average = 0.00133945 (62 samples)
	minimum = 0 (62 samples)
	maximum = 54.3387 (62 samples)
Injected packet rate average = 0.0713222 (62 samples)
	minimum = 0.0255519 (62 samples)
	maximum = 0.195704 (62 samples)
Accepted packet rate average = 0.0713222 (62 samples)
	minimum = 0.0254838 (62 samples)
	maximum = 0.109806 (62 samples)
Injected flit rate average = 0.075994 (62 samples)
	minimum = 0.0331715 (62 samples)
	maximum = 0.195887 (62 samples)
Accepted flit rate average = 0.075994 (62 samples)
	minimum = 0.0340868 (62 samples)
	maximum = 0.109806 (62 samples)
Injected packet size average = 1.0655 (62 samples)
Accepted packet size average = 1.0655 (62 samples)
Hops average = 1 (62 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 51 sec (531 sec)
gpgpu_simulation_rate = 461456 (inst/sec)
gpgpu_simulation_rate = 3075 (cycle/sec)
gpgpu_silicon_slowdown = 227642x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 63 '_Z12lud_internalPfii'
Destroy streams for kernel 63: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 63 
gpu_sim_cycle = 7955
gpu_sim_insn = 2880768
gpu_ipc =     362.1330
gpu_tot_sim_cycle = 1641072
gpu_tot_sim_insn = 247914408
gpu_tot_ipc =     151.0686
gpu_tot_issued_cta = 10493
gpu_occupancy = 70.8974% 
gpu_tot_occupancy = 31.9137% 
max_total_param_size = 0
gpu_stall_dramfull = 190447
gpu_stall_icnt2sh    = 356065
partiton_level_parallism =       0.8934
partiton_level_parallism_total  =       0.3654
partiton_level_parallism_util =       1.7187
partiton_level_parallism_util_total  =       1.7646
L2_BW  =      69.1457 GB/Sec
L2_BW_total  =      27.9782 GB/Sec
gpu_total_sim_rate=462526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4075778
	L1I_total_cache_misses = 69657
	L1I_total_cache_miss_rate = 0.0171
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37179
L1D_cache:
	L1D_cache_core[0]: Access = 44927, Miss = 27295, Miss_rate = 0.608, Pending_hits = 2984, Reservation_fails = 22188
	L1D_cache_core[1]: Access = 44911, Miss = 27260, Miss_rate = 0.607, Pending_hits = 2732, Reservation_fails = 21482
	L1D_cache_core[2]: Access = 45120, Miss = 27160, Miss_rate = 0.602, Pending_hits = 2668, Reservation_fails = 21922
	L1D_cache_core[3]: Access = 45726, Miss = 27714, Miss_rate = 0.606, Pending_hits = 2883, Reservation_fails = 19412
	L1D_cache_core[4]: Access = 45476, Miss = 27377, Miss_rate = 0.602, Pending_hits = 2969, Reservation_fails = 16869
	L1D_cache_core[5]: Access = 45349, Miss = 27838, Miss_rate = 0.614, Pending_hits = 2726, Reservation_fails = 19161
	L1D_cache_core[6]: Access = 44965, Miss = 26812, Miss_rate = 0.596, Pending_hits = 2864, Reservation_fails = 18073
	L1D_cache_core[7]: Access = 45011, Miss = 26982, Miss_rate = 0.599, Pending_hits = 3389, Reservation_fails = 19468
	L1D_cache_core[8]: Access = 45553, Miss = 27843, Miss_rate = 0.611, Pending_hits = 2966, Reservation_fails = 19476
	L1D_cache_core[9]: Access = 44898, Miss = 27163, Miss_rate = 0.605, Pending_hits = 2935, Reservation_fails = 19269
	L1D_cache_core[10]: Access = 45121, Miss = 26895, Miss_rate = 0.596, Pending_hits = 2886, Reservation_fails = 20625
	L1D_cache_core[11]: Access = 45248, Miss = 27164, Miss_rate = 0.600, Pending_hits = 2883, Reservation_fails = 19948
	L1D_cache_core[12]: Access = 44689, Miss = 27186, Miss_rate = 0.608, Pending_hits = 3017, Reservation_fails = 21847
	L1D_cache_core[13]: Access = 45089, Miss = 27403, Miss_rate = 0.608, Pending_hits = 3035, Reservation_fails = 18274
	L1D_cache_core[14]: Access = 45391, Miss = 27694, Miss_rate = 0.610, Pending_hits = 2777, Reservation_fails = 17791
	L1D_total_cache_accesses = 677474
	L1D_total_cache_misses = 409786
	L1D_total_cache_miss_rate = 0.6049
	L1D_total_cache_pending_hits = 43714
	L1D_total_cache_reservation_fails = 295805
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244839
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 399630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244749
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4006121
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 69657
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37179
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502992
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174482
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4075778

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 223450
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 72112
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37179
ctas_completed 10493, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41388, 26379, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 
gpgpu_n_tot_thrd_icount = 257818848
gpgpu_n_tot_w_icount = 8056839
gpgpu_n_stall_shd_mem = 462448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 399630
gpgpu_n_mem_write_global = 174482
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8047872
gpgpu_n_store_insn = 2791712
gpgpu_n_shmem_insn = 90216728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32088
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621173	W0_Idle:12510738	W0_Scoreboard:9861112	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4162497	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3197040 {8:399630,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12562704 {72:174482,}
traffic_breakdown_coretomem[INST_ACC_R] = 204464 {8:25558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63940800 {40:1598520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791712 {8:348964,}
traffic_breakdown_memtocore[INST_ACC_R] = 4089280 {40:102232,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 276 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1126749 	654730 	151610 	14425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24231 	1059 	213 	502328 	28618 	28017 	11736 	2746 	737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216508 	253721 	241683 	306760 	717764 	210773 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1288 	419 	48 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5762      7281      6172      5919      4748      6955      5028      6210      4358      7464      5765      6946      4988      7831      5737
dram[1]:       5718      5403      5985      6315      5290      5304      5952      5806      4811      4780      5494      5700      4823      4562      5327      5549
dram[2]:       5499      7437      5819      7687      4528      5834      4756      7057      4268      5999      5013      7651      4422      6719      5299      7814
dram[3]:       5998      5284      6328      5818      5437      4807      6102      5843      4921      4703      5682      5470      4593      4596      5515      5164
dram[4]:       8391      5788      7844      6403      6176      4780      6875      5178      6187      4392      7305      6008      7171      4869      8052      5978
dram[5]:       5806      6097      5982      6812      5143      5705      5661      6365      4928      5005      5368      5965      4943      4839      5408      5980
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        995       856       989      1424       952      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1037      1355      1022      1460      1043      1520       962      1519       977      1514      1059       934      1056       828       938
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1031      1023      1013      1378      1031      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2166162 n_nop=2112824 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04591
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2144323i bk1: 2760a 2141979i bk2: 1822a 2148685i bk3: 2288a 2146278i bk4: 2184a 2143848i bk5: 2796a 2140009i bk6: 1990a 2147599i bk7: 2616a 2144627i bk8: 2250a 2142849i bk9: 3072a 2138713i bk10: 1674a 2149462i bk11: 2224a 2145557i bk12: 1612a 2151312i bk13: 2212a 2146757i bk14: 1392a 2154007i bk15: 1944a 2149877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045907 
total_CMD = 2166162 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 1988648 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2166162 
n_nop = 2112824 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.022954 
Either_Row_CoL_Bus_Util = 0.024623 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001219 
queue_avg = 0.559550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.55955
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2166162 n_nop=2107252 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05151
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2141563i bk1: 2840a 2140351i bk2: 2136a 2145264i bk3: 2296a 2145357i bk4: 2600a 2138159i bk5: 2872a 2137606i bk6: 2510a 2143155i bk7: 2592a 2142253i bk8: 2956a 2136804i bk9: 3128a 2136638i bk10: 2186a 2144807i bk11: 2232a 2145451i bk12: 1968a 2145700i bk13: 2264a 2143798i bk14: 1812a 2149944i bk15: 1952a 2149347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.051514 
total_CMD = 2166162 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 1976311 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2166162 
n_nop = 2107252 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001465 
CoL_Bus_Util = 0.025757 
Either_Row_CoL_Bus_Util = 0.027196 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000985 
queue_avg = 0.685069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.685069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2166162 n_nop=2112796 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04593
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2142616i bk1: 2148a 2144729i bk2: 2308a 2146197i bk3: 1796a 2148029i bk4: 2808a 2140935i bk5: 2174a 2144939i bk6: 2640a 2143829i bk7: 1958a 2147052i bk8: 3078a 2139028i bk9: 2242a 2143620i bk10: 2308a 2146166i bk11: 1592a 2149658i bk12: 2220a 2145687i bk13: 1608a 2150767i bk14: 1972a 2150456i bk15: 1354a 2153921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.045925 
total_CMD = 2166162 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 1988769 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2166162 
n_nop = 2112796 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001705 
CoL_Bus_Util = 0.022963 
Either_Row_CoL_Bus_Util = 0.024636 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001293 
queue_avg = 0.545719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.545719
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2166162 n_nop=2107188 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05157
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2139733i bk1: 2522a 2142163i bk2: 2320a 2145415i bk3: 2112a 2146175i bk4: 2872a 2137755i bk5: 2610a 2140261i bk6: 2624a 2143272i bk7: 2482a 2143197i bk8: 3128a 2137362i bk9: 2962a 2135821i bk10: 2320a 2145020i bk11: 2098a 2144187i bk12: 2264a 2144673i bk13: 1984a 2145427i bk14: 1984a 2149209i bk15: 1780a 2149242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.051571 
total_CMD = 2166162 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 1975987 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2166162 
n_nop = 2107188 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001462 
CoL_Bus_Util = 0.025786 
Either_Row_CoL_Bus_Util = 0.027225 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000814 
queue_avg = 0.679517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.679517
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2166162 n_nop=2113159 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04568
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2144177i bk1: 2726a 2141783i bk2: 1816a 2148382i bk3: 2284a 2146197i bk4: 2144a 2145261i bk5: 2800a 2140072i bk6: 1976a 2147946i bk7: 2616a 2144237i bk8: 2212a 2143417i bk9: 3074a 2139377i bk10: 1652a 2150150i bk11: 2220a 2145684i bk12: 1600a 2150395i bk13: 2212a 2146265i bk14: 1388a 2154452i bk15: 1940a 2150513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.045683 
total_CMD = 2166162 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 1990808 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2166162 
n_nop = 2113159 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001658 
CoL_Bus_Util = 0.022841 
Either_Row_CoL_Bus_Util = 0.024469 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001264 
queue_avg = 0.552627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.552627
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2166162 n_nop=2107764 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05112
n_activity=211332 dram_eff=0.524
bk0: 2502a 2142522i bk1: 2728a 2141565i bk2: 2132a 2146348i bk3: 2296a 2145242i bk4: 2590a 2140039i bk5: 2848a 2138382i bk6: 2514a 2143317i bk7: 2592a 2142247i bk8: 2930a 2137214i bk9: 3104a 2136735i bk10: 2110a 2144889i bk11: 2232a 2144088i bk12: 1972a 2145316i bk13: 2240a 2144179i bk14: 1796a 2149582i bk15: 1952a 2150421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.051119 
total_CMD = 2166162 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 1979500 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2166162 
n_nop = 2107764 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001423 
CoL_Bus_Util = 0.025559 
Either_Row_CoL_Bus_Util = 0.026959 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000856 
queue_avg = 0.686815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.686815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156494, Miss = 15912, Miss_rate = 0.102, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 177746, Miss = 19928, Miss_rate = 0.112, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 164742, Miss = 19012, Miss_rate = 0.115, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 186270, Miss = 20176, Miss_rate = 0.108, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 175960, Miss = 20120, Miss_rate = 0.114, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 156960, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 184418, Miss = 20352, Miss_rate = 0.110, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 166682, Miss = 18898, Miss_rate = 0.113, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 154620, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 176590, Miss = 19880, Miss_rate = 0.113, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 165464, Miss = 18896, Miss_rate = 0.114, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 183800, Miss = 19992, Miss_rate = 0.109, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2049746
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1096
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1290879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 345382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90642
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1598520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 348964
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102232
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2049746
icnt_total_pkts_simt_to_mem=774167
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.6197
	minimum = 5
	maximum = 1048
Network latency average = 75.0206
	minimum = 5
	maximum = 1048
Slowest packet = 2623389
Flit latency average = 71.4557
	minimum = 5
	maximum = 1048
Slowest flit = 2795935
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.147417
	minimum = 0 (at node 15)
	maximum = 0.489252 (at node 22)
Accepted packet rate average = 0.147417
	minimum = 0 (at node 15)
	maximum = 0.280578 (at node 4)
Injected flit rate average = 0.156431
	minimum = 0 (at node 15)
	maximum = 0.489252 (at node 22)
Accepted flit rate average= 0.156431
	minimum = 0 (at node 15)
	maximum = 0.280578 (at node 4)
Injected packet length average = 1.06114
Accepted packet length average = 1.06114
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6632 (63 samples)
	minimum = 5 (63 samples)
	maximum = 240.429 (63 samples)
Network latency average = 21.2801 (63 samples)
	minimum = 5 (63 samples)
	maximum = 237.81 (63 samples)
Flit latency average = 20.3838 (63 samples)
	minimum = 5 (63 samples)
	maximum = 237.286 (63 samples)
Fragmentation average = 0.00131819 (63 samples)
	minimum = 0 (63 samples)
	maximum = 53.4762 (63 samples)
Injected packet rate average = 0.0725301 (63 samples)
	minimum = 0.0251463 (63 samples)
	maximum = 0.200364 (63 samples)
Accepted packet rate average = 0.0725301 (63 samples)
	minimum = 0.0250793 (63 samples)
	maximum = 0.112516 (63 samples)
Injected flit rate average = 0.0772708 (63 samples)
	minimum = 0.032645 (63 samples)
	maximum = 0.200544 (63 samples)
Accepted flit rate average = 0.0772708 (63 samples)
	minimum = 0.0335457 (63 samples)
	maximum = 0.112516 (63 samples)
Injected packet size average = 1.06536 (63 samples)
Accepted packet size average = 1.06536 (63 samples)
Hops average = 1 (63 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 56 sec (536 sec)
gpgpu_simulation_rate = 462526 (inst/sec)
gpgpu_simulation_rate = 3061 (cycle/sec)
gpgpu_silicon_slowdown = 228683x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 64 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 64: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 64 
gpu_sim_cycle = 25657
gpu_sim_insn = 19880
gpu_ipc =       0.7748
gpu_tot_sim_cycle = 1666729
gpu_tot_sim_insn = 247934288
gpu_tot_ipc =     148.7550
gpu_tot_issued_cta = 10494
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.8661% 
max_total_param_size = 0
gpu_stall_dramfull = 190447
gpu_stall_icnt2sh    = 356065
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.3598
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7645
L2_BW  =       0.1030 GB/Sec
L2_BW_total  =      27.5491 GB/Sec
gpu_total_sim_rate=460844

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4077450
	L1I_total_cache_misses = 69663
	L1I_total_cache_miss_rate = 0.0171
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37179
L1D_cache:
	L1D_cache_core[0]: Access = 44927, Miss = 27295, Miss_rate = 0.608, Pending_hits = 2984, Reservation_fails = 22188
	L1D_cache_core[1]: Access = 44911, Miss = 27260, Miss_rate = 0.607, Pending_hits = 2732, Reservation_fails = 21482
	L1D_cache_core[2]: Access = 45120, Miss = 27160, Miss_rate = 0.602, Pending_hits = 2668, Reservation_fails = 21922
	L1D_cache_core[3]: Access = 45726, Miss = 27714, Miss_rate = 0.606, Pending_hits = 2883, Reservation_fails = 19412
	L1D_cache_core[4]: Access = 45476, Miss = 27377, Miss_rate = 0.602, Pending_hits = 2969, Reservation_fails = 16869
	L1D_cache_core[5]: Access = 45349, Miss = 27838, Miss_rate = 0.614, Pending_hits = 2726, Reservation_fails = 19161
	L1D_cache_core[6]: Access = 44965, Miss = 26812, Miss_rate = 0.596, Pending_hits = 2864, Reservation_fails = 18073
	L1D_cache_core[7]: Access = 45042, Miss = 26998, Miss_rate = 0.599, Pending_hits = 3389, Reservation_fails = 19468
	L1D_cache_core[8]: Access = 45553, Miss = 27843, Miss_rate = 0.611, Pending_hits = 2966, Reservation_fails = 19476
	L1D_cache_core[9]: Access = 44898, Miss = 27163, Miss_rate = 0.605, Pending_hits = 2935, Reservation_fails = 19269
	L1D_cache_core[10]: Access = 45121, Miss = 26895, Miss_rate = 0.596, Pending_hits = 2886, Reservation_fails = 20625
	L1D_cache_core[11]: Access = 45248, Miss = 27164, Miss_rate = 0.600, Pending_hits = 2883, Reservation_fails = 19948
	L1D_cache_core[12]: Access = 44689, Miss = 27186, Miss_rate = 0.608, Pending_hits = 3017, Reservation_fails = 21847
	L1D_cache_core[13]: Access = 45089, Miss = 27403, Miss_rate = 0.608, Pending_hits = 3035, Reservation_fails = 18274
	L1D_cache_core[14]: Access = 45391, Miss = 27694, Miss_rate = 0.610, Pending_hits = 2777, Reservation_fails = 17791
	L1D_total_cache_accesses = 677505
	L1D_total_cache_misses = 409802
	L1D_total_cache_miss_rate = 0.6049
	L1D_total_cache_pending_hits = 43714
	L1D_total_cache_reservation_fails = 295805
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 399646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244755
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4007787
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 69663
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37179
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 503008
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174497
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4077450

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 223450
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 72112
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37179
ctas_completed 10494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41388, 26379, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 
gpgpu_n_tot_thrd_icount = 257913216
gpgpu_n_tot_w_icount = 8059788
gpgpu_n_stall_shd_mem = 462952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 399646
gpgpu_n_mem_write_global = 174497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8048128
gpgpu_n_store_insn = 2791952
gpgpu_n_shmem_insn = 90221424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32088
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621173	W0_Idle:12539295	W0_Scoreboard:9880918	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:526781	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4165446	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3197168 {8:399646,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12563784 {72:174497,}
traffic_breakdown_coretomem[INST_ACC_R] = 204512 {8:25564,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63943360 {40:1598584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791952 {8:348994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4090240 {40:102256,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 276 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1126843 	654730 	151610 	14425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24237 	1059 	213 	502359 	28618 	28017 	11736 	2746 	737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216602 	253721 	241683 	306760 	717764 	210773 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1298 	419 	48 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5762      7281      6172      5919      4748      6955      5028      6210      4358      7464      5765      6946      4988      7831      5737
dram[1]:       5718      5403      5985      6315      5290      5304      5952      5806      4811      4780      5494      5700      4827      4562      5327      5549
dram[2]:       5499      7437      5819      7687      4528      5834      4756      7057      4268      5999      5013      7651      4422      6719      5299      7814
dram[3]:       5998      5284      6328      5818      5437      4807      6102      5843      4921      4703      5682      5470      4593      4600      5515      5164
dram[4]:       8391      5788      7844      6403      6176      4780      6875      5178      6187      4392      7305      6008      7171      4869      8052      5978
dram[5]:       5806      6097      5982      6812      5143      5705      5661      6365      4928      5005      5368      5965      4948      4839      5408      5980
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        995       856       989      1424       952      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1037      1355      1022      1460      1043      1520       962      1519       977      1514      1059       934      1056       828       938
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1031      1023      1013      1378      1031      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200028 n_nop=2146690 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.0452
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2178189i bk1: 2760a 2175845i bk2: 1822a 2182551i bk3: 2288a 2180144i bk4: 2184a 2177714i bk5: 2796a 2173875i bk6: 1990a 2181465i bk7: 2616a 2178493i bk8: 2250a 2176715i bk9: 3072a 2172579i bk10: 1674a 2183328i bk11: 2224a 2179423i bk12: 1612a 2185178i bk13: 2212a 2180623i bk14: 1392a 2187873i bk15: 1944a 2183743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045200 
total_CMD = 2200028 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2022514 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2200028 
n_nop = 2146690 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001674 
CoL_Bus_Util = 0.022600 
Either_Row_CoL_Bus_Util = 0.024244 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001219 
queue_avg = 0.550936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.550936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200028 n_nop=2141118 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.05072
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2175429i bk1: 2840a 2174217i bk2: 2136a 2179130i bk3: 2296a 2179223i bk4: 2600a 2172025i bk5: 2872a 2171472i bk6: 2510a 2177021i bk7: 2592a 2176119i bk8: 2956a 2170670i bk9: 3128a 2170504i bk10: 2186a 2178673i bk11: 2232a 2179317i bk12: 1968a 2179566i bk13: 2264a 2177664i bk14: 1812a 2183810i bk15: 1952a 2183213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.050721 
total_CMD = 2200028 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2010177 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2200028 
n_nop = 2141118 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001443 
CoL_Bus_Util = 0.025361 
Either_Row_CoL_Bus_Util = 0.026777 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000985 
queue_avg = 0.674523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.674523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200028 n_nop=2146662 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04522
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2176482i bk1: 2148a 2178595i bk2: 2308a 2180063i bk3: 1796a 2181895i bk4: 2808a 2174801i bk5: 2174a 2178805i bk6: 2640a 2177695i bk7: 1958a 2180918i bk8: 3078a 2172894i bk9: 2242a 2177486i bk10: 2308a 2180032i bk11: 1592a 2183524i bk12: 2220a 2179553i bk13: 1608a 2184633i bk14: 1972a 2184322i bk15: 1354a 2187787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.045219 
total_CMD = 2200028 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2022635 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2200028 
n_nop = 2146662 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001679 
CoL_Bus_Util = 0.022609 
Either_Row_CoL_Bus_Util = 0.024257 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001293 
queue_avg = 0.537318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.537318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200028 n_nop=2141054 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05078
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2173599i bk1: 2522a 2176029i bk2: 2320a 2179281i bk3: 2112a 2180041i bk4: 2872a 2171621i bk5: 2610a 2174127i bk6: 2624a 2177138i bk7: 2482a 2177063i bk8: 3128a 2171228i bk9: 2962a 2169687i bk10: 2320a 2178886i bk11: 2098a 2178053i bk12: 2264a 2178539i bk13: 1984a 2179293i bk14: 1984a 2183075i bk15: 1780a 2183108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.050778 
total_CMD = 2200028 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2009853 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2200028 
n_nop = 2141054 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001439 
CoL_Bus_Util = 0.025389 
Either_Row_CoL_Bus_Util = 0.026806 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000814 
queue_avg = 0.669057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.669057
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200028 n_nop=2147025 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04498
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2178043i bk1: 2726a 2175649i bk2: 1816a 2182248i bk3: 2284a 2180063i bk4: 2144a 2179127i bk5: 2800a 2173938i bk6: 1976a 2181812i bk7: 2616a 2178103i bk8: 2212a 2177283i bk9: 3074a 2173243i bk10: 1652a 2184016i bk11: 2220a 2179550i bk12: 1600a 2184261i bk13: 2212a 2180131i bk14: 1388a 2188318i bk15: 1940a 2184379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.044979 
total_CMD = 2200028 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2024674 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2200028 
n_nop = 2147025 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001633 
CoL_Bus_Util = 0.022490 
Either_Row_CoL_Bus_Util = 0.024092 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001264 
queue_avg = 0.544120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.54412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200028 n_nop=2141630 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.05033
n_activity=211332 dram_eff=0.524
bk0: 2502a 2176388i bk1: 2728a 2175431i bk2: 2132a 2180214i bk3: 2296a 2179108i bk4: 2590a 2173905i bk5: 2848a 2172248i bk6: 2514a 2177183i bk7: 2592a 2176113i bk8: 2930a 2171080i bk9: 3104a 2170601i bk10: 2110a 2178755i bk11: 2232a 2177954i bk12: 1972a 2179182i bk13: 2240a 2178045i bk14: 1796a 2183448i bk15: 1952a 2184287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.050332 
total_CMD = 2200028 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2013366 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2200028 
n_nop = 2141630 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001401 
CoL_Bus_Util = 0.025166 
Either_Row_CoL_Bus_Util = 0.026544 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000856 
queue_avg = 0.676242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.676242

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156498, Miss = 15912, Miss_rate = 0.102, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 177746, Miss = 19928, Miss_rate = 0.112, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 164776, Miss = 19012, Miss_rate = 0.115, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 186270, Miss = 20176, Miss_rate = 0.108, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 175964, Miss = 20120, Miss_rate = 0.114, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 156960, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 184422, Miss = 20352, Miss_rate = 0.110, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 166712, Miss = 18898, Miss_rate = 0.113, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 154624, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 176590, Miss = 19880, Miss_rate = 0.113, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 165502, Miss = 18896, Miss_rate = 0.114, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 183800, Miss = 19992, Miss_rate = 0.109, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2049864
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1096
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1290943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 345412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90666
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1598584
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 348994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102256
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2049864
icnt_total_pkts_simt_to_mem=774219
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2649537
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2823913
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00148108 (at node 25)
Accepted packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 7)
Injected flit rate average = 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00202674 (at node 7)
Accepted flit rate average= 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 7)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3927 (64 samples)
	minimum = 5 (64 samples)
	maximum = 236.859 (64 samples)
Network latency average = 21.0273 (64 samples)
	minimum = 5 (64 samples)
	maximum = 234.188 (64 samples)
Flit latency average = 20.1435 (64 samples)
	minimum = 5 (64 samples)
	maximum = 233.656 (64 samples)
Fragmentation average = 0.00129759 (64 samples)
	minimum = 0 (64 samples)
	maximum = 52.6406 (64 samples)
Injected packet rate average = 0.0714003 (64 samples)
	minimum = 0.0247534 (64 samples)
	maximum = 0.197256 (64 samples)
Accepted packet rate average = 0.0714003 (64 samples)
	minimum = 0.0246874 (64 samples)
	maximum = 0.11083 (64 samples)
Injected flit rate average = 0.0760672 (64 samples)
	minimum = 0.0321349 (64 samples)
	maximum = 0.197442 (64 samples)
Accepted flit rate average = 0.0760672 (64 samples)
	minimum = 0.0330216 (64 samples)
	maximum = 0.11083 (64 samples)
Injected packet size average = 1.06536 (64 samples)
Accepted packet size average = 1.06536 (64 samples)
Hops average = 1 (64 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 58 sec (538 sec)
gpgpu_simulation_rate = 460844 (inst/sec)
gpgpu_simulation_rate = 3098 (cycle/sec)
gpgpu_silicon_slowdown = 225952x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 65 '_Z13lud_perimeterPfii'
Destroy streams for kernel 65: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 65 
gpu_sim_cycle = 25540
gpu_sim_insn = 196800
gpu_ipc =       7.7056
gpu_tot_sim_cycle = 1692269
gpu_tot_sim_insn = 248131088
gpu_tot_ipc =     146.6263
gpu_tot_issued_cta = 10504
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.3999% 
max_total_param_size = 0
gpu_stall_dramfull = 190447
gpu_stall_icnt2sh    = 356065
partiton_level_parallism =       0.0615
partiton_level_parallism_total  =       0.3553
partiton_level_parallism_util =       1.0162
partiton_level_parallism_util_total  =       1.7611
L2_BW  =       4.9641 GB/Sec
L2_BW_total  =      27.2083 GB/Sec
gpu_total_sim_rate=458652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4083550
	L1I_total_cache_misses = 70443
	L1I_total_cache_miss_rate = 0.0173
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37179
L1D_cache:
	L1D_cache_core[0]: Access = 45006, Miss = 27343, Miss_rate = 0.608, Pending_hits = 2984, Reservation_fails = 22188
	L1D_cache_core[1]: Access = 44990, Miss = 27308, Miss_rate = 0.607, Pending_hits = 2732, Reservation_fails = 21482
	L1D_cache_core[2]: Access = 45199, Miss = 27208, Miss_rate = 0.602, Pending_hits = 2668, Reservation_fails = 21922
	L1D_cache_core[3]: Access = 45726, Miss = 27714, Miss_rate = 0.606, Pending_hits = 2883, Reservation_fails = 19412
	L1D_cache_core[4]: Access = 45476, Miss = 27377, Miss_rate = 0.602, Pending_hits = 2969, Reservation_fails = 16869
	L1D_cache_core[5]: Access = 45349, Miss = 27838, Miss_rate = 0.614, Pending_hits = 2726, Reservation_fails = 19161
	L1D_cache_core[6]: Access = 44965, Miss = 26812, Miss_rate = 0.596, Pending_hits = 2864, Reservation_fails = 18073
	L1D_cache_core[7]: Access = 45042, Miss = 26998, Miss_rate = 0.599, Pending_hits = 3389, Reservation_fails = 19468
	L1D_cache_core[8]: Access = 45632, Miss = 27891, Miss_rate = 0.611, Pending_hits = 2966, Reservation_fails = 19476
	L1D_cache_core[9]: Access = 44977, Miss = 27219, Miss_rate = 0.605, Pending_hits = 2935, Reservation_fails = 19269
	L1D_cache_core[10]: Access = 45200, Miss = 26943, Miss_rate = 0.596, Pending_hits = 2886, Reservation_fails = 20625
	L1D_cache_core[11]: Access = 45327, Miss = 27212, Miss_rate = 0.600, Pending_hits = 2883, Reservation_fails = 19948
	L1D_cache_core[12]: Access = 44768, Miss = 27234, Miss_rate = 0.608, Pending_hits = 3017, Reservation_fails = 21847
	L1D_cache_core[13]: Access = 45168, Miss = 27451, Miss_rate = 0.608, Pending_hits = 3035, Reservation_fails = 18274
	L1D_cache_core[14]: Access = 45470, Miss = 27742, Miss_rate = 0.610, Pending_hits = 2777, Reservation_fails = 17791
	L1D_total_cache_accesses = 678295
	L1D_total_cache_misses = 410290
	L1D_total_cache_miss_rate = 0.6049
	L1D_total_cache_pending_hits = 43714
	L1D_total_cache_reservation_fails = 295805
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 400126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244845
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4013107
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70443
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37179
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 503488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174807
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4083550

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 223450
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 72112
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37179
ctas_completed 10504, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42594, 26379, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 
gpgpu_n_tot_thrd_icount = 258299136
gpgpu_n_tot_w_icount = 8071848
gpgpu_n_stall_shd_mem = 465192
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 400126
gpgpu_n_mem_write_global = 174807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8055808
gpgpu_n_store_insn = 2796912
gpgpu_n_shmem_insn = 90285104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7792512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32088
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621683	W0_Idle:12911075	W0_Scoreboard:10006988	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7475241
single_issue_nums: WS0:4177506	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3201008 {8:400126,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12586104 {72:174807,}
traffic_breakdown_coretomem[INST_ACC_R] = 210752 {8:26344,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64020160 {40:1600504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2796912 {8:349614,}
traffic_breakdown_memtocore[INST_ACC_R] = 4215040 {40:105376,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 276 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1129383 	654730 	151610 	14425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25008 	1067 	214 	503149 	28618 	28017 	11736 	2746 	737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	219142 	253721 	241683 	306760 	717764 	210773 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1325 	419 	48 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5762      7281      6172      5919      4748      6955      5028      6210      4358      7464      5765      6946      5006      7831      5737
dram[1]:       5725      5403      5991      6315      5295      5304      5957      5806      4816      4780      5496      5700      4869      4580      5335      5549
dram[2]:       5499      7437      5819      7687      4528      5834      4756      7057      4268      5999      5013      7651      4438      6719      5299      7814
dram[3]:       5998      5290      6328      5825      5437      4813      6102      5848      4921      4708      5682      5471      4608      4641      5515      5172
dram[4]:       8391      5788      7844      6403      6176      4780      6875      5178      6187      4392      7305      6008      7171      4885      8052      5978
dram[5]:       5813      6097      5989      6812      5149      5705      5667      6365      4932      5005      5370      5965      4996      4855      5417      5980
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:        995       856       989      1424       952      1418       996      1406       993      1390      1063      1390      1001       987      1003       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1037      1355      1022      1460      1043      1520       962      1519       977      1514      1059       934      1056       828       938
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1031      1023      1013      1378      1031      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233740 n_nop=2180402 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04452
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2211901i bk1: 2760a 2209557i bk2: 1822a 2216263i bk3: 2288a 2213856i bk4: 2184a 2211426i bk5: 2796a 2207587i bk6: 1990a 2215177i bk7: 2616a 2212205i bk8: 2250a 2210427i bk9: 3072a 2206291i bk10: 1674a 2217040i bk11: 2224a 2213135i bk12: 1612a 2218890i bk13: 2212a 2214335i bk14: 1392a 2221585i bk15: 1944a 2217455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044518 
total_CMD = 2233740 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2056226 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2233740 
n_nop = 2180402 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001648 
CoL_Bus_Util = 0.022259 
Either_Row_CoL_Bus_Util = 0.023878 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001219 
queue_avg = 0.542621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.542621
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233740 n_nop=2174830 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04996
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2209141i bk1: 2840a 2207929i bk2: 2136a 2212842i bk3: 2296a 2212935i bk4: 2600a 2205737i bk5: 2872a 2205184i bk6: 2510a 2210733i bk7: 2592a 2209831i bk8: 2956a 2204382i bk9: 3128a 2204216i bk10: 2186a 2212385i bk11: 2232a 2213029i bk12: 1968a 2213278i bk13: 2264a 2211376i bk14: 1812a 2217522i bk15: 1952a 2216925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.049956 
total_CMD = 2233740 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2043889 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2233740 
n_nop = 2174830 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001421 
CoL_Bus_Util = 0.024978 
Either_Row_CoL_Bus_Util = 0.026373 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000985 
queue_avg = 0.664343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.664343
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233740 n_nop=2180374 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04454
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2210194i bk1: 2148a 2212307i bk2: 2308a 2213775i bk3: 1796a 2215607i bk4: 2808a 2208513i bk5: 2174a 2212517i bk6: 2640a 2211407i bk7: 1958a 2214630i bk8: 3078a 2206606i bk9: 2242a 2211198i bk10: 2308a 2213744i bk11: 1592a 2217236i bk12: 2220a 2213265i bk13: 1608a 2218345i bk14: 1972a 2218034i bk15: 1354a 2221499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.044536 
total_CMD = 2233740 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2056347 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2233740 
n_nop = 2180374 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001654 
CoL_Bus_Util = 0.022268 
Either_Row_CoL_Bus_Util = 0.023891 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001293 
queue_avg = 0.529209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.529209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233740 n_nop=2174766 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.05001
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2207311i bk1: 2522a 2209741i bk2: 2320a 2212993i bk3: 2112a 2213753i bk4: 2872a 2205333i bk5: 2610a 2207839i bk6: 2624a 2210850i bk7: 2482a 2210775i bk8: 3128a 2204940i bk9: 2962a 2203399i bk10: 2320a 2212598i bk11: 2098a 2211765i bk12: 2264a 2212251i bk13: 1984a 2213005i bk14: 1984a 2216787i bk15: 1780a 2216820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.050011 
total_CMD = 2233740 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2043565 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2233740 
n_nop = 2174766 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001417 
CoL_Bus_Util = 0.025006 
Either_Row_CoL_Bus_Util = 0.026401 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000814 
queue_avg = 0.658959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.658959
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233740 n_nop=2180737 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.0443
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2211755i bk1: 2726a 2209361i bk2: 1816a 2215960i bk3: 2284a 2213775i bk4: 2144a 2212839i bk5: 2800a 2207650i bk6: 1976a 2215524i bk7: 2616a 2211815i bk8: 2212a 2210995i bk9: 3074a 2206955i bk10: 1652a 2217728i bk11: 2220a 2213262i bk12: 1600a 2217973i bk13: 2212a 2213843i bk14: 1388a 2222030i bk15: 1940a 2218091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.044301 
total_CMD = 2233740 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2058386 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2233740 
n_nop = 2180737 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001608 
CoL_Bus_Util = 0.022150 
Either_Row_CoL_Bus_Util = 0.023728 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001264 
queue_avg = 0.535908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.535908
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233740 n_nop=2175342 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04957
n_activity=211332 dram_eff=0.524
bk0: 2502a 2210100i bk1: 2728a 2209143i bk2: 2132a 2213926i bk3: 2296a 2212820i bk4: 2590a 2207617i bk5: 2848a 2205960i bk6: 2514a 2210895i bk7: 2592a 2209825i bk8: 2930a 2204792i bk9: 3104a 2204313i bk10: 2110a 2212467i bk11: 2232a 2211666i bk12: 1972a 2212894i bk13: 2240a 2211757i bk14: 1796a 2217160i bk15: 1952a 2217999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.049572 
total_CMD = 2233740 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2047078 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2233740 
n_nop = 2175342 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001380 
CoL_Bus_Util = 0.024786 
Either_Row_CoL_Bus_Util = 0.026144 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000856 
queue_avg = 0.666036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.666036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156778, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 178202, Miss = 19928, Miss_rate = 0.112, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 165600, Miss = 19012, Miss_rate = 0.115, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 186726, Miss = 20176, Miss_rate = 0.108, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 176324, Miss = 20120, Miss_rate = 0.114, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 157200, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 184782, Miss = 20352, Miss_rate = 0.110, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 167530, Miss = 18898, Miss_rate = 0.113, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 154864, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 176950, Miss = 19880, Miss_rate = 0.112, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 166408, Miss = 18896, Miss_rate = 0.114, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 184160, Miss = 19992, Miss_rate = 0.109, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2055524
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1093
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1292863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 346032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93786
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1600504
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 349614
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105376
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2055524
icnt_total_pkts_simt_to_mem=776099
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04938
	minimum = 5
	maximum = 14
Network latency average = 5.04938
	minimum = 5
	maximum = 14
Slowest packet = 2649588
Flit latency average = 5.0065
	minimum = 5
	maximum = 14
Slowest flit = 2824085
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0104846
	minimum = 0 (at node 3)
	maximum = 0.0354738 (at node 25)
Accepted packet rate average = 0.0104846
	minimum = 0 (at node 3)
	maximum = 0.0221613 (at node 0)
Injected flit rate average = 0.0109342
	minimum = 0 (at node 3)
	maximum = 0.0354738 (at node 25)
Accepted flit rate average= 0.0109342
	minimum = 0 (at node 3)
	maximum = 0.0221613 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1259 (65 samples)
	minimum = 5 (65 samples)
	maximum = 233.431 (65 samples)
Network latency average = 20.7815 (65 samples)
	minimum = 5 (65 samples)
	maximum = 230.8 (65 samples)
Flit latency average = 19.9106 (65 samples)
	minimum = 5 (65 samples)
	maximum = 230.277 (65 samples)
Fragmentation average = 0.00127763 (65 samples)
	minimum = 0 (65 samples)
	maximum = 51.8308 (65 samples)
Injected packet rate average = 0.0704631 (65 samples)
	minimum = 0.0243726 (65 samples)
	maximum = 0.194767 (65 samples)
Accepted packet rate average = 0.0704631 (65 samples)
	minimum = 0.0243076 (65 samples)
	maximum = 0.109466 (65 samples)
Injected flit rate average = 0.0750652 (65 samples)
	minimum = 0.0316405 (65 samples)
	maximum = 0.19495 (65 samples)
Accepted flit rate average = 0.0750652 (65 samples)
	minimum = 0.0325135 (65 samples)
	maximum = 0.109466 (65 samples)
Injected packet size average = 1.06531 (65 samples)
Accepted packet size average = 1.06531 (65 samples)
Hops average = 1 (65 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 1 sec (541 sec)
gpgpu_simulation_rate = 458652 (inst/sec)
gpgpu_simulation_rate = 3128 (cycle/sec)
gpgpu_silicon_slowdown = 223785x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 66 '_Z12lud_internalPfii'
Destroy streams for kernel 66: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 66 
gpu_sim_cycle = 6728
gpu_sim_insn = 2380800
gpu_ipc =     353.8644
gpu_tot_sim_cycle = 1698997
gpu_tot_sim_insn = 250511888
gpu_tot_ipc =     147.4469
gpu_tot_issued_cta = 10604
gpu_occupancy = 73.1921% 
gpu_tot_occupancy = 31.6353% 
max_total_param_size = 0
gpu_stall_dramfull = 196136
gpu_stall_icnt2sh    = 361486
partiton_level_parallism =       0.8258
partiton_level_parallism_total  =       0.3572
partiton_level_parallism_util =       1.8086
partiton_level_parallism_util_total  =       1.7616
L2_BW  =      63.3379 GB/Sec
L2_BW_total  =      27.3514 GB/Sec
gpu_total_sim_rate=458812

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4121150
	L1I_total_cache_misses = 71897
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37975
L1D_cache:
	L1D_cache_core[0]: Access = 45326, Miss = 27535, Miss_rate = 0.607, Pending_hits = 3032, Reservation_fails = 23098
	L1D_cache_core[1]: Access = 45310, Miss = 27500, Miss_rate = 0.607, Pending_hits = 2780, Reservation_fails = 22446
	L1D_cache_core[2]: Access = 45583, Miss = 27448, Miss_rate = 0.602, Pending_hits = 2710, Reservation_fails = 22422
	L1D_cache_core[3]: Access = 46366, Miss = 28090, Miss_rate = 0.606, Pending_hits = 2909, Reservation_fails = 19787
	L1D_cache_core[4]: Access = 46116, Miss = 27777, Miss_rate = 0.602, Pending_hits = 3012, Reservation_fails = 17229
	L1D_cache_core[5]: Access = 45989, Miss = 28278, Miss_rate = 0.615, Pending_hits = 2782, Reservation_fails = 20263
	L1D_cache_core[6]: Access = 45605, Miss = 27254, Miss_rate = 0.598, Pending_hits = 2893, Reservation_fails = 18767
	L1D_cache_core[7]: Access = 45362, Miss = 27190, Miss_rate = 0.599, Pending_hits = 3437, Reservation_fails = 20670
	L1D_cache_core[8]: Access = 46016, Miss = 28131, Miss_rate = 0.611, Pending_hits = 3007, Reservation_fails = 19974
	L1D_cache_core[9]: Access = 45361, Miss = 27459, Miss_rate = 0.605, Pending_hits = 2975, Reservation_fails = 19854
	L1D_cache_core[10]: Access = 45520, Miss = 27135, Miss_rate = 0.596, Pending_hits = 2934, Reservation_fails = 21571
	L1D_cache_core[11]: Access = 45647, Miss = 27404, Miss_rate = 0.600, Pending_hits = 2931, Reservation_fails = 21029
	L1D_cache_core[12]: Access = 45088, Miss = 27426, Miss_rate = 0.608, Pending_hits = 3065, Reservation_fails = 22445
	L1D_cache_core[13]: Access = 45552, Miss = 27675, Miss_rate = 0.608, Pending_hits = 3081, Reservation_fails = 18681
	L1D_cache_core[14]: Access = 45854, Miss = 27982, Miss_rate = 0.610, Pending_hits = 2821, Reservation_fails = 18224
	L1D_total_cache_accesses = 684695
	L1D_total_cache_misses = 414284
	L1D_total_cache_miss_rate = 0.6051
	L1D_total_cache_pending_hits = 44369
	L1D_total_cache_reservation_fails = 306460
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 247335
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 404028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 306353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4049253
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71897
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37975
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176407
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4121150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 225972
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 80245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37975
ctas_completed 10604, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42687, 26472, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 260679936
gpgpu_n_tot_w_icount = 8146248
gpgpu_n_stall_shd_mem = 468495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 404028
gpgpu_n_mem_write_global = 176407
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132608
gpgpu_n_store_insn = 2822512
gpgpu_n_shmem_insn = 91155504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32191
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1640156	W0_Idle:12920822	W0_Scoreboard:10089102	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4214706	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3232224 {8:404028,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12701304 {72:176407,}
traffic_breakdown_coretomem[INST_ACC_R] = 211184 {8:26398,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64644480 {40:1616112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822512 {8:352814,}
traffic_breakdown_memtocore[INST_ACC_R] = 4223680 {40:105592,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1136438 	662179 	155699 	14640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25041 	1078 	214 	507075 	29132 	28447 	11935 	3094 	832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220141 	255080 	243164 	308221 	728850 	213195 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1330 	427 	49 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5831      7281      6238      5919      4812      6955      5095      6210      4396      7464      5773      6946      5158      7831      5809
dram[1]:       5990      5463      6245      6370      5508      5368      6144      5878      4858      4802      5517      5712      5001      4765      5610      5607
dram[2]:       5556      7437      5876      7687      4578      5834      4808      7057      4296      5999      5020      7651      4555      6719      5362      7814
dram[3]:       6063      5530      6385      6070      5501      5044      6175      6033      4943      4751      5693      5486      4760      4771      5573      5422
dram[4]:       8391      5856      7844      6475      6176      4841      6875      5249      6187      4428      7305      6013      7171      5008      8052      6056
dram[5]:       6028      6151      6201      6859      5337      5762      5828      6425      4973      5025      5391      5973      5099      5009      5660      6033
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1164      1418      1176      1406       993      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1037      1355      1033      1460      1043      1520      1039      1519       977      1514      1059       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1031      1023      1013      1378      1031      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2242620 n_nop=2189282 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04434
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2220781i bk1: 2760a 2218437i bk2: 1822a 2225143i bk3: 2288a 2222736i bk4: 2184a 2220306i bk5: 2796a 2216467i bk6: 1990a 2224057i bk7: 2616a 2221085i bk8: 2250a 2219307i bk9: 3072a 2215171i bk10: 1674a 2225920i bk11: 2224a 2222015i bk12: 1612a 2227770i bk13: 2212a 2223215i bk14: 1392a 2230465i bk15: 1944a 2226335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044342 
total_CMD = 2242620 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2065106 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2242620 
n_nop = 2189282 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001642 
CoL_Bus_Util = 0.022171 
Either_Row_CoL_Bus_Util = 0.023784 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001219 
queue_avg = 0.540473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.540473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2242620 n_nop=2183710 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04976
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2218021i bk1: 2840a 2216809i bk2: 2136a 2221722i bk3: 2296a 2221815i bk4: 2600a 2214617i bk5: 2872a 2214064i bk6: 2510a 2219613i bk7: 2592a 2218711i bk8: 2956a 2213262i bk9: 3128a 2213096i bk10: 2186a 2221265i bk11: 2232a 2221909i bk12: 1968a 2222158i bk13: 2264a 2220256i bk14: 1812a 2226402i bk15: 1952a 2225805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.049758 
total_CMD = 2242620 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2052769 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2242620 
n_nop = 2183710 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001415 
CoL_Bus_Util = 0.024879 
Either_Row_CoL_Bus_Util = 0.026268 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000985 
queue_avg = 0.661713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.661713
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2242620 n_nop=2189254 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04436
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2219074i bk1: 2148a 2221187i bk2: 2308a 2222655i bk3: 1796a 2224487i bk4: 2808a 2217393i bk5: 2174a 2221397i bk6: 2640a 2220287i bk7: 1958a 2223510i bk8: 3078a 2215486i bk9: 2242a 2220078i bk10: 2308a 2222624i bk11: 1592a 2226116i bk12: 2220a 2222145i bk13: 1608a 2227225i bk14: 1972a 2226914i bk15: 1354a 2230379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.044360 
total_CMD = 2242620 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2065227 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2242620 
n_nop = 2189254 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001647 
CoL_Bus_Util = 0.022180 
Either_Row_CoL_Bus_Util = 0.023796 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001293 
queue_avg = 0.527113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.527113
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2242620 n_nop=2183646 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04981
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2216191i bk1: 2522a 2218621i bk2: 2320a 2221873i bk3: 2112a 2222633i bk4: 2872a 2214213i bk5: 2610a 2216719i bk6: 2624a 2219730i bk7: 2482a 2219655i bk8: 3128a 2213820i bk9: 2962a 2212279i bk10: 2320a 2221478i bk11: 2098a 2220645i bk12: 2264a 2221131i bk13: 1984a 2221885i bk14: 1984a 2225667i bk15: 1780a 2225700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.049813 
total_CMD = 2242620 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2052445 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2242620 
n_nop = 2183646 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001412 
CoL_Bus_Util = 0.024907 
Either_Row_CoL_Bus_Util = 0.026297 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000814 
queue_avg = 0.656350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.65635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2242620 n_nop=2189617 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04413
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2220635i bk1: 2726a 2218241i bk2: 1816a 2224840i bk3: 2284a 2222655i bk4: 2144a 2221719i bk5: 2800a 2216530i bk6: 1976a 2224404i bk7: 2616a 2220695i bk8: 2212a 2219875i bk9: 3074a 2215835i bk10: 1652a 2226608i bk11: 2220a 2222142i bk12: 1600a 2226853i bk13: 2212a 2222723i bk14: 1388a 2230910i bk15: 1940a 2226971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.044125 
total_CMD = 2242620 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2067266 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2242620 
n_nop = 2189617 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001602 
CoL_Bus_Util = 0.022063 
Either_Row_CoL_Bus_Util = 0.023634 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001264 
queue_avg = 0.533786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.533786
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2242620 n_nop=2184222 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04938
n_activity=211332 dram_eff=0.524
bk0: 2502a 2218980i bk1: 2728a 2218023i bk2: 2132a 2222806i bk3: 2296a 2221700i bk4: 2590a 2216497i bk5: 2848a 2214840i bk6: 2514a 2219775i bk7: 2592a 2218705i bk8: 2930a 2213672i bk9: 3104a 2213193i bk10: 2110a 2221347i bk11: 2232a 2220546i bk12: 1972a 2221774i bk13: 2240a 2220637i bk14: 1796a 2226040i bk15: 1952a 2226879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.049376 
total_CMD = 2242620 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2055958 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2242620 
n_nop = 2184222 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001374 
CoL_Bus_Util = 0.024688 
Either_Row_CoL_Bus_Util = 0.026040 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000856 
queue_avg = 0.663399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.663399

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156778, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 179966, Miss = 19928, Miss_rate = 0.111, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 168420, Miss = 19012, Miss_rate = 0.113, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 188546, Miss = 20176, Miss_rate = 0.107, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 178024, Miss = 20120, Miss_rate = 0.113, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 157284, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 186534, Miss = 20352, Miss_rate = 0.109, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 170378, Miss = 18898, Miss_rate = 0.111, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 154864, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 178670, Miss = 19880, Miss_rate = 0.111, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 169200, Miss = 18896, Miss_rate = 0.112, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 185884, Miss = 19992, Miss_rate = 0.108, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2074548
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1083
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1308471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94002
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1616112
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 352814
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105592
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2074548
icnt_total_pkts_simt_to_mem=783255
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 77.9294
	minimum = 5
	maximum = 1013
Network latency average = 72.1108
	minimum = 5
	maximum = 1013
Slowest packet = 2661140
Flit latency average = 69.0233
	minimum = 5
	maximum = 1013
Slowest flit = 2835947
Fragmentation average = 0.0269325
	minimum = 0
	maximum = 224
Injected packet rate average = 0.135311
	minimum = 0 (at node 15)
	maximum = 0.423306 (at node 22)
Accepted packet rate average = 0.135311
	minimum = 0 (at node 15)
	maximum = 0.300832 (at node 6)
Injected flit rate average = 0.144119
	minimum = 0 (at node 15)
	maximum = 0.423306 (at node 22)
Accepted flit rate average= 0.144119
	minimum = 0 (at node 15)
	maximum = 0.300832 (at node 6)
Injected packet length average = 1.06509
Accepted packet length average = 1.06509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9714 (66 samples)
	minimum = 5 (66 samples)
	maximum = 245.242 (66 samples)
Network latency average = 21.5592 (66 samples)
	minimum = 5 (66 samples)
	maximum = 242.652 (66 samples)
Flit latency average = 20.6547 (66 samples)
	minimum = 5 (66 samples)
	maximum = 242.136 (66 samples)
Fragmentation average = 0.00166634 (66 samples)
	minimum = 0 (66 samples)
	maximum = 54.4394 (66 samples)
Injected packet rate average = 0.0714456 (66 samples)
	minimum = 0.0240033 (66 samples)
	maximum = 0.19823 (66 samples)
Accepted packet rate average = 0.0714456 (66 samples)
	minimum = 0.0239393 (66 samples)
	maximum = 0.112366 (66 samples)
Injected flit rate average = 0.0761114 (66 samples)
	minimum = 0.0311611 (66 samples)
	maximum = 0.19841 (66 samples)
Accepted flit rate average = 0.0761114 (66 samples)
	minimum = 0.0320209 (66 samples)
	maximum = 0.112366 (66 samples)
Injected packet size average = 1.06531 (66 samples)
Accepted packet size average = 1.06531 (66 samples)
Hops average = 1 (66 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 6 sec (546 sec)
gpgpu_simulation_rate = 458812 (inst/sec)
gpgpu_simulation_rate = 3111 (cycle/sec)
gpgpu_silicon_slowdown = 225008x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 67 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 67: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 67 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1725452
gpu_tot_sim_insn = 250531768
gpu_tot_ipc =     145.1978
gpu_tot_issued_cta = 10605
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.5877% 
max_total_param_size = 0
gpu_stall_dramfull = 196136
gpu_stall_icnt2sh    = 361486
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3517
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7615
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      26.9338 GB/Sec
gpu_total_sim_rate=457174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4122822
	L1I_total_cache_misses = 71909
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37975
L1D_cache:
	L1D_cache_core[0]: Access = 45326, Miss = 27535, Miss_rate = 0.607, Pending_hits = 3032, Reservation_fails = 23098
	L1D_cache_core[1]: Access = 45310, Miss = 27500, Miss_rate = 0.607, Pending_hits = 2780, Reservation_fails = 22446
	L1D_cache_core[2]: Access = 45583, Miss = 27448, Miss_rate = 0.602, Pending_hits = 2710, Reservation_fails = 22422
	L1D_cache_core[3]: Access = 46366, Miss = 28090, Miss_rate = 0.606, Pending_hits = 2909, Reservation_fails = 19787
	L1D_cache_core[4]: Access = 46116, Miss = 27777, Miss_rate = 0.602, Pending_hits = 3012, Reservation_fails = 17229
	L1D_cache_core[5]: Access = 45989, Miss = 28278, Miss_rate = 0.615, Pending_hits = 2782, Reservation_fails = 20263
	L1D_cache_core[6]: Access = 45605, Miss = 27254, Miss_rate = 0.598, Pending_hits = 2893, Reservation_fails = 18767
	L1D_cache_core[7]: Access = 45362, Miss = 27190, Miss_rate = 0.599, Pending_hits = 3437, Reservation_fails = 20670
	L1D_cache_core[8]: Access = 46016, Miss = 28131, Miss_rate = 0.611, Pending_hits = 3007, Reservation_fails = 19974
	L1D_cache_core[9]: Access = 45361, Miss = 27459, Miss_rate = 0.605, Pending_hits = 2975, Reservation_fails = 19854
	L1D_cache_core[10]: Access = 45551, Miss = 27151, Miss_rate = 0.596, Pending_hits = 2934, Reservation_fails = 21571
	L1D_cache_core[11]: Access = 45647, Miss = 27404, Miss_rate = 0.600, Pending_hits = 2931, Reservation_fails = 21029
	L1D_cache_core[12]: Access = 45088, Miss = 27426, Miss_rate = 0.608, Pending_hits = 3065, Reservation_fails = 22445
	L1D_cache_core[13]: Access = 45552, Miss = 27675, Miss_rate = 0.608, Pending_hits = 3081, Reservation_fails = 18681
	L1D_cache_core[14]: Access = 45854, Miss = 27982, Miss_rate = 0.610, Pending_hits = 2821, Reservation_fails = 18224
	L1D_total_cache_accesses = 684726
	L1D_total_cache_misses = 414300
	L1D_total_cache_miss_rate = 0.6051
	L1D_total_cache_pending_hits = 44369
	L1D_total_cache_reservation_fails = 306460
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 247341
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 404044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 306353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247251
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4050913
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71909
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37975
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176422
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4122822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 225972
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 80245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37975
ctas_completed 10605, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42687, 26472, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 260774304
gpgpu_n_tot_w_icount = 8149197
gpgpu_n_stall_shd_mem = 468999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 404044
gpgpu_n_mem_write_global = 176422
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132864
gpgpu_n_store_insn = 2822752
gpgpu_n_shmem_insn = 91160200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32191
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1640156	W0_Idle:12951011	W0_Scoreboard:10108872	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:538882	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4217655	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3232352 {8:404044,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12702384 {72:176422,}
traffic_breakdown_coretomem[INST_ACC_R] = 211280 {8:26410,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64647040 {40:1616176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822752 {8:352844,}
traffic_breakdown_memtocore[INST_ACC_R] = 4225600 {40:105640,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1136532 	662179 	155699 	14640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25053 	1078 	214 	507106 	29132 	28447 	11935 	3094 	832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220235 	255080 	243164 	308221 	728850 	213195 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1340 	427 	49 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5831      7281      6238      5919      4812      6955      5095      6210      4396      7464      5773      6946      5158      7831      5809
dram[1]:       5990      5463      6245      6370      5508      5368      6144      5878      4858      4802      5517      5712      5003      4765      5613      5607
dram[2]:       5556      7437      5876      7687      4578      5834      4808      7057      4296      5999      5020      7651      4555      6719      5362      7814
dram[3]:       6063      5530      6385      6070      5501      5044      6175      6033      4943      4751      5693      5486      4760      4774      5573      5424
dram[4]:       8391      5856      7844      6475      6176      4841      6875      5249      6187      4428      7305      6013      7171      5008      8052      6056
dram[5]:       6028      6151      6201      6859      5337      5762      5828      6425      4973      5025      5391      5973      5101      5009      5663      6033
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1164      1418      1176      1406       993      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1037      1355      1033      1460      1043      1520      1039      1519       977      1514      1059       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1031      1023      1013      1378      1031      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2277540 n_nop=2224202 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04366
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2255701i bk1: 2760a 2253357i bk2: 1822a 2260063i bk3: 2288a 2257656i bk4: 2184a 2255226i bk5: 2796a 2251387i bk6: 1990a 2258977i bk7: 2616a 2256005i bk8: 2250a 2254227i bk9: 3072a 2250091i bk10: 1674a 2260840i bk11: 2224a 2256935i bk12: 1612a 2262690i bk13: 2212a 2258135i bk14: 1392a 2265385i bk15: 1944a 2261255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043662 
total_CMD = 2277540 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2100026 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2277540 
n_nop = 2224202 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001617 
CoL_Bus_Util = 0.021831 
Either_Row_CoL_Bus_Util = 0.023419 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001219 
queue_avg = 0.532186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.532186
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2277540 n_nop=2218630 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04899
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2252941i bk1: 2840a 2251729i bk2: 2136a 2256642i bk3: 2296a 2256735i bk4: 2600a 2249537i bk5: 2872a 2248984i bk6: 2510a 2254533i bk7: 2592a 2253631i bk8: 2956a 2248182i bk9: 3128a 2248016i bk10: 2186a 2256185i bk11: 2232a 2256829i bk12: 1968a 2257078i bk13: 2264a 2255176i bk14: 1812a 2261322i bk15: 1952a 2260725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.048995 
total_CMD = 2277540 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2087689 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2277540 
n_nop = 2218630 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001394 
CoL_Bus_Util = 0.024497 
Either_Row_CoL_Bus_Util = 0.025866 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000985 
queue_avg = 0.651567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.651567
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2277540 n_nop=2224174 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04368
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2253994i bk1: 2148a 2256107i bk2: 2308a 2257575i bk3: 1796a 2259407i bk4: 2808a 2252313i bk5: 2174a 2256317i bk6: 2640a 2255207i bk7: 1958a 2258430i bk8: 3078a 2250406i bk9: 2242a 2254998i bk10: 2308a 2257544i bk11: 1592a 2261036i bk12: 2220a 2257065i bk13: 1608a 2262145i bk14: 1972a 2261834i bk15: 1354a 2265299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.043680 
total_CMD = 2277540 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2100147 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2277540 
n_nop = 2224174 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001622 
CoL_Bus_Util = 0.021840 
Either_Row_CoL_Bus_Util = 0.023431 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001293 
queue_avg = 0.519032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.519032
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2277540 n_nop=2218566 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04905
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2251111i bk1: 2522a 2253541i bk2: 2320a 2256793i bk3: 2112a 2257553i bk4: 2872a 2249133i bk5: 2610a 2251639i bk6: 2624a 2254650i bk7: 2482a 2254575i bk8: 3128a 2248740i bk9: 2962a 2247199i bk10: 2320a 2256398i bk11: 2098a 2255565i bk12: 2264a 2256051i bk13: 1984a 2256805i bk14: 1984a 2260587i bk15: 1780a 2260620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.049049 
total_CMD = 2277540 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2087365 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2277540 
n_nop = 2218566 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001390 
CoL_Bus_Util = 0.024525 
Either_Row_CoL_Bus_Util = 0.025894 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000814 
queue_avg = 0.646287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.646287
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2277540 n_nop=2224537 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04345
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2255555i bk1: 2726a 2253161i bk2: 1816a 2259760i bk3: 2284a 2257575i bk4: 2144a 2256639i bk5: 2800a 2251450i bk6: 1976a 2259324i bk7: 2616a 2255615i bk8: 2212a 2254795i bk9: 3074a 2250755i bk10: 1652a 2261528i bk11: 2220a 2257062i bk12: 1600a 2261773i bk13: 2212a 2257643i bk14: 1388a 2265830i bk15: 1940a 2261891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.043449 
total_CMD = 2277540 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2102186 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2277540 
n_nop = 2224537 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001577 
CoL_Bus_Util = 0.021724 
Either_Row_CoL_Bus_Util = 0.023272 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001264 
queue_avg = 0.525602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.525602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2277540 n_nop=2219142 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04862
n_activity=211332 dram_eff=0.524
bk0: 2502a 2253900i bk1: 2728a 2252943i bk2: 2132a 2257726i bk3: 2296a 2256620i bk4: 2590a 2251417i bk5: 2848a 2249760i bk6: 2514a 2254695i bk7: 2592a 2253625i bk8: 2930a 2248592i bk9: 3104a 2248113i bk10: 2110a 2256267i bk11: 2232a 2255466i bk12: 1972a 2256694i bk13: 2240a 2255557i bk14: 1796a 2260960i bk15: 1952a 2261799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.048619 
total_CMD = 2277540 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2090878 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2277540 
n_nop = 2219142 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001353 
CoL_Bus_Util = 0.024310 
Either_Row_CoL_Bus_Util = 0.025641 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000856 
queue_avg = 0.653228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.653228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156786, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 179966, Miss = 19928, Miss_rate = 0.111, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 168462, Miss = 19012, Miss_rate = 0.113, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 188546, Miss = 20176, Miss_rate = 0.107, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 178032, Miss = 20120, Miss_rate = 0.113, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 157284, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 186542, Miss = 20352, Miss_rate = 0.109, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 170408, Miss = 18898, Miss_rate = 0.111, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 154872, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 178670, Miss = 19880, Miss_rate = 0.111, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 169238, Miss = 18896, Miss_rate = 0.112, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 185884, Miss = 19992, Miss_rate = 0.108, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2074690
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1083
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1308535
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94050
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1616176
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 352844
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105640
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2074690
icnt_total_pkts_simt_to_mem=783313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2681532
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2857803
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 10)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 10)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7077 (67 samples)
	minimum = 5 (67 samples)
	maximum = 241.761 (67 samples)
Network latency average = 21.3132 (67 samples)
	minimum = 5 (67 samples)
	maximum = 239.119 (67 samples)
Flit latency average = 20.4211 (67 samples)
	minimum = 5 (67 samples)
	maximum = 238.597 (67 samples)
Fragmentation average = 0.00164147 (67 samples)
	minimum = 0 (67 samples)
	maximum = 53.6269 (67 samples)
Injected packet rate average = 0.0703832 (67 samples)
	minimum = 0.0236451 (67 samples)
	maximum = 0.195295 (67 samples)
Accepted packet rate average = 0.0703832 (67 samples)
	minimum = 0.023582 (67 samples)
	maximum = 0.110769 (67 samples)
Injected flit rate average = 0.0749796 (67 samples)
	minimum = 0.030696 (67 samples)
	maximum = 0.195482 (67 samples)
Accepted flit rate average = 0.0749796 (67 samples)
	minimum = 0.031543 (67 samples)
	maximum = 0.110769 (67 samples)
Injected packet size average = 1.06531 (67 samples)
Accepted packet size average = 1.06531 (67 samples)
Hops average = 1 (67 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 8 sec (548 sec)
gpgpu_simulation_rate = 457174 (inst/sec)
gpgpu_simulation_rate = 3148 (cycle/sec)
gpgpu_silicon_slowdown = 222363x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 68 '_Z13lud_perimeterPfii'
Destroy streams for kernel 68: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 68 
gpu_sim_cycle = 25536
gpu_sim_insn = 177120
gpu_ipc =       6.9361
gpu_tot_sim_cycle = 1750988
gpu_tot_sim_insn = 250708888
gpu_tot_ipc =     143.1814
gpu_tot_issued_cta = 10614
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1844% 
max_total_param_size = 0
gpu_stall_dramfull = 196136
gpu_stall_icnt2sh    = 361486
partiton_level_parallism =       0.0547
partiton_level_parallism_total  =       0.3474
partiton_level_parallism_util =       1.0123
partiton_level_parallism_util_total  =       1.7585
L2_BW  =       4.4123 GB/Sec
L2_BW_total  =      26.6054 GB/Sec
gpu_total_sim_rate=455834

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128312
	L1I_total_cache_misses = 72611
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37975
L1D_cache:
	L1D_cache_core[0]: Access = 45405, Miss = 27583, Miss_rate = 0.607, Pending_hits = 3032, Reservation_fails = 23098
	L1D_cache_core[1]: Access = 45389, Miss = 27548, Miss_rate = 0.607, Pending_hits = 2780, Reservation_fails = 22446
	L1D_cache_core[2]: Access = 45662, Miss = 27496, Miss_rate = 0.602, Pending_hits = 2710, Reservation_fails = 22422
	L1D_cache_core[3]: Access = 46445, Miss = 28138, Miss_rate = 0.606, Pending_hits = 2909, Reservation_fails = 19787
	L1D_cache_core[4]: Access = 46195, Miss = 27825, Miss_rate = 0.602, Pending_hits = 3012, Reservation_fails = 17229
	L1D_cache_core[5]: Access = 45989, Miss = 28278, Miss_rate = 0.615, Pending_hits = 2782, Reservation_fails = 20263
	L1D_cache_core[6]: Access = 45605, Miss = 27254, Miss_rate = 0.598, Pending_hits = 2893, Reservation_fails = 18767
	L1D_cache_core[7]: Access = 45362, Miss = 27190, Miss_rate = 0.599, Pending_hits = 3437, Reservation_fails = 20670
	L1D_cache_core[8]: Access = 46016, Miss = 28131, Miss_rate = 0.611, Pending_hits = 3007, Reservation_fails = 19974
	L1D_cache_core[9]: Access = 45361, Miss = 27459, Miss_rate = 0.605, Pending_hits = 2975, Reservation_fails = 19854
	L1D_cache_core[10]: Access = 45551, Miss = 27151, Miss_rate = 0.596, Pending_hits = 2934, Reservation_fails = 21571
	L1D_cache_core[11]: Access = 45726, Miss = 27436, Miss_rate = 0.600, Pending_hits = 2931, Reservation_fails = 21029
	L1D_cache_core[12]: Access = 45167, Miss = 27474, Miss_rate = 0.608, Pending_hits = 3065, Reservation_fails = 22445
	L1D_cache_core[13]: Access = 45631, Miss = 27723, Miss_rate = 0.608, Pending_hits = 3081, Reservation_fails = 18681
	L1D_cache_core[14]: Access = 45933, Miss = 28030, Miss_rate = 0.610, Pending_hits = 2821, Reservation_fails = 18224
	L1D_total_cache_accesses = 685437
	L1D_total_cache_misses = 414716
	L1D_total_cache_miss_rate = 0.6050
	L1D_total_cache_pending_hits = 44369
	L1D_total_cache_reservation_fails = 306460
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247422
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 404460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 306353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247332
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4055701
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 72611
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37975
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176701
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 225972
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 80245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37975
ctas_completed 10614, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
43893, 26472, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 261121632
gpgpu_n_tot_w_icount = 8160051
gpgpu_n_stall_shd_mem = 471015
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 404460
gpgpu_n_mem_write_global = 176701
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8139776
gpgpu_n_store_insn = 2827216
gpgpu_n_shmem_insn = 91217512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7871136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32191
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1640615	W0_Idle:13283509	W0_Scoreboard:10220267	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549884
single_issue_nums: WS0:4228509	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3235680 {8:404460,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12722472 {72:176701,}
traffic_breakdown_coretomem[INST_ACC_R] = 216896 {8:27112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64713600 {40:1617840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2827216 {8:353402,}
traffic_breakdown_memtocore[INST_ACC_R] = 4337920 {40:108448,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 276 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1138754 	662179 	155699 	14640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25747 	1086 	214 	507801 	29132 	28447 	11935 	3094 	832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	222457 	255080 	243164 	308221 	728850 	213195 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1371 	427 	49 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5831      7281      6238      5919      4812      6955      5095      6210      4396      7464      5773      6946      5165      7831      5820
dram[1]:       5996      5463      6252      6370      5514      5368      6150      5878      4863      4802      5520      5712      5020      4772      5637      5618
dram[2]:       5556      7437      5876      7687      4578      5834      4808      7057      4296      5999      5020      7651      4564      6719      5373      7814
dram[3]:       6063      5536      6385      6077      5501      5049      6175      6038      4943      4756      5693      5488      4768      4791      5584      5443
dram[4]:       8391      5856      7844      6475      6176      4841      6875      5249      6187      4428      7305      6013      7171      5017      8052      6064
dram[5]:       6034      6151      6207      6859      5343      5762      5834      6425      4978      5025      5394      5973      5112      5018      5688      6040
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1164      1418      1176      1406       993      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1037      1355      1033      1460      1043      1520      1039      1519       977      1514      1059       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1031      1023      1013      1378      1031      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311247 n_nop=2257909 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04303
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2289408i bk1: 2760a 2287064i bk2: 1822a 2293770i bk3: 2288a 2291363i bk4: 2184a 2288933i bk5: 2796a 2285094i bk6: 1990a 2292684i bk7: 2616a 2289712i bk8: 2250a 2287934i bk9: 3072a 2283798i bk10: 1674a 2294547i bk11: 2224a 2290642i bk12: 1612a 2296397i bk13: 2212a 2291842i bk14: 1392a 2299092i bk15: 1944a 2294962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043025 
total_CMD = 2311247 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2133733 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2311247 
n_nop = 2257909 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001593 
CoL_Bus_Util = 0.021513 
Either_Row_CoL_Bus_Util = 0.023078 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001219 
queue_avg = 0.524425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.524425
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311247 n_nop=2252337 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04828
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2286648i bk1: 2840a 2285436i bk2: 2136a 2290349i bk3: 2296a 2290442i bk4: 2600a 2283244i bk5: 2872a 2282691i bk6: 2510a 2288240i bk7: 2592a 2287338i bk8: 2956a 2281889i bk9: 3128a 2281723i bk10: 2186a 2289892i bk11: 2232a 2290536i bk12: 1968a 2290785i bk13: 2264a 2288883i bk14: 1812a 2295029i bk15: 1952a 2294432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.048280 
total_CMD = 2311247 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2121396 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2311247 
n_nop = 2252337 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001373 
CoL_Bus_Util = 0.024140 
Either_Row_CoL_Bus_Util = 0.025488 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000985 
queue_avg = 0.642065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.642065
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311247 n_nop=2257881 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04304
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2287701i bk1: 2148a 2289814i bk2: 2308a 2291282i bk3: 1796a 2293114i bk4: 2808a 2286020i bk5: 2174a 2290024i bk6: 2640a 2288914i bk7: 1958a 2292137i bk8: 3078a 2284113i bk9: 2242a 2288705i bk10: 2308a 2291251i bk11: 1592a 2294743i bk12: 2220a 2290772i bk13: 1608a 2295852i bk14: 1972a 2295541i bk15: 1354a 2299006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.043043 
total_CMD = 2311247 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2133854 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2311247 
n_nop = 2257881 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001598 
CoL_Bus_Util = 0.021521 
Either_Row_CoL_Bus_Util = 0.023090 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001293 
queue_avg = 0.511462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.511462
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311247 n_nop=2252273 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04833
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2284818i bk1: 2522a 2287248i bk2: 2320a 2290500i bk3: 2112a 2291260i bk4: 2872a 2282840i bk5: 2610a 2285346i bk6: 2624a 2288357i bk7: 2482a 2288282i bk8: 3128a 2282447i bk9: 2962a 2280906i bk10: 2320a 2290105i bk11: 2098a 2289272i bk12: 2264a 2289758i bk13: 1984a 2290512i bk14: 1984a 2294294i bk15: 1780a 2294327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.048334 
total_CMD = 2311247 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2121072 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2311247 
n_nop = 2252273 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001370 
CoL_Bus_Util = 0.024167 
Either_Row_CoL_Bus_Util = 0.025516 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000814 
queue_avg = 0.636861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.636861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311247 n_nop=2258244 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04281
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2289262i bk1: 2726a 2286868i bk2: 1816a 2293467i bk3: 2284a 2291282i bk4: 2144a 2290346i bk5: 2800a 2285157i bk6: 1976a 2293031i bk7: 2616a 2289322i bk8: 2212a 2288502i bk9: 3074a 2284462i bk10: 1652a 2295235i bk11: 2220a 2290769i bk12: 1600a 2295480i bk13: 2212a 2291350i bk14: 1388a 2299537i bk15: 1940a 2295598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.042815 
total_CMD = 2311247 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2135893 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2311247 
n_nop = 2258244 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001554 
CoL_Bus_Util = 0.021407 
Either_Row_CoL_Bus_Util = 0.022933 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001264 
queue_avg = 0.517936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.517936
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311247 n_nop=2252849 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04791
n_activity=211332 dram_eff=0.524
bk0: 2502a 2287607i bk1: 2728a 2286650i bk2: 2132a 2291433i bk3: 2296a 2290327i bk4: 2590a 2285124i bk5: 2848a 2283467i bk6: 2514a 2288402i bk7: 2592a 2287332i bk8: 2930a 2282299i bk9: 3104a 2281820i bk10: 2110a 2289974i bk11: 2232a 2289173i bk12: 1972a 2290401i bk13: 2240a 2289264i bk14: 1796a 2294667i bk15: 1952a 2295506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.047910 
total_CMD = 2311247 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2124585 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2311247 
n_nop = 2252849 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.023955 
Either_Row_CoL_Bus_Util = 0.025267 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000856 
queue_avg = 0.643701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.643701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157038, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 180374, Miss = 19928, Miss_rate = 0.110, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 169192, Miss = 19012, Miss_rate = 0.112, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 188954, Miss = 20176, Miss_rate = 0.107, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 178384, Miss = 20120, Miss_rate = 0.113, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 157500, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 186894, Miss = 20352, Miss_rate = 0.109, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 171102, Miss = 18898, Miss_rate = 0.110, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155088, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 179006, Miss = 19880, Miss_rate = 0.111, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 169968, Miss = 18896, Miss_rate = 0.111, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 186220, Miss = 19992, Miss_rate = 0.107, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2079720
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1080
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1310199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 96858
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1617840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 353402
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108448
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2079720
icnt_total_pkts_simt_to_mem=784989
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04901
	minimum = 5
	maximum = 13
Network latency average = 5.04901
	minimum = 5
	maximum = 13
Slowest packet = 2681585
Flit latency average = 5.00537
	minimum = 5
	maximum = 13
Slowest flit = 2858007
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00932163
	minimum = 0 (at node 5)
	maximum = 0.0285871 (at node 17)
Accepted packet rate average = 0.00932163
	minimum = 0 (at node 5)
	maximum = 0.0221648 (at node 0)
Injected flit rate average = 0.00972628
	minimum = 0 (at node 5)
	maximum = 0.0285871 (at node 17)
Accepted flit rate average= 0.00972628
	minimum = 0 (at node 5)
	maximum = 0.0221648 (at node 0)
Injected packet length average = 1.04341
Accepted packet length average = 1.04341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.448 (68 samples)
	minimum = 5 (68 samples)
	maximum = 238.397 (68 samples)
Network latency average = 21.0741 (68 samples)
	minimum = 5 (68 samples)
	maximum = 235.794 (68 samples)
Flit latency average = 20.1944 (68 samples)
	minimum = 5 (68 samples)
	maximum = 235.279 (68 samples)
Fragmentation average = 0.00161733 (68 samples)
	minimum = 0 (68 samples)
	maximum = 52.8382 (68 samples)
Injected packet rate average = 0.0694852 (68 samples)
	minimum = 0.0232973 (68 samples)
	maximum = 0.192844 (68 samples)
Accepted packet rate average = 0.0694852 (68 samples)
	minimum = 0.0232352 (68 samples)
	maximum = 0.109466 (68 samples)
Injected flit rate average = 0.07402 (68 samples)
	minimum = 0.0302446 (68 samples)
	maximum = 0.193027 (68 samples)
Accepted flit rate average = 0.07402 (68 samples)
	minimum = 0.0310791 (68 samples)
	maximum = 0.109466 (68 samples)
Injected packet size average = 1.06526 (68 samples)
Accepted packet size average = 1.06526 (68 samples)
Hops average = 1 (68 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 10 sec (550 sec)
gpgpu_simulation_rate = 455834 (inst/sec)
gpgpu_simulation_rate = 3183 (cycle/sec)
gpgpu_silicon_slowdown = 219918x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 69 '_Z12lud_internalPfii'
Destroy streams for kernel 69: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 69 
gpu_sim_cycle = 5470
gpu_sim_insn = 1928448
gpu_ipc =     352.5499
gpu_tot_sim_cycle = 1756458
gpu_tot_sim_insn = 252637336
gpu_tot_ipc =     143.8334
gpu_tot_issued_cta = 10695
gpu_occupancy = 72.4188% 
gpu_tot_occupancy = 31.3791% 
max_total_param_size = 0
gpu_stall_dramfull = 200492
gpu_stall_icnt2sh    = 366914
partiton_level_parallism =       0.8965
partiton_level_parallism_total  =       0.3491
partiton_level_parallism_util =       1.6646
partiton_level_parallism_util_total  =       1.7577
L2_BW  =      69.7144 GB/Sec
L2_BW_total  =      26.7396 GB/Sec
gpu_total_sim_rate=456024

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4158768
	L1I_total_cache_misses = 73814
	L1I_total_cache_miss_rate = 0.0177
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 45725, Miss = 27815, Miss_rate = 0.608, Pending_hits = 3032, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 45709, Miss = 27783, Miss_rate = 0.608, Pending_hits = 2780, Reservation_fails = 23580
	L1D_cache_core[2]: Access = 45982, Miss = 27672, Miss_rate = 0.602, Pending_hits = 2739, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 46765, Miss = 28377, Miss_rate = 0.607, Pending_hits = 2909, Reservation_fails = 21032
	L1D_cache_core[4]: Access = 46515, Miss = 28063, Miss_rate = 0.603, Pending_hits = 3012, Reservation_fails = 18571
	L1D_cache_core[5]: Access = 46373, Miss = 28529, Miss_rate = 0.615, Pending_hits = 2782, Reservation_fails = 20319
	L1D_cache_core[6]: Access = 46053, Miss = 27578, Miss_rate = 0.599, Pending_hits = 2896, Reservation_fails = 19431
	L1D_cache_core[7]: Access = 45810, Miss = 27521, Miss_rate = 0.601, Pending_hits = 3438, Reservation_fails = 21429
	L1D_cache_core[8]: Access = 46400, Miss = 28356, Miss_rate = 0.611, Pending_hits = 3013, Reservation_fails = 19991
	L1D_cache_core[9]: Access = 45681, Miss = 27699, Miss_rate = 0.606, Pending_hits = 2975, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 45871, Miss = 27390, Miss_rate = 0.597, Pending_hits = 2934, Reservation_fails = 23473
	L1D_cache_core[11]: Access = 46046, Miss = 27628, Miss_rate = 0.600, Pending_hits = 2963, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 45487, Miss = 27712, Miss_rate = 0.609, Pending_hits = 3065, Reservation_fails = 23942
	L1D_cache_core[13]: Access = 45951, Miss = 27958, Miss_rate = 0.608, Pending_hits = 3081, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 46253, Miss = 28206, Miss_rate = 0.610, Pending_hits = 2853, Reservation_fails = 18458
	L1D_total_cache_accesses = 690621
	L1D_total_cache_misses = 418287
	L1D_total_cache_miss_rate = 0.6057
	L1D_total_cache_pending_hits = 44472
	L1D_total_cache_reservation_fails = 320184
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249366
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 408019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 320077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249276
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4084954
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 73814
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512624
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 177997
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4158768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 233344
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86597
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10695, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
43986, 26565, 13299, 13299, 13299, 13299, 13299, 13299, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 263050080
gpgpu_n_tot_w_icount = 8220315
gpgpu_n_stall_shd_mem = 478109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 408019
gpgpu_n_mem_write_global = 177997
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8201984
gpgpu_n_store_insn = 2847952
gpgpu_n_shmem_insn = 91922536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1662292	W0_Idle:13298705	W0_Scoreboard:10281138	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4258641	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3264152 {8:408019,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12815784 {72:177997,}
traffic_breakdown_coretomem[INST_ACC_R] = 217288 {8:27161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65283040 {40:1632076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2847952 {8:355994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4345760 {40:108644,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1144301 	670594 	158565 	14640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25777 	1095 	215 	511011 	29476 	28821 	12417 	3532 	848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	223113 	256199 	243871 	309500 	739900 	215212 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1374 	434 	50 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5888      7281      6299      5919      4866      6955      5154      6210      4451      7464      5804      6946      5240      7831      5976
dram[1]:       6161      5503      6432      6419      5658      5420      6315      5927      4983      4852      5559      5739      5032      4834      5763      5786
dram[2]:       5613      7437      5935      7687      4628      5834      4865      7057      4349      5999      5048      7651      4681      6719      5536      7814
dram[3]:       6097      5693      6424      6258      5540      5199      6212      6201      4979      4874      5712      5514      4886      4802      5763      5599
dram[4]:       8391      5911      7844      6532      6176      4890      6875      5310      6187      4479      7305      6031      7171      5118      8052      6174
dram[5]:       6177      6193      6372      6905      5495      5814      5965      6470      5069      5072      5419      5991      5120      5125      5809      6183
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1164      1418      1176      1406       993      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1037      1355      1033      1460      1043      1520      1039      1519       977      1514      1059       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1031      1023      1013      1378      1031      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318467 n_nop=2265129 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04289
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2296628i bk1: 2760a 2294284i bk2: 1822a 2300990i bk3: 2288a 2298583i bk4: 2184a 2296153i bk5: 2796a 2292314i bk6: 1990a 2299904i bk7: 2616a 2296932i bk8: 2250a 2295154i bk9: 3072a 2291018i bk10: 1674a 2301767i bk11: 2224a 2297862i bk12: 1612a 2303617i bk13: 2212a 2299062i bk14: 1392a 2306312i bk15: 1944a 2302182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042891 
total_CMD = 2318467 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2140953 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2318467 
n_nop = 2265129 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001588 
CoL_Bus_Util = 0.021446 
Either_Row_CoL_Bus_Util = 0.023006 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001219 
queue_avg = 0.522792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.522792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318467 n_nop=2259557 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04813
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2293868i bk1: 2840a 2292656i bk2: 2136a 2297569i bk3: 2296a 2297662i bk4: 2600a 2290464i bk5: 2872a 2289911i bk6: 2510a 2295460i bk7: 2592a 2294558i bk8: 2956a 2289109i bk9: 3128a 2288943i bk10: 2186a 2297112i bk11: 2232a 2297756i bk12: 1968a 2298005i bk13: 2264a 2296103i bk14: 1812a 2302249i bk15: 1952a 2301652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.048130 
total_CMD = 2318467 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2128616 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2318467 
n_nop = 2259557 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001369 
CoL_Bus_Util = 0.024065 
Either_Row_CoL_Bus_Util = 0.025409 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000985 
queue_avg = 0.640065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.640065
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318467 n_nop=2265101 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04291
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2294921i bk1: 2148a 2297034i bk2: 2308a 2298502i bk3: 1796a 2300334i bk4: 2808a 2293240i bk5: 2174a 2297244i bk6: 2640a 2296134i bk7: 1958a 2299357i bk8: 3078a 2291333i bk9: 2242a 2295925i bk10: 2308a 2298471i bk11: 1592a 2301963i bk12: 2220a 2297992i bk13: 1608a 2303072i bk14: 1972a 2302761i bk15: 1354a 2306226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.042909 
total_CMD = 2318467 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2141074 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2318467 
n_nop = 2265101 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001593 
CoL_Bus_Util = 0.021454 
Either_Row_CoL_Bus_Util = 0.023018 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001293 
queue_avg = 0.509869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.509869
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318467 n_nop=2259493 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04818
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2292038i bk1: 2522a 2294468i bk2: 2320a 2297720i bk3: 2112a 2298480i bk4: 2872a 2290060i bk5: 2610a 2292566i bk6: 2624a 2295577i bk7: 2482a 2295502i bk8: 3128a 2289667i bk9: 2962a 2288126i bk10: 2320a 2297325i bk11: 2098a 2296492i bk12: 2264a 2296978i bk13: 1984a 2297732i bk14: 1984a 2301514i bk15: 1780a 2301547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.048184 
total_CMD = 2318467 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2128292 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2318467 
n_nop = 2259493 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001366 
CoL_Bus_Util = 0.024092 
Either_Row_CoL_Bus_Util = 0.025437 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000814 
queue_avg = 0.634878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.634878
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318467 n_nop=2265464 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04268
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2296482i bk1: 2726a 2294088i bk2: 1816a 2300687i bk3: 2284a 2298502i bk4: 2144a 2297566i bk5: 2800a 2292377i bk6: 1976a 2300251i bk7: 2616a 2296542i bk8: 2212a 2295722i bk9: 3074a 2291682i bk10: 1652a 2302455i bk11: 2220a 2297989i bk12: 1600a 2302700i bk13: 2212a 2298570i bk14: 1388a 2306757i bk15: 1940a 2302818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.042682 
total_CMD = 2318467 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2143113 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2318467 
n_nop = 2265464 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001549 
CoL_Bus_Util = 0.021341 
Either_Row_CoL_Bus_Util = 0.022861 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001264 
queue_avg = 0.516324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.516324
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318467 n_nop=2260069 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04776
n_activity=211332 dram_eff=0.524
bk0: 2502a 2294827i bk1: 2728a 2293870i bk2: 2132a 2298653i bk3: 2296a 2297547i bk4: 2590a 2292344i bk5: 2848a 2290687i bk6: 2514a 2295622i bk7: 2592a 2294552i bk8: 2930a 2289519i bk9: 3104a 2289040i bk10: 2110a 2297194i bk11: 2232a 2296393i bk12: 1972a 2297621i bk13: 2240a 2296484i bk14: 1796a 2301887i bk15: 1952a 2302726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.047761 
total_CMD = 2318467 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2131805 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2318467 
n_nop = 2260069 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001329 
CoL_Bus_Util = 0.023880 
Either_Row_CoL_Bus_Util = 0.025188 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000856 
queue_avg = 0.641696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.641696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157038, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 182174, Miss = 19928, Miss_rate = 0.109, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 171112, Miss = 19012, Miss_rate = 0.111, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 190778, Miss = 20176, Miss_rate = 0.106, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 180284, Miss = 20120, Miss_rate = 0.112, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 157576, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 188834, Miss = 20352, Miss_rate = 0.108, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 173086, Miss = 18898, Miss_rate = 0.109, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155088, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 180854, Miss = 19880, Miss_rate = 0.110, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 171880, Miss = 18896, Miss_rate = 0.110, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 188040, Miss = 19992, Miss_rate = 0.106, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2096744
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1324435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97054
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1632076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 355994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108644
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2096744
icnt_total_pkts_simt_to_mem=791189
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.4257
	minimum = 5
	maximum = 737
Network latency average = 71.9663
	minimum = 5
	maximum = 737
Slowest packet = 2695533
Flit latency average = 69.0534
	minimum = 5
	maximum = 737
Slowest flit = 2872234
Fragmentation average = 0.0293232
	minimum = 0
	maximum = 180
Injected packet rate average = 0.148473
	minimum = 0 (at node 15)
	maximum = 0.362706 (at node 22)
Accepted packet rate average = 0.148473
	minimum = 0 (at node 15)
	maximum = 0.281536 (at node 7)
Injected flit rate average = 0.157248
	minimum = 0 (at node 15)
	maximum = 0.362706 (at node 22)
Accepted flit rate average= 0.157248
	minimum = 0 (at node 15)
	maximum = 0.281536 (at node 7)
Injected packet length average = 1.0591
Accepted packet length average = 1.0591
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2593 (69 samples)
	minimum = 5 (69 samples)
	maximum = 245.623 (69 samples)
Network latency average = 21.8116 (69 samples)
	minimum = 5 (69 samples)
	maximum = 243.058 (69 samples)
Flit latency average = 20.9025 (69 samples)
	minimum = 5 (69 samples)
	maximum = 242.551 (69 samples)
Fragmentation average = 0.00201886 (69 samples)
	minimum = 0 (69 samples)
	maximum = 54.6812 (69 samples)
Injected packet rate average = 0.0706299 (69 samples)
	minimum = 0.0229597 (69 samples)
	maximum = 0.195306 (69 samples)
Accepted packet rate average = 0.0706299 (69 samples)
	minimum = 0.0228985 (69 samples)
	maximum = 0.111959 (69 samples)
Injected flit rate average = 0.0752262 (69 samples)
	minimum = 0.0298063 (69 samples)
	maximum = 0.195486 (69 samples)
Accepted flit rate average = 0.0752262 (69 samples)
	minimum = 0.0306287 (69 samples)
	maximum = 0.111959 (69 samples)
Injected packet size average = 1.06508 (69 samples)
Accepted packet size average = 1.06508 (69 samples)
Hops average = 1 (69 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 14 sec (554 sec)
gpgpu_simulation_rate = 456024 (inst/sec)
gpgpu_simulation_rate = 3170 (cycle/sec)
gpgpu_silicon_slowdown = 220820x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 70 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 70: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 70 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1782913
gpu_tot_sim_insn = 252657216
gpu_tot_ipc =     141.7103
gpu_tot_issued_cta = 10696
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.3329% 
max_total_param_size = 0
gpu_stall_dramfull = 200492
gpu_stall_icnt2sh    = 366914
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3440
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7576
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      26.3447 GB/Sec
gpu_total_sim_rate=454419

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4160440
	L1I_total_cache_misses = 73826
	L1I_total_cache_miss_rate = 0.0177
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 45725, Miss = 27815, Miss_rate = 0.608, Pending_hits = 3032, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 45709, Miss = 27783, Miss_rate = 0.608, Pending_hits = 2780, Reservation_fails = 23580
	L1D_cache_core[2]: Access = 45982, Miss = 27672, Miss_rate = 0.602, Pending_hits = 2739, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 46765, Miss = 28377, Miss_rate = 0.607, Pending_hits = 2909, Reservation_fails = 21032
	L1D_cache_core[4]: Access = 46515, Miss = 28063, Miss_rate = 0.603, Pending_hits = 3012, Reservation_fails = 18571
	L1D_cache_core[5]: Access = 46373, Miss = 28529, Miss_rate = 0.615, Pending_hits = 2782, Reservation_fails = 20319
	L1D_cache_core[6]: Access = 46053, Miss = 27578, Miss_rate = 0.599, Pending_hits = 2896, Reservation_fails = 19431
	L1D_cache_core[7]: Access = 45810, Miss = 27521, Miss_rate = 0.601, Pending_hits = 3438, Reservation_fails = 21429
	L1D_cache_core[8]: Access = 46431, Miss = 28372, Miss_rate = 0.611, Pending_hits = 3013, Reservation_fails = 19991
	L1D_cache_core[9]: Access = 45681, Miss = 27699, Miss_rate = 0.606, Pending_hits = 2975, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 45871, Miss = 27390, Miss_rate = 0.597, Pending_hits = 2934, Reservation_fails = 23473
	L1D_cache_core[11]: Access = 46046, Miss = 27628, Miss_rate = 0.600, Pending_hits = 2963, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 45487, Miss = 27712, Miss_rate = 0.609, Pending_hits = 3065, Reservation_fails = 23942
	L1D_cache_core[13]: Access = 45951, Miss = 27958, Miss_rate = 0.608, Pending_hits = 3081, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 46253, Miss = 28206, Miss_rate = 0.610, Pending_hits = 2853, Reservation_fails = 18458
	L1D_total_cache_accesses = 690652
	L1D_total_cache_misses = 418303
	L1D_total_cache_miss_rate = 0.6057
	L1D_total_cache_pending_hits = 44472
	L1D_total_cache_reservation_fails = 320184
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249372
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 408035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 320077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249282
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4086614
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 73826
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512640
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 178012
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4160440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 233344
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86597
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10696, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
43986, 26565, 13299, 13299, 13299, 13299, 13299, 13299, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 263144448
gpgpu_n_tot_w_icount = 8223264
gpgpu_n_stall_shd_mem = 478613
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 408035
gpgpu_n_mem_write_global = 178012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8202240
gpgpu_n_store_insn = 2848192
gpgpu_n_shmem_insn = 91927232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 115136
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1662292	W0_Idle:13328894	W0_Scoreboard:10300908	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:549804	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4261590	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3264280 {8:408035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12816864 {72:178012,}
traffic_breakdown_coretomem[INST_ACC_R] = 217384 {8:27173,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65285600 {40:1632140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2848192 {8:356024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4347680 {40:108692,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1144395 	670594 	158565 	14640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25789 	1095 	215 	511042 	29476 	28821 	12417 	3532 	848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	223207 	256199 	243871 	309500 	739900 	215212 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1383 	435 	50 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5888      7281      6299      5919      4866      6955      5154      6210      4451      7464      5804      6946      5240      7831      5976
dram[1]:       6161      5503      6432      6419      5658      5420      6315      5927      4983      4852      5559      5739      5032      4834      5768      5786
dram[2]:       5613      7437      5935      7687      4628      5834      4865      7057      4349      5999      5048      7651      4681      6719      5536      7814
dram[3]:       6097      5693      6424      6258      5540      5199      6212      6201      4979      4874      5712      5514      4886      4802      5763      5605
dram[4]:       8391      5911      7844      6532      6176      4890      6875      5310      6187      4479      7305      6031      7171      5118      8052      6174
dram[5]:       6177      6193      6372      6905      5495      5814      5965      6470      5069      5072      5419      5991      5120      5125      5814      6183
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1164      1418      1176      1406       993      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1037      1355      1033      1460      1043      1520      1039      1519       977      1514      1059       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1031      1023      1013      1378      1031      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2353387 n_nop=2300049 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04225
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2331548i bk1: 2760a 2329204i bk2: 1822a 2335910i bk3: 2288a 2333503i bk4: 2184a 2331073i bk5: 2796a 2327234i bk6: 1990a 2334824i bk7: 2616a 2331852i bk8: 2250a 2330074i bk9: 3072a 2325938i bk10: 1674a 2336687i bk11: 2224a 2332782i bk12: 1612a 2338537i bk13: 2212a 2333982i bk14: 1392a 2341232i bk15: 1944a 2337102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042255 
total_CMD = 2353387 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2175873 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2353387 
n_nop = 2300049 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001565 
CoL_Bus_Util = 0.021127 
Either_Row_CoL_Bus_Util = 0.022664 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001219 
queue_avg = 0.515034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.515034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2353387 n_nop=2294477 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04742
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2328788i bk1: 2840a 2327576i bk2: 2136a 2332489i bk3: 2296a 2332582i bk4: 2600a 2325384i bk5: 2872a 2324831i bk6: 2510a 2330380i bk7: 2592a 2329478i bk8: 2956a 2324029i bk9: 3128a 2323863i bk10: 2186a 2332032i bk11: 2232a 2332676i bk12: 1968a 2332925i bk13: 2264a 2331023i bk14: 1812a 2337169i bk15: 1952a 2336572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.047416 
total_CMD = 2353387 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2163536 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2353387 
n_nop = 2294477 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001349 
CoL_Bus_Util = 0.023708 
Either_Row_CoL_Bus_Util = 0.025032 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000985 
queue_avg = 0.630568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.630568
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2353387 n_nop=2300021 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04227
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2329841i bk1: 2148a 2331954i bk2: 2308a 2333422i bk3: 1796a 2335254i bk4: 2808a 2328160i bk5: 2174a 2332164i bk6: 2640a 2331054i bk7: 1958a 2334277i bk8: 3078a 2326253i bk9: 2242a 2330845i bk10: 2308a 2333391i bk11: 1592a 2336883i bk12: 2220a 2332912i bk13: 1608a 2337992i bk14: 1972a 2337681i bk15: 1354a 2341146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.042272 
total_CMD = 2353387 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2175994 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2353387 
n_nop = 2300021 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001570 
CoL_Bus_Util = 0.021136 
Either_Row_CoL_Bus_Util = 0.022676 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001293 
queue_avg = 0.502304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502304
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2353387 n_nop=2294413 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04747
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2326958i bk1: 2522a 2329388i bk2: 2320a 2332640i bk3: 2112a 2333400i bk4: 2872a 2324980i bk5: 2610a 2327486i bk6: 2624a 2330497i bk7: 2482a 2330422i bk8: 3128a 2324587i bk9: 2962a 2323046i bk10: 2320a 2332245i bk11: 2098a 2331412i bk12: 2264a 2331898i bk13: 1984a 2332652i bk14: 1984a 2336434i bk15: 1780a 2336467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.047469 
total_CMD = 2353387 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2163212 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2353387 
n_nop = 2294413 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001345 
CoL_Bus_Util = 0.023734 
Either_Row_CoL_Bus_Util = 0.025059 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000814 
queue_avg = 0.625458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.625458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2353387 n_nop=2300384 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04205
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2331402i bk1: 2726a 2329008i bk2: 1816a 2335607i bk3: 2284a 2333422i bk4: 2144a 2332486i bk5: 2800a 2327297i bk6: 1976a 2335171i bk7: 2616a 2331462i bk8: 2212a 2330642i bk9: 3074a 2326602i bk10: 1652a 2337375i bk11: 2220a 2332909i bk12: 1600a 2337620i bk13: 2212a 2333490i bk14: 1388a 2341677i bk15: 1940a 2337738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.042048 
total_CMD = 2353387 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2178033 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2353387 
n_nop = 2300384 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001526 
CoL_Bus_Util = 0.021024 
Either_Row_CoL_Bus_Util = 0.022522 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001264 
queue_avg = 0.508662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.508662
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2353387 n_nop=2294989 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04705
n_activity=211332 dram_eff=0.524
bk0: 2502a 2329747i bk1: 2728a 2328790i bk2: 2132a 2333573i bk3: 2296a 2332467i bk4: 2590a 2327264i bk5: 2848a 2325607i bk6: 2514a 2330542i bk7: 2592a 2329472i bk8: 2930a 2324439i bk9: 3104a 2323960i bk10: 2110a 2332114i bk11: 2232a 2331313i bk12: 1972a 2332541i bk13: 2240a 2331404i bk14: 1796a 2336807i bk15: 1952a 2337646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.047052 
total_CMD = 2353387 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2166725 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2353387 
n_nop = 2294989 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001310 
CoL_Bus_Util = 0.023526 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000856 
queue_avg = 0.632175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.632175

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157046, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 182174, Miss = 19928, Miss_rate = 0.109, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 171150, Miss = 19012, Miss_rate = 0.111, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 190778, Miss = 20176, Miss_rate = 0.106, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 180292, Miss = 20120, Miss_rate = 0.112, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 157576, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 188842, Miss = 20352, Miss_rate = 0.108, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 173120, Miss = 18898, Miss_rate = 0.109, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155096, Miss = 15752, Miss_rate = 0.102, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 180854, Miss = 19880, Miss_rate = 0.110, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 171918, Miss = 18896, Miss_rate = 0.110, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 188040, Miss = 19992, Miss_rate = 0.106, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2096886
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1324499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352442
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1632140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 356024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108692
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2096886
icnt_total_pkts_simt_to_mem=791247
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2710072
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2887933
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 8)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 8)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 8)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0027 (70 samples)
	minimum = 5 (70 samples)
	maximum = 242.286 (70 samples)
Network latency average = 21.5726 (70 samples)
	minimum = 5 (70 samples)
	maximum = 239.671 (70 samples)
Flit latency average = 20.6753 (70 samples)
	minimum = 5 (70 samples)
	maximum = 239.157 (70 samples)
Fragmentation average = 0.00199002 (70 samples)
	minimum = 0 (70 samples)
	maximum = 53.9 (70 samples)
Injected packet rate average = 0.0696246 (70 samples)
	minimum = 0.0226317 (70 samples)
	maximum = 0.192539 (70 samples)
Accepted packet rate average = 0.0696246 (70 samples)
	minimum = 0.0225713 (70 samples)
	maximum = 0.110437 (70 samples)
Injected flit rate average = 0.0741556 (70 samples)
	minimum = 0.0293805 (70 samples)
	maximum = 0.192725 (70 samples)
Accepted flit rate average = 0.0741556 (70 samples)
	minimum = 0.0301911 (70 samples)
	maximum = 0.110437 (70 samples)
Injected packet size average = 1.06508 (70 samples)
Accepted packet size average = 1.06508 (70 samples)
Hops average = 1 (70 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 16 sec (556 sec)
gpgpu_simulation_rate = 454419 (inst/sec)
gpgpu_simulation_rate = 3206 (cycle/sec)
gpgpu_silicon_slowdown = 218340x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 71 '_Z13lud_perimeterPfii'
Destroy streams for kernel 71: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 71 
gpu_sim_cycle = 25528
gpu_sim_insn = 157440
gpu_ipc =       6.1673
gpu_tot_sim_cycle = 1808441
gpu_tot_sim_insn = 252814656
gpu_tot_ipc =     139.7970
gpu_tot_issued_cta = 10704
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.9811% 
max_total_param_size = 0
gpu_stall_dramfull = 200492
gpu_stall_icnt2sh    = 366914
partiton_level_parallism =       0.0492
partiton_level_parallism_total  =       0.3398
partiton_level_parallism_util =       1.0178
partiton_level_parallism_util_total  =       1.7550
L2_BW  =       3.9697 GB/Sec
L2_BW_total  =      26.0288 GB/Sec
gpu_total_sim_rate=452262

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4165320
	L1I_total_cache_misses = 74449
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 45804, Miss = 27863, Miss_rate = 0.608, Pending_hits = 3032, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 45788, Miss = 27831, Miss_rate = 0.608, Pending_hits = 2780, Reservation_fails = 23580
	L1D_cache_core[2]: Access = 45982, Miss = 27672, Miss_rate = 0.602, Pending_hits = 2739, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 46765, Miss = 28377, Miss_rate = 0.607, Pending_hits = 2909, Reservation_fails = 21032
	L1D_cache_core[4]: Access = 46515, Miss = 28063, Miss_rate = 0.603, Pending_hits = 3012, Reservation_fails = 18571
	L1D_cache_core[5]: Access = 46373, Miss = 28529, Miss_rate = 0.615, Pending_hits = 2782, Reservation_fails = 20319
	L1D_cache_core[6]: Access = 46053, Miss = 27578, Miss_rate = 0.599, Pending_hits = 2896, Reservation_fails = 19431
	L1D_cache_core[7]: Access = 45810, Miss = 27521, Miss_rate = 0.601, Pending_hits = 3438, Reservation_fails = 21429
	L1D_cache_core[8]: Access = 46431, Miss = 28372, Miss_rate = 0.611, Pending_hits = 3013, Reservation_fails = 19991
	L1D_cache_core[9]: Access = 45760, Miss = 27747, Miss_rate = 0.606, Pending_hits = 2975, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 45950, Miss = 27438, Miss_rate = 0.597, Pending_hits = 2934, Reservation_fails = 23473
	L1D_cache_core[11]: Access = 46125, Miss = 27676, Miss_rate = 0.600, Pending_hits = 2963, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 45566, Miss = 27760, Miss_rate = 0.609, Pending_hits = 3065, Reservation_fails = 23942
	L1D_cache_core[13]: Access = 46030, Miss = 28006, Miss_rate = 0.608, Pending_hits = 3081, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 46332, Miss = 28254, Miss_rate = 0.610, Pending_hits = 2853, Reservation_fails = 18458
	L1D_total_cache_accesses = 691284
	L1D_total_cache_misses = 418687
	L1D_total_cache_miss_rate = 0.6057
	L1D_total_cache_pending_hits = 44472
	L1D_total_cache_reservation_fails = 320184
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249444
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 408419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 320077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249354
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4090871
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 513024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 178260
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4165320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 233344
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86597
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45192, 26565, 13299, 13299, 13299, 13299, 13299, 13299, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 263453184
gpgpu_n_tot_w_icount = 8232912
gpgpu_n_stall_shd_mem = 480405
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 408419
gpgpu_n_mem_write_global = 178260
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8208384
gpgpu_n_store_insn = 2852160
gpgpu_n_shmem_insn = 91978176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7934976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1662700	W0_Idle:13625928	W0_Scoreboard:10401764	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610364
single_issue_nums: WS0:4271238	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3267352 {8:408419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12834720 {72:178260,}
traffic_breakdown_coretomem[INST_ACC_R] = 222368 {8:27796,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65347040 {40:1633676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2852160 {8:356520,}
traffic_breakdown_memtocore[INST_ACC_R] = 4447360 {40:111184,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1146427 	670594 	158565 	14640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26405 	1102 	215 	511674 	29476 	28821 	12417 	3532 	848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	225239 	256199 	243871 	309500 	739900 	215212 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1410 	435 	50 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5888      7281      6299      5919      4866      6955      5154      6210      4451      7464      5804      6946      5240      7831      5994
dram[1]:       6168      5503      6438      6419      5664      5420      6321      5927      4988      4852      5562      5739      5032      4834      5795      5805
dram[2]:       5613      7437      5935      7687      4628      5834      4865      7057      4349      5999      5048      7651      4681      6719      5554      7814
dram[3]:       6097      5700      6424      6265      5540      5204      6212      6207      4979      4879      5712      5516      4886      4802      5782      5638
dram[4]:       8391      5911      7844      6532      6176      4890      6875      5310      6187      4479      7305      6031      7171      5118      8052      6195
dram[5]:       6183      6193      6379      6905      5500      5814      5971      6470      5074      5072      5422      5991      5120      5125      5841      6204
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1164      1418      1176      1406       993      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1037      1355      1033      1460      1043      1520      1039      1519       977      1514      1059       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1031      1023      1013      1378      1031      1405       971      1472       964      1476      1081      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2387083 n_nop=2333745 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04166
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2365244i bk1: 2760a 2362900i bk2: 1822a 2369606i bk3: 2288a 2367199i bk4: 2184a 2364769i bk5: 2796a 2360930i bk6: 1990a 2368520i bk7: 2616a 2365548i bk8: 2250a 2363770i bk9: 3072a 2359634i bk10: 1674a 2370383i bk11: 2224a 2366478i bk12: 1612a 2372233i bk13: 2212a 2367678i bk14: 1392a 2374928i bk15: 1944a 2370798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041658 
total_CMD = 2387083 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2209569 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2387083 
n_nop = 2333745 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001542 
CoL_Bus_Util = 0.020829 
Either_Row_CoL_Bus_Util = 0.022344 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001219 
queue_avg = 0.507764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.507764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2387083 n_nop=2328173 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04675
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2362484i bk1: 2840a 2361272i bk2: 2136a 2366185i bk3: 2296a 2366278i bk4: 2600a 2359080i bk5: 2872a 2358527i bk6: 2510a 2364076i bk7: 2592a 2363174i bk8: 2956a 2357725i bk9: 3128a 2357559i bk10: 2186a 2365728i bk11: 2232a 2366372i bk12: 1968a 2366621i bk13: 2264a 2364719i bk14: 1812a 2370865i bk15: 1952a 2370268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.046747 
total_CMD = 2387083 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2197232 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2387083 
n_nop = 2328173 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001330 
CoL_Bus_Util = 0.023373 
Either_Row_CoL_Bus_Util = 0.024679 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000985 
queue_avg = 0.621667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.621667
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2387083 n_nop=2333717 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04168
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2363537i bk1: 2148a 2365650i bk2: 2308a 2367118i bk3: 1796a 2368950i bk4: 2808a 2361856i bk5: 2174a 2365860i bk6: 2640a 2364750i bk7: 1958a 2367973i bk8: 3078a 2359949i bk9: 2242a 2364541i bk10: 2308a 2367087i bk11: 1592a 2370579i bk12: 2220a 2366608i bk13: 1608a 2371688i bk14: 1972a 2371377i bk15: 1354a 2374842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.041675 
total_CMD = 2387083 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2209690 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2387083 
n_nop = 2333717 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001547 
CoL_Bus_Util = 0.020838 
Either_Row_CoL_Bus_Util = 0.022356 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001293 
queue_avg = 0.495213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495213
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2387083 n_nop=2328109 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.0468
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2360654i bk1: 2522a 2363084i bk2: 2320a 2366336i bk3: 2112a 2367096i bk4: 2872a 2358676i bk5: 2610a 2361182i bk6: 2624a 2364193i bk7: 2482a 2364118i bk8: 3128a 2358283i bk9: 2962a 2356742i bk10: 2320a 2365941i bk11: 2098a 2365108i bk12: 2264a 2365594i bk13: 1984a 2366348i bk14: 1984a 2370130i bk15: 1780a 2370163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.046799 
total_CMD = 2387083 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2196908 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2387083 
n_nop = 2328109 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001326 
CoL_Bus_Util = 0.023399 
Either_Row_CoL_Bus_Util = 0.024705 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000814 
queue_avg = 0.616629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.616629
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2387083 n_nop=2334080 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04145
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2365098i bk1: 2726a 2362704i bk2: 1816a 2369303i bk3: 2284a 2367118i bk4: 2144a 2366182i bk5: 2800a 2360993i bk6: 1976a 2368867i bk7: 2616a 2365158i bk8: 2212a 2364338i bk9: 3074a 2360298i bk10: 1652a 2371071i bk11: 2220a 2366605i bk12: 1600a 2371316i bk13: 2212a 2367186i bk14: 1388a 2375373i bk15: 1940a 2371434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.041455 
total_CMD = 2387083 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2211729 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2387083 
n_nop = 2334080 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001505 
CoL_Bus_Util = 0.020727 
Either_Row_CoL_Bus_Util = 0.022204 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001264 
queue_avg = 0.501482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.501482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2387083 n_nop=2328685 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04639
n_activity=211332 dram_eff=0.524
bk0: 2502a 2363443i bk1: 2728a 2362486i bk2: 2132a 2367269i bk3: 2296a 2366163i bk4: 2590a 2360960i bk5: 2848a 2359303i bk6: 2514a 2364238i bk7: 2592a 2363168i bk8: 2930a 2358135i bk9: 3104a 2357656i bk10: 2110a 2365810i bk11: 2232a 2365009i bk12: 1972a 2366237i bk13: 2240a 2365100i bk14: 1796a 2370503i bk15: 1952a 2371342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.046388 
total_CMD = 2387083 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2200421 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2387083 
n_nop = 2328685 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001291 
CoL_Bus_Util = 0.023194 
Either_Row_CoL_Bus_Util = 0.024464 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000856 
queue_avg = 0.623251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.623251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157270, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 182550, Miss = 19928, Miss_rate = 0.109, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 171760, Miss = 19012, Miss_rate = 0.111, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 191154, Miss = 20176, Miss_rate = 0.106, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 180604, Miss = 20120, Miss_rate = 0.111, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 157768, Miss = 15704, Miss_rate = 0.100, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 189154, Miss = 20352, Miss_rate = 0.108, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 173756, Miss = 18898, Miss_rate = 0.109, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155288, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 181182, Miss = 19880, Miss_rate = 0.110, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 172556, Miss = 18896, Miss_rate = 0.110, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 188368, Miss = 19992, Miss_rate = 0.106, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2101410
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1069
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1326035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99594
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1633676
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 356520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2101410
icnt_total_pkts_simt_to_mem=792750
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0488
	minimum = 5
	maximum = 11
Network latency average = 5.0488
	minimum = 5
	maximum = 11
Slowest packet = 2710122
Flit latency average = 5.00763
	minimum = 5
	maximum = 11
Slowest flit = 2888134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0083844
	minimum = 0 (at node 2)
	maximum = 0.0249922 (at node 25)
Accepted packet rate average = 0.0083844
	minimum = 0 (at node 2)
	maximum = 0.0221717 (at node 0)
Injected flit rate average = 0.00874421
	minimum = 0 (at node 2)
	maximum = 0.0249922 (at node 25)
Accepted flit rate average= 0.00874421
	minimum = 0 (at node 2)
	maximum = 0.0221717 (at node 0)
Injected packet length average = 1.04291
Accepted packet length average = 1.04291
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7499 (71 samples)
	minimum = 5 (71 samples)
	maximum = 239.028 (71 samples)
Network latency average = 21.3399 (71 samples)
	minimum = 5 (71 samples)
	maximum = 236.451 (71 samples)
Flit latency average = 20.4546 (71 samples)
	minimum = 5 (71 samples)
	maximum = 235.944 (71 samples)
Fragmentation average = 0.00196199 (71 samples)
	minimum = 0 (71 samples)
	maximum = 53.1408 (71 samples)
Injected packet rate average = 0.0687621 (71 samples)
	minimum = 0.0223129 (71 samples)
	maximum = 0.190179 (71 samples)
Accepted packet rate average = 0.0687621 (71 samples)
	minimum = 0.0222534 (71 samples)
	maximum = 0.109194 (71 samples)
Injected flit rate average = 0.0732343 (71 samples)
	minimum = 0.0289667 (71 samples)
	maximum = 0.190363 (71 samples)
Accepted flit rate average = 0.0732343 (71 samples)
	minimum = 0.0297659 (71 samples)
	maximum = 0.109194 (71 samples)
Injected packet size average = 1.06504 (71 samples)
Accepted packet size average = 1.06504 (71 samples)
Hops average = 1 (71 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 19 sec (559 sec)
gpgpu_simulation_rate = 452262 (inst/sec)
gpgpu_simulation_rate = 3235 (cycle/sec)
gpgpu_silicon_slowdown = 216383x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 72 '_Z12lud_internalPfii'
Destroy streams for kernel 72: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 72 
gpu_sim_cycle = 4860
gpu_sim_insn = 1523712
gpu_ipc =     313.5210
gpu_tot_sim_cycle = 1813301
gpu_tot_sim_insn = 254338368
gpu_tot_ipc =     140.2626
gpu_tot_issued_cta = 10768
gpu_occupancy = 61.6296% 
gpu_tot_occupancy = 31.1042% 
max_total_param_size = 0
gpu_stall_dramfull = 204548
gpu_stall_icnt2sh    = 371890
partiton_level_parallism =       0.7728
partiton_level_parallism_total  =       0.3410
partiton_level_parallism_util =       1.7112
partiton_level_parallism_util_total  =       1.7547
L2_BW  =      59.8071 GB/Sec
L2_BW_total  =      26.1194 GB/Sec
gpu_total_sim_rate=452559

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4189384
	L1I_total_cache_misses = 75439
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46060, Miss = 28023, Miss_rate = 0.608, Pending_hits = 3064, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46044, Miss = 28007, Miss_rate = 0.608, Pending_hits = 2796, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46302, Miss = 27880, Miss_rate = 0.602, Pending_hits = 2771, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47085, Miss = 28585, Miss_rate = 0.607, Pending_hits = 2941, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 46835, Miss = 28271, Miss_rate = 0.604, Pending_hits = 3044, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 46693, Miss = 28737, Miss_rate = 0.615, Pending_hits = 2814, Reservation_fails = 21026
	L1D_cache_core[6]: Access = 46309, Miss = 27754, Miss_rate = 0.599, Pending_hits = 2912, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46066, Miss = 27681, Miss_rate = 0.601, Pending_hits = 3470, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 46687, Miss = 28548, Miss_rate = 0.611, Pending_hits = 3029, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46016, Miss = 27907, Miss_rate = 0.606, Pending_hits = 3007, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46206, Miss = 27614, Miss_rate = 0.598, Pending_hits = 2950, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46381, Miss = 27836, Miss_rate = 0.600, Pending_hits = 2995, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 45822, Miss = 27936, Miss_rate = 0.610, Pending_hits = 3081, Reservation_fails = 24240
	L1D_cache_core[13]: Access = 46286, Miss = 28166, Miss_rate = 0.609, Pending_hits = 3113, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 46588, Miss = 28430, Miss_rate = 0.610, Pending_hits = 2869, Reservation_fails = 18631
	L1D_total_cache_accesses = 695380
	L1D_total_cache_misses = 421375
	L1D_total_cache_miss_rate = 0.6060
	L1D_total_cache_pending_hits = 44856
	L1D_total_cache_reservation_fails = 322890
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 250980
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 411107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 322783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250890
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4113945
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 75439
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 250980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179284
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4189384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235674
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45285, 26658, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 264976896
gpgpu_n_tot_w_icount = 8280528
gpgpu_n_stall_shd_mem = 482453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 411107
gpgpu_n_mem_write_global = 179284
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257536
gpgpu_n_store_insn = 2868544
gpgpu_n_shmem_insn = 92535232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674285	W0_Idle:13638784	W0_Scoreboard:10466463	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4295046	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3288856 {8:411107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12908448 {72:179284,}
traffic_breakdown_coretomem[INST_ACC_R] = 222720 {8:27840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65777120 {40:1644428,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868544 {8:358568,}
traffic_breakdown_memtocore[INST_ACC_R] = 4454400 {40:111360,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1150592 	676671 	160498 	15265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26437 	1109 	215 	514686 	29587 	29019 	12530 	3745 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	225664 	256734 	244551 	310566 	747240 	217966 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1414 	439 	52 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5928      7281      6346      5919      4905      6955      5194      6210      4480      7464      5825      6946      5240      7831      6138
dram[1]:       6299      5543      6597      6477      5826      5463      6481      5976      5123      4893      5627      5761      5032      4834      5795      5930
dram[2]:       5652      7437      5979      7687      4666      5834      4906      7057      4383      5999      5070      7651      4681      6719      5678      7814
dram[3]:       6142      5833      6486      6408      5590      5371      6265      6382      5023      5015      5734      5559      4886      4802      5905      5638
dram[4]:       8391      5952      7844      6580      6176      4928      6875      5355      6187      4512      7305      6046      7171      5118      8052      6390
dram[5]:       6308      6238      6538      6966      5682      5863      6157      6520      5216      5115      5483      6006      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393497 n_nop=2340159 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04155
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2371658i bk1: 2760a 2369314i bk2: 1822a 2376020i bk3: 2288a 2373613i bk4: 2184a 2371183i bk5: 2796a 2367344i bk6: 1990a 2374934i bk7: 2616a 2371962i bk8: 2250a 2370184i bk9: 3072a 2366048i bk10: 1674a 2376797i bk11: 2224a 2372892i bk12: 1612a 2378647i bk13: 2212a 2374092i bk14: 1392a 2381342i bk15: 1944a 2377212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041547 
total_CMD = 2393497 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2215983 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2393497 
n_nop = 2340159 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001538 
CoL_Bus_Util = 0.020773 
Either_Row_CoL_Bus_Util = 0.022285 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001219 
queue_avg = 0.506403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.506403
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393497 n_nop=2334587 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04662
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2368898i bk1: 2840a 2367686i bk2: 2136a 2372599i bk3: 2296a 2372692i bk4: 2600a 2365494i bk5: 2872a 2364941i bk6: 2510a 2370490i bk7: 2592a 2369588i bk8: 2956a 2364139i bk9: 3128a 2363973i bk10: 2186a 2372142i bk11: 2232a 2372786i bk12: 1968a 2373035i bk13: 2264a 2371133i bk14: 1812a 2377279i bk15: 1952a 2376682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.046621 
total_CMD = 2393497 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2203646 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2393497 
n_nop = 2334587 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001326 
CoL_Bus_Util = 0.023311 
Either_Row_CoL_Bus_Util = 0.024613 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000985 
queue_avg = 0.620001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.620001
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393497 n_nop=2340131 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04156
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2369951i bk1: 2148a 2372064i bk2: 2308a 2373532i bk3: 1796a 2375364i bk4: 2808a 2368270i bk5: 2174a 2372274i bk6: 2640a 2371164i bk7: 1958a 2374387i bk8: 3078a 2366363i bk9: 2242a 2370955i bk10: 2308a 2373501i bk11: 1592a 2376993i bk12: 2220a 2373022i bk13: 1608a 2378102i bk14: 1972a 2377791i bk15: 1354a 2381256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.041563 
total_CMD = 2393497 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2216104 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2393497 
n_nop = 2340131 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001543 
CoL_Bus_Util = 0.020782 
Either_Row_CoL_Bus_Util = 0.022296 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001293 
queue_avg = 0.493886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393497 n_nop=2334523 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04667
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2367068i bk1: 2522a 2369498i bk2: 2320a 2372750i bk3: 2112a 2373510i bk4: 2872a 2365090i bk5: 2610a 2367596i bk6: 2624a 2370607i bk7: 2482a 2370532i bk8: 3128a 2364697i bk9: 2962a 2363156i bk10: 2320a 2372355i bk11: 2098a 2371522i bk12: 2264a 2372008i bk13: 1984a 2372762i bk14: 1984a 2376544i bk15: 1780a 2376577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.046673 
total_CMD = 2393497 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2203322 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2393497 
n_nop = 2334523 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.023337 
Either_Row_CoL_Bus_Util = 0.024639 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000814 
queue_avg = 0.614976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.614976
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393497 n_nop=2340494 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04134
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2371512i bk1: 2726a 2369118i bk2: 1816a 2375717i bk3: 2284a 2373532i bk4: 2144a 2372596i bk5: 2800a 2367407i bk6: 1976a 2375281i bk7: 2616a 2371572i bk8: 2212a 2370752i bk9: 3074a 2366712i bk10: 1652a 2377485i bk11: 2220a 2373019i bk12: 1600a 2377730i bk13: 2212a 2373600i bk14: 1388a 2381787i bk15: 1940a 2377848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.041344 
total_CMD = 2393497 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2218143 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2393497 
n_nop = 2340494 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001501 
CoL_Bus_Util = 0.020672 
Either_Row_CoL_Bus_Util = 0.022145 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001264 
queue_avg = 0.500138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500138
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393497 n_nop=2335099 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04626
n_activity=211332 dram_eff=0.524
bk0: 2502a 2369857i bk1: 2728a 2368900i bk2: 2132a 2373683i bk3: 2296a 2372577i bk4: 2590a 2367374i bk5: 2848a 2365717i bk6: 2514a 2370652i bk7: 2592a 2369582i bk8: 2930a 2364549i bk9: 3104a 2364070i bk10: 2110a 2372224i bk11: 2232a 2371423i bk12: 1972a 2372651i bk13: 2240a 2371514i bk14: 1796a 2376917i bk15: 1952a 2377756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.046264 
total_CMD = 2393497 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2206835 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2393497 
n_nop = 2335099 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001288 
CoL_Bus_Util = 0.023132 
Either_Row_CoL_Bus_Util = 0.024399 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000856 
queue_avg = 0.621581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.621581

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157270, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 183982, Miss = 19928, Miss_rate = 0.108, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173136, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 192590, Miss = 20176, Miss_rate = 0.105, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 182036, Miss = 20120, Miss_rate = 0.111, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 157836, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 190586, Miss = 20352, Miss_rate = 0.107, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175168, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155288, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 182706, Miss = 19880, Miss_rate = 0.109, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 173932, Miss = 18896, Miss_rate = 0.109, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 189856, Miss = 19992, Miss_rate = 0.105, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2114386
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1062
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1336787
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 354986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99770
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644428
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 358568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2114386
icnt_total_pkts_simt_to_mem=797530
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 88.7978
	minimum = 5
	maximum = 1007
Network latency average = 82.0807
	minimum = 5
	maximum = 1007
Slowest packet = 2720925
Flit latency average = 77.8184
	minimum = 5
	maximum = 1007
Slowest flit = 2899185
Fragmentation average = 0.0168539
	minimum = 0
	maximum = 153
Injected packet rate average = 0.127511
	minimum = 0 (at node 15)
	maximum = 0.31358 (at node 24)
Accepted packet rate average = 0.127511
	minimum = 0 (at node 15)
	maximum = 0.204115 (at node 2)
Injected flit rate average = 0.135315
	minimum = 0 (at node 15)
	maximum = 0.31358 (at node 24)
Accepted flit rate average= 0.135315
	minimum = 0 (at node 15)
	maximum = 0.204115 (at node 2)
Injected packet length average = 1.0612
Accepted packet length average = 1.0612
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6672 (72 samples)
	minimum = 5 (72 samples)
	maximum = 249.694 (72 samples)
Network latency average = 22.1835 (72 samples)
	minimum = 5 (72 samples)
	maximum = 247.153 (72 samples)
Flit latency average = 21.2513 (72 samples)
	minimum = 5 (72 samples)
	maximum = 246.653 (72 samples)
Fragmentation average = 0.00216883 (72 samples)
	minimum = 0 (72 samples)
	maximum = 54.5278 (72 samples)
Injected packet rate average = 0.0695781 (72 samples)
	minimum = 0.022003 (72 samples)
	maximum = 0.191893 (72 samples)
Accepted packet rate average = 0.0695781 (72 samples)
	minimum = 0.0219444 (72 samples)
	maximum = 0.110512 (72 samples)
Injected flit rate average = 0.0740965 (72 samples)
	minimum = 0.0285644 (72 samples)
	maximum = 0.192074 (72 samples)
Accepted flit rate average = 0.0740965 (72 samples)
	minimum = 0.0293525 (72 samples)
	maximum = 0.110512 (72 samples)
Injected packet size average = 1.06494 (72 samples)
Accepted packet size average = 1.06494 (72 samples)
Hops average = 1 (72 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 22 sec (562 sec)
gpgpu_simulation_rate = 452559 (inst/sec)
gpgpu_simulation_rate = 3226 (cycle/sec)
gpgpu_silicon_slowdown = 216986x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 73 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 73: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 73 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1839756
gpu_tot_sim_insn = 254358248
gpu_tot_ipc =     138.2565
gpu_tot_issued_cta = 10769
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.0591% 
max_total_param_size = 0
gpu_stall_dramfull = 204548
gpu_stall_icnt2sh    = 371890
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3361
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7546
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      25.7455 GB/Sec
gpu_total_sim_rate=450989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4191056
	L1I_total_cache_misses = 75451
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46060, Miss = 28023, Miss_rate = 0.608, Pending_hits = 3064, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46044, Miss = 28007, Miss_rate = 0.608, Pending_hits = 2796, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46302, Miss = 27880, Miss_rate = 0.602, Pending_hits = 2771, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47085, Miss = 28585, Miss_rate = 0.607, Pending_hits = 2941, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 46835, Miss = 28271, Miss_rate = 0.604, Pending_hits = 3044, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 46693, Miss = 28737, Miss_rate = 0.615, Pending_hits = 2814, Reservation_fails = 21026
	L1D_cache_core[6]: Access = 46340, Miss = 27770, Miss_rate = 0.599, Pending_hits = 2912, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46066, Miss = 27681, Miss_rate = 0.601, Pending_hits = 3470, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 46687, Miss = 28548, Miss_rate = 0.611, Pending_hits = 3029, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46016, Miss = 27907, Miss_rate = 0.606, Pending_hits = 3007, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46206, Miss = 27614, Miss_rate = 0.598, Pending_hits = 2950, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46381, Miss = 27836, Miss_rate = 0.600, Pending_hits = 2995, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 45822, Miss = 27936, Miss_rate = 0.610, Pending_hits = 3081, Reservation_fails = 24240
	L1D_cache_core[13]: Access = 46286, Miss = 28166, Miss_rate = 0.609, Pending_hits = 3113, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 46588, Miss = 28430, Miss_rate = 0.610, Pending_hits = 2869, Reservation_fails = 18631
	L1D_total_cache_accesses = 695411
	L1D_total_cache_misses = 421391
	L1D_total_cache_miss_rate = 0.6060
	L1D_total_cache_pending_hits = 44856
	L1D_total_cache_reservation_fails = 322890
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 250986
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 411123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 322783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4115605
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 75451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516112
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 250986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179299
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4191056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235674
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10769, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45285, 26658, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 265071264
gpgpu_n_tot_w_icount = 8283477
gpgpu_n_stall_shd_mem = 482957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 411123
gpgpu_n_mem_write_global = 179299
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257792
gpgpu_n_store_insn = 2868784
gpgpu_n_shmem_insn = 92539928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 117432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674285	W0_Idle:13668973	W0_Scoreboard:10486233	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:559547	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4297995	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3288984 {8:411123,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12909528 {72:179299,}
traffic_breakdown_coretomem[INST_ACC_R] = 222816 {8:27852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65779680 {40:1644492,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868784 {8:358598,}
traffic_breakdown_memtocore[INST_ACC_R] = 4456320 {40:111408,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1150686 	676671 	160498 	15265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26449 	1109 	215 	514717 	29587 	29019 	12530 	3745 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	225758 	256734 	244551 	310566 	747240 	217966 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1423 	440 	52 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5932      7281      6346      5919      4905      6955      5194      6210      4480      7464      5825      6946      5240      7831      6138
dram[1]:       6299      5543      6597      6477      5826      5463      6481      5976      5123      4893      5627      5761      5032      4834      5795      5930
dram[2]:       5656      7437      5979      7687      4666      5834      4906      7057      4383      5999      5070      7651      4681      6719      5678      7814
dram[3]:       6142      5833      6486      6408      5590      5371      6265      6382      5023      5015      5734      5559      4886      4802      5905      5638
dram[4]:       8391      5956      7844      6580      6176      4928      6875      5355      6187      4512      7305      6046      7171      5118      8052      6390
dram[5]:       6308      6238      6538      6966      5682      5863      6157      6520      5216      5115      5483      6006      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428417 n_nop=2375079 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04095
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2406578i bk1: 2760a 2404234i bk2: 1822a 2410940i bk3: 2288a 2408533i bk4: 2184a 2406103i bk5: 2796a 2402264i bk6: 1990a 2409854i bk7: 2616a 2406882i bk8: 2250a 2405104i bk9: 3072a 2400968i bk10: 1674a 2411717i bk11: 2224a 2407812i bk12: 1612a 2413567i bk13: 2212a 2409012i bk14: 1392a 2416262i bk15: 1944a 2412132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040949 
total_CMD = 2428417 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2250903 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2428417 
n_nop = 2375079 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001516 
CoL_Bus_Util = 0.020475 
Either_Row_CoL_Bus_Util = 0.021964 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001219 
queue_avg = 0.499121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.499121
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428417 n_nop=2369507 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04595
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2403818i bk1: 2840a 2402606i bk2: 2136a 2407519i bk3: 2296a 2407612i bk4: 2600a 2400414i bk5: 2872a 2399861i bk6: 2510a 2405410i bk7: 2592a 2404508i bk8: 2956a 2399059i bk9: 3128a 2398893i bk10: 2186a 2407062i bk11: 2232a 2407706i bk12: 1968a 2407955i bk13: 2264a 2406053i bk14: 1812a 2412199i bk15: 1952a 2411602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.045951 
total_CMD = 2428417 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2238566 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2428417 
n_nop = 2369507 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001307 
CoL_Bus_Util = 0.022975 
Either_Row_CoL_Bus_Util = 0.024259 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000985 
queue_avg = 0.611085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.611085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428417 n_nop=2375051 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04097
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2404871i bk1: 2148a 2406984i bk2: 2308a 2408452i bk3: 1796a 2410284i bk4: 2808a 2403190i bk5: 2174a 2407194i bk6: 2640a 2406084i bk7: 1958a 2409307i bk8: 3078a 2401283i bk9: 2242a 2405875i bk10: 2308a 2408421i bk11: 1592a 2411913i bk12: 2220a 2407942i bk13: 1608a 2413022i bk14: 1972a 2412711i bk15: 1354a 2416176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.040966 
total_CMD = 2428417 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2251024 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2428417 
n_nop = 2375051 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001521 
CoL_Bus_Util = 0.020483 
Either_Row_CoL_Bus_Util = 0.021976 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001293 
queue_avg = 0.486784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.486784
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428417 n_nop=2369443 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.046
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2401988i bk1: 2522a 2404418i bk2: 2320a 2407670i bk3: 2112a 2408430i bk4: 2872a 2400010i bk5: 2610a 2402516i bk6: 2624a 2405527i bk7: 2482a 2405452i bk8: 3128a 2399617i bk9: 2962a 2398076i bk10: 2320a 2407275i bk11: 2098a 2406442i bk12: 2264a 2406928i bk13: 1984a 2407682i bk14: 1984a 2411464i bk15: 1780a 2411497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.046002 
total_CMD = 2428417 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2238242 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2428417 
n_nop = 2369443 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001304 
CoL_Bus_Util = 0.023001 
Either_Row_CoL_Bus_Util = 0.024285 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000814 
queue_avg = 0.606133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.606133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428417 n_nop=2375414 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04075
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2406432i bk1: 2726a 2404038i bk2: 1816a 2410637i bk3: 2284a 2408452i bk4: 2144a 2407516i bk5: 2800a 2402327i bk6: 1976a 2410201i bk7: 2616a 2406492i bk8: 2212a 2405672i bk9: 3074a 2401632i bk10: 1652a 2412405i bk11: 2220a 2407939i bk12: 1600a 2412650i bk13: 2212a 2408520i bk14: 1388a 2416707i bk15: 1940a 2412768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.040749 
total_CMD = 2428417 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2253063 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2428417 
n_nop = 2375414 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001479 
CoL_Bus_Util = 0.020375 
Either_Row_CoL_Bus_Util = 0.021826 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001264 
queue_avg = 0.492946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492946
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428417 n_nop=2370019 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.0456
n_activity=211332 dram_eff=0.524
bk0: 2502a 2404777i bk1: 2728a 2403820i bk2: 2132a 2408603i bk3: 2296a 2407497i bk4: 2590a 2402294i bk5: 2848a 2400637i bk6: 2514a 2405572i bk7: 2592a 2404502i bk8: 2930a 2399469i bk9: 3104a 2398990i bk10: 2110a 2407144i bk11: 2232a 2406343i bk12: 1972a 2407571i bk13: 2240a 2406434i bk14: 1796a 2411837i bk15: 1952a 2412676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.045598 
total_CMD = 2428417 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2241755 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2428417 
n_nop = 2370019 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001269 
CoL_Bus_Util = 0.022799 
Either_Row_CoL_Bus_Util = 0.024048 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000856 
queue_avg = 0.612643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.612643

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157278, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 184016, Miss = 19928, Miss_rate = 0.108, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173144, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 192590, Miss = 20176, Miss_rate = 0.105, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 182074, Miss = 20120, Miss_rate = 0.111, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 157836, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 190594, Miss = 20352, Miss_rate = 0.107, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175168, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155296, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 182736, Miss = 19880, Miss_rate = 0.109, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 173940, Miss = 18896, Miss_rate = 0.109, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 189856, Miss = 19992, Miss_rate = 0.105, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2114528
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1062
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1336851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 355016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99818
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644492
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 358598
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2114528
icnt_total_pkts_simt_to_mem=797588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2732768
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2911916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 6)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 6)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4156 (73 samples)
	minimum = 5 (73 samples)
	maximum = 246.438 (73 samples)
Network latency average = 21.9492 (73 samples)
	minimum = 5 (73 samples)
	maximum = 243.849 (73 samples)
Flit latency average = 21.0287 (73 samples)
	minimum = 5 (73 samples)
	maximum = 243.342 (73 samples)
Fragmentation average = 0.00213912 (73 samples)
	minimum = 0 (73 samples)
	maximum = 53.7808 (73 samples)
Injected packet rate average = 0.0686285 (73 samples)
	minimum = 0.0217016 (73 samples)
	maximum = 0.189286 (73 samples)
Accepted packet rate average = 0.0686285 (73 samples)
	minimum = 0.0216438 (73 samples)
	maximum = 0.109072 (73 samples)
Injected flit rate average = 0.0730853 (73 samples)
	minimum = 0.0281731 (73 samples)
	maximum = 0.189473 (73 samples)
Accepted flit rate average = 0.0730853 (73 samples)
	minimum = 0.0289504 (73 samples)
	maximum = 0.109072 (73 samples)
Injected packet size average = 1.06494 (73 samples)
Accepted packet size average = 1.06494 (73 samples)
Hops average = 1 (73 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 24 sec (564 sec)
gpgpu_simulation_rate = 450989 (inst/sec)
gpgpu_simulation_rate = 3261 (cycle/sec)
gpgpu_silicon_slowdown = 214658x
GPGPU-Sim uArch: Shader 7 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 74 '_Z13lud_perimeterPfii'
Destroy streams for kernel 74: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 74 
gpu_sim_cycle = 25520
gpu_sim_insn = 137760
gpu_ipc =       5.3981
gpu_tot_sim_cycle = 1865276
gpu_tot_sim_insn = 254496008
gpu_tot_ipc =     136.4388
gpu_tot_issued_cta = 10776
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.7628% 
max_total_param_size = 0
gpu_stall_dramfull = 204548
gpu_stall_icnt2sh    = 371890
partiton_level_parallism =       0.0424
partiton_level_parallism_total  =       0.3321
partiton_level_parallism_util =       1.0122
partiton_level_parallism_util_total  =       1.7524
L2_BW  =       3.4144 GB/Sec
L2_BW_total  =      25.4400 GB/Sec
gpu_total_sim_rate=448846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4195326
	L1I_total_cache_misses = 75995
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46060, Miss = 28023, Miss_rate = 0.608, Pending_hits = 3064, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46044, Miss = 28007, Miss_rate = 0.608, Pending_hits = 2796, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46302, Miss = 27880, Miss_rate = 0.602, Pending_hits = 2771, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47085, Miss = 28585, Miss_rate = 0.607, Pending_hits = 2941, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 46835, Miss = 28271, Miss_rate = 0.604, Pending_hits = 3044, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 46693, Miss = 28737, Miss_rate = 0.615, Pending_hits = 2814, Reservation_fails = 21026
	L1D_cache_core[6]: Access = 46340, Miss = 27770, Miss_rate = 0.599, Pending_hits = 2912, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46145, Miss = 27713, Miss_rate = 0.601, Pending_hits = 3470, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 46766, Miss = 28604, Miss_rate = 0.612, Pending_hits = 3029, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46095, Miss = 27955, Miss_rate = 0.606, Pending_hits = 3007, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46285, Miss = 27662, Miss_rate = 0.598, Pending_hits = 2950, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46460, Miss = 27884, Miss_rate = 0.600, Pending_hits = 2995, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 45901, Miss = 27984, Miss_rate = 0.610, Pending_hits = 3081, Reservation_fails = 24240
	L1D_cache_core[13]: Access = 46365, Miss = 28214, Miss_rate = 0.609, Pending_hits = 3113, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 46588, Miss = 28430, Miss_rate = 0.610, Pending_hits = 2869, Reservation_fails = 18631
	L1D_total_cache_accesses = 695964
	L1D_total_cache_misses = 421719
	L1D_total_cache_miss_rate = 0.6059
	L1D_total_cache_pending_hits = 44856
	L1D_total_cache_reservation_fails = 322890
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 251049
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 411443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 322783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250959
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4119331
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 75995
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516448
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 251049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179516
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4195326

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235674
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10776, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45285, 26658, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 265341408
gpgpu_n_tot_w_icount = 8291919
gpgpu_n_stall_shd_mem = 484525
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 411443
gpgpu_n_mem_write_global = 179516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8263168
gpgpu_n_store_insn = 2872256
gpgpu_n_shmem_insn = 92584504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7985568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674642	W0_Idle:13926433	W0_Scoreboard:10572414	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7658169
single_issue_nums: WS0:4306437	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3291544 {8:411443,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12925152 {72:179516,}
traffic_breakdown_coretomem[INST_ACC_R] = 227168 {8:28396,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65830880 {40:1645772,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2872256 {8:359032,}
traffic_breakdown_memtocore[INST_ACC_R] = 4543360 {40:113584,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152400 	676671 	160498 	15265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26988 	1114 	215 	515254 	29587 	29019 	12530 	3745 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227472 	256734 	244551 	310566 	747240 	217966 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1454 	440 	52 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      5964      7281      6352      5919      4910      6955      5200      6210      4485      7464      5827      6946      5240      7831      6138
dram[1]:       6299      5559      6597      6477      5826      5463      6481      5976      5123      4893      5627      5761      5032      4834      5795      5930
dram[2]:       5683      7437      5985      7687      4671      5834      4912      7057      4387      5999      5072      7651      4681      6719      5678      7814
dram[3]:       6156      5833      6486      6408      5590      5371      6265      6382      5023      5015      5734      5559      4886      4802      5905      5638
dram[4]:       8391      5983      7844      6586      6176      4933      6875      5360      6187      4517      7305      6047      7171      5118      8052      6390
dram[5]:       6308      6252      6538      6966      5682      5863      6157      6520      5216      5115      5483      6006      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197       831      1277      1042      1435       977      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016       658      1203      1011      1295       973      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146       758      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462103 n_nop=2408765 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.04039
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2440264i bk1: 2760a 2437920i bk2: 1822a 2444626i bk3: 2288a 2442219i bk4: 2184a 2439789i bk5: 2796a 2435950i bk6: 1990a 2443540i bk7: 2616a 2440568i bk8: 2250a 2438790i bk9: 3072a 2434654i bk10: 1674a 2445403i bk11: 2224a 2441498i bk12: 1612a 2447253i bk13: 2212a 2442698i bk14: 1392a 2449948i bk15: 1944a 2445818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040389 
total_CMD = 2462103 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2284589 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2462103 
n_nop = 2408765 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001495 
CoL_Bus_Util = 0.020195 
Either_Row_CoL_Bus_Util = 0.021664 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001219 
queue_avg = 0.492293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462103 n_nop=2403193 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04532
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2437504i bk1: 2840a 2436292i bk2: 2136a 2441205i bk3: 2296a 2441298i bk4: 2600a 2434100i bk5: 2872a 2433547i bk6: 2510a 2439096i bk7: 2592a 2438194i bk8: 2956a 2432745i bk9: 3128a 2432579i bk10: 2186a 2440748i bk11: 2232a 2441392i bk12: 1968a 2441641i bk13: 2264a 2439739i bk14: 1812a 2445885i bk15: 1952a 2445288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.045322 
total_CMD = 2462103 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2272252 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2462103 
n_nop = 2403193 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001289 
CoL_Bus_Util = 0.022661 
Either_Row_CoL_Bus_Util = 0.023927 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000985 
queue_avg = 0.602725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.602725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462103 n_nop=2408737 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04041
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2438557i bk1: 2148a 2440670i bk2: 2308a 2442138i bk3: 1796a 2443970i bk4: 2808a 2436876i bk5: 2174a 2440880i bk6: 2640a 2439770i bk7: 1958a 2442993i bk8: 3078a 2434969i bk9: 2242a 2439561i bk10: 2308a 2442107i bk11: 1592a 2445599i bk12: 2220a 2441628i bk13: 1608a 2446708i bk14: 1972a 2446397i bk15: 1354a 2449862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.040405 
total_CMD = 2462103 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2284710 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2462103 
n_nop = 2408737 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001500 
CoL_Bus_Util = 0.020203 
Either_Row_CoL_Bus_Util = 0.021675 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001293 
queue_avg = 0.480124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.480124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462103 n_nop=2403129 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04537
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2435674i bk1: 2522a 2438104i bk2: 2320a 2441356i bk3: 2112a 2442116i bk4: 2872a 2433696i bk5: 2610a 2436202i bk6: 2624a 2439213i bk7: 2482a 2439138i bk8: 3128a 2433303i bk9: 2962a 2431762i bk10: 2320a 2440961i bk11: 2098a 2440128i bk12: 2264a 2440614i bk13: 1984a 2441368i bk14: 1984a 2445150i bk15: 1780a 2445183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.045373 
total_CMD = 2462103 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2271928 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2462103 
n_nop = 2403129 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001286 
CoL_Bus_Util = 0.022686 
Either_Row_CoL_Bus_Util = 0.023953 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000814 
queue_avg = 0.597840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.59784
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462103 n_nop=2409100 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04019
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2440118i bk1: 2726a 2437724i bk2: 1816a 2444323i bk3: 2284a 2442138i bk4: 2144a 2441202i bk5: 2800a 2436013i bk6: 1976a 2443887i bk7: 2616a 2440178i bk8: 2212a 2439358i bk9: 3074a 2435318i bk10: 1652a 2446091i bk11: 2220a 2441625i bk12: 1600a 2446336i bk13: 2212a 2442206i bk14: 1388a 2450393i bk15: 1940a 2446454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.040192 
total_CMD = 2462103 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2286749 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2462103 
n_nop = 2409100 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001459 
CoL_Bus_Util = 0.020096 
Either_Row_CoL_Bus_Util = 0.021528 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001264 
queue_avg = 0.486202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.486202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462103 n_nop=2403705 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04497
n_activity=211332 dram_eff=0.524
bk0: 2502a 2438463i bk1: 2728a 2437506i bk2: 2132a 2442289i bk3: 2296a 2441183i bk4: 2590a 2435980i bk5: 2848a 2434323i bk6: 2514a 2439258i bk7: 2592a 2438188i bk8: 2930a 2433155i bk9: 3104a 2432676i bk10: 2110a 2440830i bk11: 2232a 2440029i bk12: 1972a 2441257i bk13: 2240a 2440120i bk14: 1796a 2445523i bk15: 1952a 2446362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.044975 
total_CMD = 2462103 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2275441 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2462103 
n_nop = 2403705 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001252 
CoL_Bus_Util = 0.022487 
Either_Row_CoL_Bus_Util = 0.023719 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000856 
queue_avg = 0.604261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.604261

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157474, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 184708, Miss = 19928, Miss_rate = 0.108, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173312, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 192950, Miss = 20176, Miss_rate = 0.105, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 182680, Miss = 20120, Miss_rate = 0.110, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158004, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 190882, Miss = 20352, Miss_rate = 0.107, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175336, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155464, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 183336, Miss = 19880, Miss_rate = 0.108, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174128, Miss = 18896, Miss_rate = 0.109, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 190144, Miss = 19992, Miss_rate = 0.105, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2118418
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1060
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1338131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 355450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 101994
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1645772
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 359032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113584
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2118418
icnt_total_pkts_simt_to_mem=798886
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04587
	minimum = 5
	maximum = 9
Network latency average = 5.04587
	minimum = 5
	maximum = 9
Slowest packet = 2732821
Flit latency average = 5.00212
	minimum = 5
	maximum = 9
Slowest flit = 2912120
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00721439
	minimum = 0 (at node 0)
	maximum = 0.027116 (at node 16)
Accepted packet rate average = 0.00721439
	minimum = 0 (at node 0)
	maximum = 0.0221787 (at node 9)
Injected flit rate average = 0.00752932
	minimum = 0 (at node 0)
	maximum = 0.027116 (at node 16)
Accepted flit rate average= 0.00752932
	minimum = 0 (at node 0)
	maximum = 0.0221787 (at node 9)
Injected packet length average = 1.04365
Accepted packet length average = 1.04365
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1674 (74 samples)
	minimum = 5 (74 samples)
	maximum = 243.23 (74 samples)
Network latency average = 21.7208 (74 samples)
	minimum = 5 (74 samples)
	maximum = 240.676 (74 samples)
Flit latency average = 20.8121 (74 samples)
	minimum = 5 (74 samples)
	maximum = 240.176 (74 samples)
Fragmentation average = 0.00211021 (74 samples)
	minimum = 0 (74 samples)
	maximum = 53.0541 (74 samples)
Injected packet rate average = 0.0677986 (74 samples)
	minimum = 0.0214084 (74 samples)
	maximum = 0.187095 (74 samples)
Accepted packet rate average = 0.0677986 (74 samples)
	minimum = 0.0213513 (74 samples)
	maximum = 0.107897 (74 samples)
Injected flit rate average = 0.0721994 (74 samples)
	minimum = 0.0277923 (74 samples)
	maximum = 0.187279 (74 samples)
Accepted flit rate average = 0.0721994 (74 samples)
	minimum = 0.0285592 (74 samples)
	maximum = 0.107897 (74 samples)
Injected packet size average = 1.06491 (74 samples)
Accepted packet size average = 1.06491 (74 samples)
Hops average = 1 (74 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 27 sec (567 sec)
gpgpu_simulation_rate = 448846 (inst/sec)
gpgpu_simulation_rate = 3289 (cycle/sec)
gpgpu_silicon_slowdown = 212830x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 75 '_Z12lud_internalPfii'
Destroy streams for kernel 75: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 75 
gpu_sim_cycle = 3923
gpu_sim_insn = 1166592
gpu_ipc =     297.3724
gpu_tot_sim_cycle = 1869199
gpu_tot_sim_insn = 255662600
gpu_tot_ipc =     136.7766
gpu_tot_issued_cta = 10825
gpu_occupancy = 47.9506% 
gpu_tot_occupancy = 30.8157% 
max_total_param_size = 0
gpu_stall_dramfull = 206984
gpu_stall_icnt2sh    = 374200
partiton_level_parallism =       0.7196
partiton_level_parallism_total  =       0.3329
partiton_level_parallism_util =       1.6095
partiton_level_parallism_util_total  =       1.7517
L2_BW  =      55.5232 GB/Sec
L2_BW_total  =      25.5031 GB/Sec
gpu_total_sim_rate=449319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4213750
	L1I_total_cache_misses = 76639
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46316, Miss = 28183, Miss_rate = 0.608, Pending_hits = 3096, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46300, Miss = 28183, Miss_rate = 0.609, Pending_hits = 2812, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46558, Miss = 28040, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47277, Miss = 28713, Miss_rate = 0.607, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47027, Miss = 28383, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 46885, Miss = 28865, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 46532, Miss = 27882, Miss_rate = 0.599, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46337, Miss = 27841, Miss_rate = 0.601, Pending_hits = 3486, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 46958, Miss = 28732, Miss_rate = 0.612, Pending_hits = 3045, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46287, Miss = 28083, Miss_rate = 0.607, Pending_hits = 3023, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46477, Miss = 27790, Miss_rate = 0.598, Pending_hits = 2966, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46652, Miss = 27996, Miss_rate = 0.600, Pending_hits = 3011, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46093, Miss = 28112, Miss_rate = 0.610, Pending_hits = 3081, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46557, Miss = 28326, Miss_rate = 0.608, Pending_hits = 3129, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 46844, Miss = 28590, Miss_rate = 0.610, Pending_hits = 2885, Reservation_fails = 18649
	L1D_total_cache_accesses = 699100
	L1D_total_cache_misses = 423719
	L1D_total_cache_miss_rate = 0.6061
	L1D_total_cache_pending_hits = 45096
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252135
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4137111
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76639
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 518800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180300
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4213750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10825, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45378, 26751, 13485, 13485, 13485, 13485, 13485, 13485, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 266508000
gpgpu_n_tot_w_icount = 8328375
gpgpu_n_stall_shd_mem = 486093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413443
gpgpu_n_mem_write_global = 180300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8300800
gpgpu_n_store_insn = 2884800
gpgpu_n_shmem_insn = 93011000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1682879	W0_Idle:13935483	W0_Scoreboard:10625001	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4324665	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3307544 {8:413443,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12981600 {72:180300,}
traffic_breakdown_coretomem[INST_ACC_R] = 227480 {8:28435,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66150880 {40:1653772,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2884800 {8:360600,}
traffic_breakdown_memtocore[INST_ACC_R] = 4549600 {40:113740,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156265 	680189 	162330 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27021 	1120 	215 	517849 	29654 	29028 	12556 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227881 	257349 	245195 	311758 	753589 	218325 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1457 	443 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6110      7281      6521      5919      5041      6955      5361      6210      4635      7464      5903      6946      5240      7831      6138
dram[1]:       6299      5681      6597      6522      5826      5490      6481      6018      5123      4938      5627      5786      5032      4834      5795      5930
dram[2]:       5796      7437      6141      7687      4790      5834      5072      7057      4537      5999      5156      7651      4681      6719      5678      7814
dram[3]:       6244      5833      6530      6408      5620      5371      6306      6382      5068      5015      5758      5559      4886      4802      5905      5638
dram[4]:       8391      6113      7844      6752      6176      5057      6875      5497      6187      4622      7305      6080      7171      5118      8052      6390
dram[5]:       6308      6348      6538      7015      5682      5892      6157      6561      5216      5160      5483      6024      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467281 n_nop=2413943 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.0403
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2445442i bk1: 2760a 2443098i bk2: 1822a 2449804i bk3: 2288a 2447397i bk4: 2184a 2444967i bk5: 2796a 2441128i bk6: 1990a 2448718i bk7: 2616a 2445746i bk8: 2250a 2443968i bk9: 3072a 2439832i bk10: 1674a 2450581i bk11: 2224a 2446676i bk12: 1612a 2452431i bk13: 2212a 2447876i bk14: 1392a 2455126i bk15: 1944a 2450996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040304 
total_CMD = 2467281 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2289767 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2467281 
n_nop = 2413943 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001492 
CoL_Bus_Util = 0.020152 
Either_Row_CoL_Bus_Util = 0.021618 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001219 
queue_avg = 0.491259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.491259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467281 n_nop=2408371 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04523
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2442682i bk1: 2840a 2441470i bk2: 2136a 2446383i bk3: 2296a 2446476i bk4: 2600a 2439278i bk5: 2872a 2438725i bk6: 2510a 2444274i bk7: 2592a 2443372i bk8: 2956a 2437923i bk9: 3128a 2437757i bk10: 2186a 2445926i bk11: 2232a 2446570i bk12: 1968a 2446819i bk13: 2264a 2444917i bk14: 1812a 2451063i bk15: 1952a 2450466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.045227 
total_CMD = 2467281 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2277430 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2467281 
n_nop = 2408371 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001286 
CoL_Bus_Util = 0.022614 
Either_Row_CoL_Bus_Util = 0.023876 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000985 
queue_avg = 0.601460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.60146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467281 n_nop=2413915 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.04032
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2443735i bk1: 2148a 2445848i bk2: 2308a 2447316i bk3: 1796a 2449148i bk4: 2808a 2442054i bk5: 2174a 2446058i bk6: 2640a 2444948i bk7: 1958a 2448171i bk8: 3078a 2440147i bk9: 2242a 2444739i bk10: 2308a 2447285i bk11: 1592a 2450777i bk12: 2220a 2446806i bk13: 1608a 2451886i bk14: 1972a 2451575i bk15: 1354a 2455040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.040320 
total_CMD = 2467281 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2289888 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2467281 
n_nop = 2413915 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001497 
CoL_Bus_Util = 0.020160 
Either_Row_CoL_Bus_Util = 0.021629 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001293 
queue_avg = 0.479116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.479116
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467281 n_nop=2408307 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04528
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2440852i bk1: 2522a 2443282i bk2: 2320a 2446534i bk3: 2112a 2447294i bk4: 2872a 2438874i bk5: 2610a 2441380i bk6: 2624a 2444391i bk7: 2482a 2444316i bk8: 3128a 2438481i bk9: 2962a 2436940i bk10: 2320a 2446139i bk11: 2098a 2445306i bk12: 2264a 2445792i bk13: 1984a 2446546i bk14: 1984a 2450328i bk15: 1780a 2450361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.045277 
total_CMD = 2467281 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2277106 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2467281 
n_nop = 2408307 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001283 
CoL_Bus_Util = 0.022639 
Either_Row_CoL_Bus_Util = 0.023902 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000814 
queue_avg = 0.596585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.596585
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467281 n_nop=2414278 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.04011
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2445296i bk1: 2726a 2442902i bk2: 1816a 2449501i bk3: 2284a 2447316i bk4: 2144a 2446380i bk5: 2800a 2441191i bk6: 1976a 2449065i bk7: 2616a 2445356i bk8: 2212a 2444536i bk9: 3074a 2440496i bk10: 1652a 2451269i bk11: 2220a 2446803i bk12: 1600a 2451514i bk13: 2212a 2447384i bk14: 1388a 2455571i bk15: 1940a 2451632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.040107 
total_CMD = 2467281 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2291927 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2467281 
n_nop = 2414278 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001456 
CoL_Bus_Util = 0.020054 
Either_Row_CoL_Bus_Util = 0.021482 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001264 
queue_avg = 0.485181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.485181
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467281 n_nop=2408883 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04488
n_activity=211332 dram_eff=0.524
bk0: 2502a 2443641i bk1: 2728a 2442684i bk2: 2132a 2447467i bk3: 2296a 2446361i bk4: 2590a 2441158i bk5: 2848a 2439501i bk6: 2514a 2444436i bk7: 2592a 2443366i bk8: 2930a 2438333i bk9: 3104a 2437854i bk10: 2110a 2446008i bk11: 2232a 2445207i bk12: 1972a 2446435i bk13: 2240a 2445298i bk14: 1796a 2450701i bk15: 1952a 2451540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.044880 
total_CMD = 2467281 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2280619 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2467281 
n_nop = 2408883 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001249 
CoL_Bus_Util = 0.022440 
Either_Row_CoL_Bus_Util = 0.023669 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000856 
queue_avg = 0.602993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.602993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157474, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 186646, Miss = 19928, Miss_rate = 0.107, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173312, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 194274, Miss = 20176, Miss_rate = 0.104, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 184596, Miss = 20120, Miss_rate = 0.109, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158064, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 192154, Miss = 20352, Miss_rate = 0.106, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175396, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155464, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 185242, Miss = 19880, Miss_rate = 0.107, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174128, Miss = 18896, Miss_rate = 0.109, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 191392, Miss = 19992, Miss_rate = 0.104, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2128142
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1055
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1346131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102150
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1653772
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 360600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113740
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2128142
icnt_total_pkts_simt_to_mem=802493
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9293
	minimum = 5
	maximum = 815
Network latency average = 58.5715
	minimum = 5
	maximum = 815
Slowest packet = 2742041
Flit latency average = 55.3703
	minimum = 5
	maximum = 815
Slowest flit = 2921557
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.118456
	minimum = 0 (at node 15)
	maximum = 0.49401 (at node 16)
Accepted packet rate average = 0.118456
	minimum = 0 (at node 15)
	maximum = 0.212083 (at node 1)
Injected flit rate average = 0.125858
	minimum = 0 (at node 15)
	maximum = 0.49401 (at node 16)
Accepted flit rate average= 0.125858
	minimum = 0 (at node 15)
	maximum = 0.212083 (at node 1)
Injected packet length average = 1.06249
Accepted packet length average = 1.06249
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7109 (75 samples)
	minimum = 5 (75 samples)
	maximum = 250.853 (75 samples)
Network latency average = 22.2121 (75 samples)
	minimum = 5 (75 samples)
	maximum = 248.333 (75 samples)
Flit latency average = 21.2729 (75 samples)
	minimum = 5 (75 samples)
	maximum = 247.84 (75 samples)
Fragmentation average = 0.00208207 (75 samples)
	minimum = 0 (75 samples)
	maximum = 52.3467 (75 samples)
Injected packet rate average = 0.068474 (75 samples)
	minimum = 0.0211229 (75 samples)
	maximum = 0.191187 (75 samples)
Accepted packet rate average = 0.068474 (75 samples)
	minimum = 0.0210666 (75 samples)
	maximum = 0.109286 (75 samples)
Injected flit rate average = 0.0729149 (75 samples)
	minimum = 0.0274218 (75 samples)
	maximum = 0.191369 (75 samples)
Accepted flit rate average = 0.0729149 (75 samples)
	minimum = 0.0281784 (75 samples)
	maximum = 0.109286 (75 samples)
Injected packet size average = 1.06486 (75 samples)
Accepted packet size average = 1.06486 (75 samples)
Hops average = 1 (75 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 29 sec (569 sec)
gpgpu_simulation_rate = 449319 (inst/sec)
gpgpu_simulation_rate = 3285 (cycle/sec)
gpgpu_silicon_slowdown = 213089x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 76 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 76: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 76 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1895654
gpu_tot_sim_insn = 255682480
gpu_tot_ipc =     134.8783
gpu_tot_issued_cta = 10826
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.7718% 
max_total_param_size = 0
gpu_stall_dramfull = 206984
gpu_stall_icnt2sh    = 374200
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3282
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7516
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      25.1489 GB/Sec
gpu_total_sim_rate=447780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4215422
	L1I_total_cache_misses = 76651
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46316, Miss = 28183, Miss_rate = 0.608, Pending_hits = 3096, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46300, Miss = 28183, Miss_rate = 0.609, Pending_hits = 2812, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46558, Miss = 28040, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47308, Miss = 28729, Miss_rate = 0.607, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47027, Miss = 28383, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 46885, Miss = 28865, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 46532, Miss = 27882, Miss_rate = 0.599, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46337, Miss = 27841, Miss_rate = 0.601, Pending_hits = 3486, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 46958, Miss = 28732, Miss_rate = 0.612, Pending_hits = 3045, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46287, Miss = 28083, Miss_rate = 0.607, Pending_hits = 3023, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46477, Miss = 27790, Miss_rate = 0.598, Pending_hits = 2966, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46652, Miss = 27996, Miss_rate = 0.600, Pending_hits = 3011, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46093, Miss = 28112, Miss_rate = 0.610, Pending_hits = 3081, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46557, Miss = 28326, Miss_rate = 0.608, Pending_hits = 3129, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 46844, Miss = 28590, Miss_rate = 0.610, Pending_hits = 2885, Reservation_fails = 18649
	L1D_total_cache_accesses = 699131
	L1D_total_cache_misses = 423735
	L1D_total_cache_miss_rate = 0.6061
	L1D_total_cache_pending_hits = 45096
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4138771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76651
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 518816
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180315
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4215422

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10826, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45378, 26751, 13485, 13485, 13485, 13485, 13485, 13485, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 266602368
gpgpu_n_tot_w_icount = 8331324
gpgpu_n_stall_shd_mem = 486597
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413459
gpgpu_n_mem_write_global = 180315
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8301056
gpgpu_n_store_insn = 2885040
gpgpu_n_shmem_insn = 93015696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1682879	W0_Idle:13965672	W0_Scoreboard:10644771	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:568111	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4327614	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3307672 {8:413459,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12982680 {72:180315,}
traffic_breakdown_coretomem[INST_ACC_R] = 227576 {8:28447,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66153440 {40:1653836,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2885040 {8:360630,}
traffic_breakdown_memtocore[INST_ACC_R] = 4551520 {40:113788,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156359 	680189 	162330 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27033 	1120 	215 	517880 	29654 	29028 	12556 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227975 	257349 	245195 	311758 	753589 	218325 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1466 	444 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6112      7281      6523      5919      5041      6955      5361      6210      4635      7464      5903      6946      5240      7831      6138
dram[1]:       6299      5681      6597      6522      5826      5490      6481      6018      5123      4938      5627      5786      5032      4834      5795      5930
dram[2]:       5798      7437      6143      7687      4790      5834      5072      7057      4537      5999      5156      7651      4681      6719      5678      7814
dram[3]:       6244      5833      6530      6408      5620      5371      6306      6382      5068      5015      5758      5559      4886      4802      5905      5638
dram[4]:       8391      6115      7844      6754      6176      5057      6875      5497      6187      4622      7305      6080      7171      5118      8052      6390
dram[5]:       6308      6348      6538      7015      5682      5892      6157      6561      5216      5160      5483      6024      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2502201 n_nop=2448863 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03974
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2480362i bk1: 2760a 2478018i bk2: 1822a 2484724i bk3: 2288a 2482317i bk4: 2184a 2479887i bk5: 2796a 2476048i bk6: 1990a 2483638i bk7: 2616a 2480666i bk8: 2250a 2478888i bk9: 3072a 2474752i bk10: 1674a 2485501i bk11: 2224a 2481596i bk12: 1612a 2487351i bk13: 2212a 2482796i bk14: 1392a 2490046i bk15: 1944a 2485916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039742 
total_CMD = 2502201 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2324687 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2502201 
n_nop = 2448863 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001472 
CoL_Bus_Util = 0.019871 
Either_Row_CoL_Bus_Util = 0.021316 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001219 
queue_avg = 0.484404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.484404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2502201 n_nop=2443291 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.0446
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2477602i bk1: 2840a 2476390i bk2: 2136a 2481303i bk3: 2296a 2481396i bk4: 2600a 2474198i bk5: 2872a 2473645i bk6: 2510a 2479194i bk7: 2592a 2478292i bk8: 2956a 2472843i bk9: 3128a 2472677i bk10: 2186a 2480846i bk11: 2232a 2481490i bk12: 1968a 2481739i bk13: 2264a 2479837i bk14: 1812a 2485983i bk15: 1952a 2485386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.044596 
total_CMD = 2502201 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2312350 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2502201 
n_nop = 2443291 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001268 
CoL_Bus_Util = 0.022298 
Either_Row_CoL_Bus_Util = 0.023543 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000985 
queue_avg = 0.593066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.593066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2502201 n_nop=2448835 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03976
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2478655i bk1: 2148a 2480768i bk2: 2308a 2482236i bk3: 1796a 2484068i bk4: 2808a 2476974i bk5: 2174a 2480978i bk6: 2640a 2479868i bk7: 1958a 2483091i bk8: 3078a 2475067i bk9: 2242a 2479659i bk10: 2308a 2482205i bk11: 1592a 2485697i bk12: 2220a 2481726i bk13: 1608a 2486806i bk14: 1972a 2486495i bk15: 1354a 2489960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.039758 
total_CMD = 2502201 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2324808 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2502201 
n_nop = 2448835 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001476 
CoL_Bus_Util = 0.019879 
Either_Row_CoL_Bus_Util = 0.021328 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001293 
queue_avg = 0.472430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.47243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2502201 n_nop=2443227 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04465
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2475772i bk1: 2522a 2478202i bk2: 2320a 2481454i bk3: 2112a 2482214i bk4: 2872a 2473794i bk5: 2610a 2476300i bk6: 2624a 2479311i bk7: 2482a 2479236i bk8: 3128a 2473401i bk9: 2962a 2471860i bk10: 2320a 2481059i bk11: 2098a 2480226i bk12: 2264a 2480712i bk13: 1984a 2481466i bk14: 1984a 2485248i bk15: 1780a 2485281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.044645 
total_CMD = 2502201 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2312026 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2502201 
n_nop = 2443227 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001265 
CoL_Bus_Util = 0.022323 
Either_Row_CoL_Bus_Util = 0.023569 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000814 
queue_avg = 0.588260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.58826
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2502201 n_nop=2449198 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03955
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2480216i bk1: 2726a 2477822i bk2: 1816a 2484421i bk3: 2284a 2482236i bk4: 2144a 2481300i bk5: 2800a 2476111i bk6: 1976a 2483985i bk7: 2616a 2480276i bk8: 2212a 2479456i bk9: 3074a 2475416i bk10: 1652a 2486189i bk11: 2220a 2481723i bk12: 1600a 2486434i bk13: 2212a 2482304i bk14: 1388a 2490491i bk15: 1940a 2486552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.039548 
total_CMD = 2502201 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2326847 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2502201 
n_nop = 2449198 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001436 
CoL_Bus_Util = 0.019774 
Either_Row_CoL_Bus_Util = 0.021183 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001264 
queue_avg = 0.478410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.47841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2502201 n_nop=2443803 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04425
n_activity=211332 dram_eff=0.524
bk0: 2502a 2478561i bk1: 2728a 2477604i bk2: 2132a 2482387i bk3: 2296a 2481281i bk4: 2590a 2476078i bk5: 2848a 2474421i bk6: 2514a 2479356i bk7: 2592a 2478286i bk8: 2930a 2473253i bk9: 3104a 2472774i bk10: 2110a 2480928i bk11: 2232a 2480127i bk12: 1972a 2481355i bk13: 2240a 2480218i bk14: 1796a 2485621i bk15: 1952a 2486460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.044254 
total_CMD = 2502201 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2315539 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2502201 
n_nop = 2443803 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001232 
CoL_Bus_Util = 0.022127 
Either_Row_CoL_Bus_Util = 0.023339 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000856 
queue_avg = 0.594577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.594577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157482, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 186676, Miss = 19928, Miss_rate = 0.107, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173320, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 194274, Miss = 20176, Miss_rate = 0.104, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 184638, Miss = 20120, Miss_rate = 0.109, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158064, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 192162, Miss = 20352, Miss_rate = 0.106, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175396, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155472, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 185272, Miss = 19880, Miss_rate = 0.107, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174136, Miss = 18896, Miss_rate = 0.109, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 191392, Miss = 19992, Miss_rate = 0.104, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2128284
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1055
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1346195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102198
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1653836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 360630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113788
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2128284
icnt_total_pkts_simt_to_mem=802551
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2750471
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2930635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 3)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 3)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 3)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4687 (76 samples)
	minimum = 5 (76 samples)
	maximum = 247.711 (76 samples)
Network latency average = 21.9867 (76 samples)
	minimum = 5 (76 samples)
	maximum = 245.145 (76 samples)
Flit latency average = 21.0588 (76 samples)
	minimum = 5 (76 samples)
	maximum = 244.645 (76 samples)
Fragmentation average = 0.00205468 (76 samples)
	minimum = 0 (76 samples)
	maximum = 51.6579 (76 samples)
Injected packet rate average = 0.0675764 (76 samples)
	minimum = 0.020845 (76 samples)
	maximum = 0.188693 (76 samples)
Accepted packet rate average = 0.0675764 (76 samples)
	minimum = 0.0207894 (76 samples)
	maximum = 0.107919 (76 samples)
Injected flit rate average = 0.0719592 (76 samples)
	minimum = 0.027061 (76 samples)
	maximum = 0.188879 (76 samples)
Accepted flit rate average = 0.0719592 (76 samples)
	minimum = 0.0278076 (76 samples)
	maximum = 0.107919 (76 samples)
Injected packet size average = 1.06486 (76 samples)
Accepted packet size average = 1.06486 (76 samples)
Hops average = 1 (76 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 31 sec (571 sec)
gpgpu_simulation_rate = 447780 (inst/sec)
gpgpu_simulation_rate = 3319 (cycle/sec)
gpgpu_silicon_slowdown = 210906x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 77 '_Z13lud_perimeterPfii'
Destroy streams for kernel 77: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 77 
gpu_sim_cycle = 25520
gpu_sim_insn = 118080
gpu_ipc =       4.6270
gpu_tot_sim_cycle = 1921174
gpu_tot_sim_insn = 255800560
gpu_tot_ipc =     133.1480
gpu_tot_issued_cta = 10832
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.5206% 
max_total_param_size = 0
gpu_stall_dramfull = 206984
gpu_stall_icnt2sh    = 374200
partiton_level_parallism =       0.0369
partiton_level_parallism_total  =       0.3244
partiton_level_parallism_util =       1.0064
partiton_level_parallism_util_total  =       1.7496
L2_BW  =       2.9773 GB/Sec
L2_BW_total  =      24.8544 GB/Sec
gpu_total_sim_rate=446423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4219082
	L1I_total_cache_misses = 77118
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46316, Miss = 28183, Miss_rate = 0.608, Pending_hits = 3096, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46300, Miss = 28183, Miss_rate = 0.609, Pending_hits = 2812, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46558, Miss = 28040, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47308, Miss = 28729, Miss_rate = 0.607, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47106, Miss = 28431, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 46964, Miss = 28921, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 46611, Miss = 27930, Miss_rate = 0.599, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46416, Miss = 27889, Miss_rate = 0.601, Pending_hits = 3486, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47037, Miss = 28780, Miss_rate = 0.612, Pending_hits = 3045, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46366, Miss = 28131, Miss_rate = 0.607, Pending_hits = 3023, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46477, Miss = 27790, Miss_rate = 0.598, Pending_hits = 2966, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46652, Miss = 27996, Miss_rate = 0.600, Pending_hits = 3011, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46093, Miss = 28112, Miss_rate = 0.610, Pending_hits = 3081, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46557, Miss = 28326, Miss_rate = 0.608, Pending_hits = 3129, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 46844, Miss = 28590, Miss_rate = 0.610, Pending_hits = 2885, Reservation_fails = 18649
	L1D_total_cache_accesses = 699605
	L1D_total_cache_misses = 424031
	L1D_total_cache_miss_rate = 0.6061
	L1D_total_cache_pending_hits = 45096
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252195
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4141964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77118
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 519104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180501
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4219082

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45378, 26751, 13485, 13485, 13485, 13485, 13485, 13485, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 266833920
gpgpu_n_tot_w_icount = 8338560
gpgpu_n_stall_shd_mem = 487941
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413747
gpgpu_n_mem_write_global = 180501
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8305664
gpgpu_n_store_insn = 2888016
gpgpu_n_shmem_insn = 93053904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8024448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1683185	W0_Idle:14188328	W0_Scoreboard:10720413	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694787
single_issue_nums: WS0:4334850	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3309976 {8:413747,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12996072 {72:180501,}
traffic_breakdown_coretomem[INST_ACC_R] = 231312 {8:28914,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66199520 {40:1654988,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2888016 {8:361002,}
traffic_breakdown_memtocore[INST_ACC_R] = 4626240 {40:115656,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1157883 	680189 	162330 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27496 	1124 	215 	518354 	29654 	29028 	12556 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	229499 	257349 	245195 	311758 	753589 	218325 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1493 	444 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6120      7281      6541      5919      5046      6955      5367      6210      4639      7464      5905      6946      5240      7831      6138
dram[1]:       6299      5686      6597      6531      5826      5490      6481      6018      5123      4938      5627      5786      5032      4834      5795      5930
dram[2]:       5810      7437      6160      7687      4795      5834      5077      7057      4541      5999      5158      7651      4681      6719      5678      7814
dram[3]:       6252      5833      6539      6408      5620      5371      6306      6382      5068      5015      5758      5559      4886      4802      5905      5638
dram[4]:       8391      6128      7844      6768      6176      5062      6875      5502      6187      4626      7305      6082      7171      5118      8052      6390
dram[5]:       6308      6356      6538      7021      5682      5892      6157      6561      5216      5160      5483      6024      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535887 n_nop=2482549 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03921
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2514048i bk1: 2760a 2511704i bk2: 1822a 2518410i bk3: 2288a 2516003i bk4: 2184a 2513573i bk5: 2796a 2509734i bk6: 1990a 2517324i bk7: 2616a 2514352i bk8: 2250a 2512574i bk9: 3072a 2508438i bk10: 1674a 2519187i bk11: 2224a 2515282i bk12: 1612a 2521037i bk13: 2212a 2516482i bk14: 1392a 2523732i bk15: 1944a 2519602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039214 
total_CMD = 2535887 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2358373 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2535887 
n_nop = 2482549 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001452 
CoL_Bus_Util = 0.019607 
Either_Row_CoL_Bus_Util = 0.021033 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001219 
queue_avg = 0.477969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.477969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535887 n_nop=2476977 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.044
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2511288i bk1: 2840a 2510076i bk2: 2136a 2514989i bk3: 2296a 2515082i bk4: 2600a 2507884i bk5: 2872a 2507331i bk6: 2510a 2512880i bk7: 2592a 2511978i bk8: 2956a 2506529i bk9: 3128a 2506363i bk10: 2186a 2514532i bk11: 2232a 2515176i bk12: 1968a 2515425i bk13: 2264a 2513523i bk14: 1812a 2519669i bk15: 1952a 2519072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.044004 
total_CMD = 2535887 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2346036 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2535887 
n_nop = 2476977 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001252 
CoL_Bus_Util = 0.022002 
Either_Row_CoL_Bus_Util = 0.023231 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000985 
queue_avg = 0.585188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.585188
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535887 n_nop=2482521 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03923
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2512341i bk1: 2148a 2514454i bk2: 2308a 2515922i bk3: 1796a 2517754i bk4: 2808a 2510660i bk5: 2174a 2514664i bk6: 2640a 2513554i bk7: 1958a 2516777i bk8: 3078a 2508753i bk9: 2242a 2513345i bk10: 2308a 2515891i bk11: 1592a 2519383i bk12: 2220a 2515412i bk13: 1608a 2520492i bk14: 1972a 2520181i bk15: 1354a 2523646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.039230 
total_CMD = 2535887 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2358494 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2535887 
n_nop = 2482521 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001457 
CoL_Bus_Util = 0.019615 
Either_Row_CoL_Bus_Util = 0.021044 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001293 
queue_avg = 0.466154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.466154
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535887 n_nop=2476913 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04405
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2509458i bk1: 2522a 2511888i bk2: 2320a 2515140i bk3: 2112a 2515900i bk4: 2872a 2507480i bk5: 2610a 2509986i bk6: 2624a 2512997i bk7: 2482a 2512922i bk8: 3128a 2507087i bk9: 2962a 2505546i bk10: 2320a 2514745i bk11: 2098a 2513912i bk12: 2264a 2514398i bk13: 1984a 2515152i bk14: 1984a 2518934i bk15: 1780a 2518967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.044052 
total_CMD = 2535887 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2345712 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2535887 
n_nop = 2476913 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001248 
CoL_Bus_Util = 0.022026 
Either_Row_CoL_Bus_Util = 0.023256 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000814 
queue_avg = 0.580445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.580445
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535887 n_nop=2482884 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03902
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2513902i bk1: 2726a 2511508i bk2: 1816a 2518107i bk3: 2284a 2515922i bk4: 2144a 2514986i bk5: 2800a 2509797i bk6: 1976a 2517671i bk7: 2616a 2513962i bk8: 2212a 2513142i bk9: 3074a 2509102i bk10: 1652a 2519875i bk11: 2220a 2515409i bk12: 1600a 2520120i bk13: 2212a 2515990i bk14: 1388a 2524177i bk15: 1940a 2520238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.039022 
total_CMD = 2535887 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2360533 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2535887 
n_nop = 2482884 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001416 
CoL_Bus_Util = 0.019511 
Either_Row_CoL_Bus_Util = 0.020901 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001264 
queue_avg = 0.472055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.472055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535887 n_nop=2477489 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04367
n_activity=211332 dram_eff=0.524
bk0: 2502a 2512247i bk1: 2728a 2511290i bk2: 2132a 2516073i bk3: 2296a 2514967i bk4: 2590a 2509764i bk5: 2848a 2508107i bk6: 2514a 2513042i bk7: 2592a 2511972i bk8: 2930a 2506939i bk9: 3104a 2506460i bk10: 2110a 2514614i bk11: 2232a 2513813i bk12: 1972a 2515041i bk13: 2240a 2513904i bk14: 1796a 2519307i bk15: 1952a 2520146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.043666 
total_CMD = 2535887 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2349225 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2535887 
n_nop = 2477489 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001215 
CoL_Bus_Util = 0.021833 
Either_Row_CoL_Bus_Util = 0.023029 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000856 
queue_avg = 0.586679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.586679

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157650, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 187240, Miss = 19928, Miss_rate = 0.106, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173464, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 194586, Miss = 20176, Miss_rate = 0.104, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 185186, Miss = 20120, Miss_rate = 0.109, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158208, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 192442, Miss = 20352, Miss_rate = 0.106, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175540, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155616, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 185788, Miss = 19880, Miss_rate = 0.107, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174300, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 191656, Miss = 19992, Miss_rate = 0.104, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2131676
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1054
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1347347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104066
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1654988
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 361002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115656
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2131676
icnt_total_pkts_simt_to_mem=803678
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05123
	minimum = 5
	maximum = 9
Network latency average = 5.05123
	minimum = 5
	maximum = 9
Slowest packet = 2750524
Flit latency average = 5.01372
	minimum = 5
	maximum = 9
Slowest flit = 2930839
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00628846
	minimum = 0 (at node 0)
	maximum = 0.0221003 (at node 16)
Accepted packet rate average = 0.00628846
	minimum = 0 (at node 0)
	maximum = 0.0221787 (at node 4)
Injected flit rate average = 0.0065584
	minimum = 0 (at node 0)
	maximum = 0.0221003 (at node 16)
Accepted flit rate average= 0.0065584
	minimum = 0 (at node 0)
	maximum = 0.0221787 (at node 4)
Injected packet length average = 1.04293
Accepted packet length average = 1.04293
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2295 (77 samples)
	minimum = 5 (77 samples)
	maximum = 244.61 (77 samples)
Network latency average = 21.7668 (77 samples)
	minimum = 5 (77 samples)
	maximum = 242.078 (77 samples)
Flit latency average = 20.8504 (77 samples)
	minimum = 5 (77 samples)
	maximum = 241.584 (77 samples)
Fragmentation average = 0.00202799 (77 samples)
	minimum = 0 (77 samples)
	maximum = 50.987 (77 samples)
Injected packet rate average = 0.0667805 (77 samples)
	minimum = 0.0205743 (77 samples)
	maximum = 0.186529 (77 samples)
Accepted packet rate average = 0.0667805 (77 samples)
	minimum = 0.0205194 (77 samples)
	maximum = 0.106806 (77 samples)
Injected flit rate average = 0.0711098 (77 samples)
	minimum = 0.0267095 (77 samples)
	maximum = 0.186713 (77 samples)
Accepted flit rate average = 0.0711098 (77 samples)
	minimum = 0.0274465 (77 samples)
	maximum = 0.106806 (77 samples)
Injected packet size average = 1.06483 (77 samples)
Accepted packet size average = 1.06483 (77 samples)
Hops average = 1 (77 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 33 sec (573 sec)
gpgpu_simulation_rate = 446423 (inst/sec)
gpgpu_simulation_rate = 3352 (cycle/sec)
gpgpu_silicon_slowdown = 208830x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 78 '_Z12lud_internalPfii'
Destroy streams for kernel 78: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 78 
gpu_sim_cycle = 3418
gpu_sim_insn = 857088
gpu_ipc =     250.7572
gpu_tot_sim_cycle = 1924592
gpu_tot_sim_insn = 256657648
gpu_tot_ipc =     133.3569
gpu_tot_issued_cta = 10868
gpu_occupancy = 35.8573% 
gpu_tot_occupancy = 30.5344% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 375827
partiton_level_parallism =       0.6559
partiton_level_parallism_total  =       0.3250
partiton_level_parallism_util =       1.5494
partiton_level_parallism_util_total  =       1.7488
L2_BW  =      51.2225 GB/Sec
L2_BW_total  =      24.9012 GB/Sec
gpu_total_sim_rate=446361

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4232618
	L1I_total_cache_misses = 77585
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46508, Miss = 28311, Miss_rate = 0.609, Pending_hits = 3106, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46428, Miss = 28279, Miss_rate = 0.609, Pending_hits = 2812, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46686, Miss = 28136, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47436, Miss = 28825, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47234, Miss = 28527, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47092, Miss = 29017, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 46739, Miss = 28026, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46544, Miss = 27985, Miss_rate = 0.601, Pending_hits = 3486, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47165, Miss = 28876, Miss_rate = 0.612, Pending_hits = 3045, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46494, Miss = 28227, Miss_rate = 0.607, Pending_hits = 3023, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46669, Miss = 27918, Miss_rate = 0.598, Pending_hits = 2982, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46844, Miss = 28124, Miss_rate = 0.600, Pending_hits = 3027, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46285, Miss = 28240, Miss_rate = 0.610, Pending_hits = 3093, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46749, Miss = 28454, Miss_rate = 0.609, Pending_hits = 3139, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47036, Miss = 28718, Miss_rate = 0.611, Pending_hits = 2897, Reservation_fails = 18649
	L1D_total_cache_accesses = 701909
	L1D_total_cache_misses = 425663
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 45172
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253149
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253059
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4155033
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77585
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520832
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181077
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4232618

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10868, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45471, 26844, 13578, 13578, 13578, 13578, 13578, 13578, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 267691008
gpgpu_n_tot_w_icount = 8365344
gpgpu_n_stall_shd_mem = 489093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415379
gpgpu_n_mem_write_global = 181077
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333312
gpgpu_n_store_insn = 2897232
gpgpu_n_shmem_insn = 93367248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688562	W0_Idle:14202087	W0_Scoreboard:10765377	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4348242	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3323032 {8:415379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13037544 {72:181077,}
traffic_breakdown_coretomem[INST_ACC_R] = 231584 {8:28948,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66460640 {40:1661516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897232 {8:362154,}
traffic_breakdown_memtocore[INST_ACC_R] = 4631680 {40:115792,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1161656 	683569 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27524 	1130 	215 	520429 	29666 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	229895 	257997 	245982 	312863 	757479 	219179 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1497 	447 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6613      5919      5116      6955      5450      6210      4704      7464      5937      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6621      5826      5529      6481      6051      5123      4973      5627      5799      5032      4834      5795      5930
dram[2]:       5836      7437      6249      7687      4873      5834      5176      7057      4604      5999      5198      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6650      6408      5655      5371      6338      6382      5098      5015      5772      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6856      6176      5141      6875      5597      6187      4689      7305      6109      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7102      5682      5931      6157      6597      5216      5194      5483      6034      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540398 n_nop=2487060 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03914
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2518559i bk1: 2760a 2516215i bk2: 1822a 2522921i bk3: 2288a 2520514i bk4: 2184a 2518084i bk5: 2796a 2514245i bk6: 1990a 2521835i bk7: 2616a 2518863i bk8: 2250a 2517085i bk9: 3072a 2512949i bk10: 1674a 2523698i bk11: 2224a 2519793i bk12: 1612a 2525548i bk13: 2212a 2520993i bk14: 1392a 2528243i bk15: 1944a 2524113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039144 
total_CMD = 2540398 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2362884 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2540398 
n_nop = 2487060 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001449 
CoL_Bus_Util = 0.019572 
Either_Row_CoL_Bus_Util = 0.020996 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001219 
queue_avg = 0.477120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.47712
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540398 n_nop=2481488 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04393
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2515799i bk1: 2840a 2514587i bk2: 2136a 2519500i bk3: 2296a 2519593i bk4: 2600a 2512395i bk5: 2872a 2511842i bk6: 2510a 2517391i bk7: 2592a 2516489i bk8: 2956a 2511040i bk9: 3128a 2510874i bk10: 2186a 2519043i bk11: 2232a 2519687i bk12: 1968a 2519936i bk13: 2264a 2518034i bk14: 1812a 2524180i bk15: 1952a 2523583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.043925 
total_CMD = 2540398 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2350547 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2540398 
n_nop = 2481488 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001249 
CoL_Bus_Util = 0.021963 
Either_Row_CoL_Bus_Util = 0.023189 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000985 
queue_avg = 0.584149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.584149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540398 n_nop=2487032 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03916
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2516852i bk1: 2148a 2518965i bk2: 2308a 2520433i bk3: 1796a 2522265i bk4: 2808a 2515171i bk5: 2174a 2519175i bk6: 2640a 2518065i bk7: 1958a 2521288i bk8: 3078a 2513264i bk9: 2242a 2517856i bk10: 2308a 2520402i bk11: 1592a 2523894i bk12: 2220a 2519923i bk13: 1608a 2525003i bk14: 1972a 2524692i bk15: 1354a 2528157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.039160 
total_CMD = 2540398 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2363005 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2540398 
n_nop = 2487032 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001454 
CoL_Bus_Util = 0.019580 
Either_Row_CoL_Bus_Util = 0.021007 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001293 
queue_avg = 0.465327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.465327
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540398 n_nop=2481424 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04397
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2513969i bk1: 2522a 2516399i bk2: 2320a 2519651i bk3: 2112a 2520411i bk4: 2872a 2511991i bk5: 2610a 2514497i bk6: 2624a 2517508i bk7: 2482a 2517433i bk8: 3128a 2511598i bk9: 2962a 2510057i bk10: 2320a 2519256i bk11: 2098a 2518423i bk12: 2264a 2518909i bk13: 1984a 2519663i bk14: 1984a 2523445i bk15: 1780a 2523478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.043974 
total_CMD = 2540398 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2350223 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2540398 
n_nop = 2481424 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001246 
CoL_Bus_Util = 0.021987 
Either_Row_CoL_Bus_Util = 0.023214 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000814 
queue_avg = 0.579415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.579415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540398 n_nop=2487395 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03895
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2518413i bk1: 2726a 2516019i bk2: 1816a 2522618i bk3: 2284a 2520433i bk4: 2144a 2519497i bk5: 2800a 2514308i bk6: 1976a 2522182i bk7: 2616a 2518473i bk8: 2212a 2517653i bk9: 3074a 2513613i bk10: 1652a 2524386i bk11: 2220a 2519920i bk12: 1600a 2524631i bk13: 2212a 2520501i bk14: 1388a 2528688i bk15: 1940a 2524749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.038953 
total_CMD = 2540398 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2365044 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2540398 
n_nop = 2487395 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001414 
CoL_Bus_Util = 0.019476 
Either_Row_CoL_Bus_Util = 0.020864 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001264 
queue_avg = 0.471217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.471217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540398 n_nop=2482000 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04359
n_activity=211332 dram_eff=0.524
bk0: 2502a 2516758i bk1: 2728a 2515801i bk2: 2132a 2520584i bk3: 2296a 2519478i bk4: 2590a 2514275i bk5: 2848a 2512618i bk6: 2514a 2517553i bk7: 2592a 2516483i bk8: 2930a 2511450i bk9: 3104a 2510971i bk10: 2110a 2519125i bk11: 2232a 2518324i bk12: 1972a 2519552i bk13: 2240a 2518415i bk14: 1796a 2523818i bk15: 1952a 2524657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.043588 
total_CMD = 2540398 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2353736 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2540398 
n_nop = 2482000 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001213 
CoL_Bus_Util = 0.021794 
Either_Row_CoL_Bus_Util = 0.022988 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000856 
queue_avg = 0.585637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.585637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157650, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 188592, Miss = 19928, Miss_rate = 0.106, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173464, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 195758, Miss = 20176, Miss_rate = 0.103, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 186578, Miss = 20120, Miss_rate = 0.108, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158260, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 193690, Miss = 20352, Miss_rate = 0.105, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175592, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155616, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 187168, Miss = 19880, Miss_rate = 0.106, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174300, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 192824, Miss = 19992, Miss_rate = 0.104, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2139492
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1050
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1353875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104202
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1661516
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115792
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2139492
icnt_total_pkts_simt_to_mem=806496
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.0647
	minimum = 5
	maximum = 276
Network latency average = 53.6645
	minimum = 5
	maximum = 276
Slowest packet = 2758317
Flit latency average = 50.9809
	minimum = 5
	maximum = 276
Slowest flit = 2938818
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.108987
	minimum = 0 (at node 15)
	maximum = 0.407256 (at node 19)
Accepted packet rate average = 0.108987
	minimum = 0 (at node 15)
	maximum = 0.177882 (at node 0)
Injected flit rate average = 0.115229
	minimum = 0 (at node 15)
	maximum = 0.407256 (at node 19)
Accepted flit rate average= 0.115229
	minimum = 0 (at node 15)
	maximum = 0.177882 (at node 0)
Injected packet length average = 1.05727
Accepted packet length average = 1.05727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6761 (78 samples)
	minimum = 5 (78 samples)
	maximum = 245.013 (78 samples)
Network latency average = 22.1757 (78 samples)
	minimum = 5 (78 samples)
	maximum = 242.513 (78 samples)
Flit latency average = 21.2367 (78 samples)
	minimum = 5 (78 samples)
	maximum = 242.026 (78 samples)
Fragmentation average = 0.00200199 (78 samples)
	minimum = 0 (78 samples)
	maximum = 50.3333 (78 samples)
Injected packet rate average = 0.0673216 (78 samples)
	minimum = 0.0203105 (78 samples)
	maximum = 0.189359 (78 samples)
Accepted packet rate average = 0.0673216 (78 samples)
	minimum = 0.0202563 (78 samples)
	maximum = 0.107717 (78 samples)
Injected flit rate average = 0.0716754 (78 samples)
	minimum = 0.0263671 (78 samples)
	maximum = 0.189541 (78 samples)
Accepted flit rate average = 0.0716754 (78 samples)
	minimum = 0.0270946 (78 samples)
	maximum = 0.107717 (78 samples)
Injected packet size average = 1.06467 (78 samples)
Accepted packet size average = 1.06467 (78 samples)
Hops average = 1 (78 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 35 sec (575 sec)
gpgpu_simulation_rate = 446361 (inst/sec)
gpgpu_simulation_rate = 3347 (cycle/sec)
gpgpu_silicon_slowdown = 209142x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 79 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 79: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 79 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1951047
gpu_tot_sim_insn = 256677528
gpu_tot_ipc =     131.5589
gpu_tot_issued_cta = 10869
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.4915% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 375827
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3206
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7487
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      24.5652 GB/Sec
gpu_total_sim_rate=444848

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4234290
	L1I_total_cache_misses = 77597
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46508, Miss = 28311, Miss_rate = 0.609, Pending_hits = 3106, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46459, Miss = 28295, Miss_rate = 0.609, Pending_hits = 2812, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46686, Miss = 28136, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47436, Miss = 28825, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47234, Miss = 28527, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47092, Miss = 29017, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 46739, Miss = 28026, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46544, Miss = 27985, Miss_rate = 0.601, Pending_hits = 3486, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47165, Miss = 28876, Miss_rate = 0.612, Pending_hits = 3045, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46494, Miss = 28227, Miss_rate = 0.607, Pending_hits = 3023, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46669, Miss = 27918, Miss_rate = 0.598, Pending_hits = 2982, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46844, Miss = 28124, Miss_rate = 0.600, Pending_hits = 3027, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46285, Miss = 28240, Miss_rate = 0.610, Pending_hits = 3093, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46749, Miss = 28454, Miss_rate = 0.609, Pending_hits = 3139, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47036, Miss = 28718, Miss_rate = 0.611, Pending_hits = 2897, Reservation_fails = 18649
	L1D_total_cache_accesses = 701940
	L1D_total_cache_misses = 425679
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 45172
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253155
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253065
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4156693
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77597
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520848
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181092
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4234290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10869, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45471, 26844, 13578, 13578, 13578, 13578, 13578, 13578, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 267785376
gpgpu_n_tot_w_icount = 8368293
gpgpu_n_stall_shd_mem = 489597
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415395
gpgpu_n_mem_write_global = 181092
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333568
gpgpu_n_store_insn = 2897472
gpgpu_n_shmem_insn = 93371944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 121352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688562	W0_Idle:14232276	W0_Scoreboard:10785147	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:575496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4351191	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3323160 {8:415395,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13038624 {72:181092,}
traffic_breakdown_coretomem[INST_ACC_R] = 231680 {8:28960,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66463200 {40:1661580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897472 {8:362184,}
traffic_breakdown_memtocore[INST_ACC_R] = 4633600 {40:115840,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1161750 	683569 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27536 	1130 	215 	520460 	29666 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	229989 	257997 	245982 	312863 	757479 	219179 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1506 	448 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6616      5919      5116      6955      5450      6210      4704      7464      5937      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6621      5826      5529      6481      6051      5123      4973      5627      5799      5032      4834      5795      5930
dram[2]:       5836      7437      6253      7687      4873      5834      5176      7057      4604      5999      5198      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6650      6408      5655      5371      6338      6382      5098      5015      5772      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6860      6176      5141      6875      5597      6187      4689      7305      6109      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7102      5682      5931      6157      6597      5216      5194      5483      6034      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2575318 n_nop=2521980 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03861
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2553479i bk1: 2760a 2551135i bk2: 1822a 2557841i bk3: 2288a 2555434i bk4: 2184a 2553004i bk5: 2796a 2549165i bk6: 1990a 2556755i bk7: 2616a 2553783i bk8: 2250a 2552005i bk9: 3072a 2547869i bk10: 1674a 2558618i bk11: 2224a 2554713i bk12: 1612a 2560468i bk13: 2212a 2555913i bk14: 1392a 2563163i bk15: 1944a 2559033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038613 
total_CMD = 2575318 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2397804 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2575318 
n_nop = 2521980 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.019307 
Either_Row_CoL_Bus_Util = 0.020711 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001219 
queue_avg = 0.470651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.470651
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2575318 n_nop=2516408 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04333
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2550719i bk1: 2840a 2549507i bk2: 2136a 2554420i bk3: 2296a 2554513i bk4: 2600a 2547315i bk5: 2872a 2546762i bk6: 2510a 2552311i bk7: 2592a 2551409i bk8: 2956a 2545960i bk9: 3128a 2545794i bk10: 2186a 2553963i bk11: 2232a 2554607i bk12: 1968a 2554856i bk13: 2264a 2552954i bk14: 1812a 2559100i bk15: 1952a 2558503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.043330 
total_CMD = 2575318 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2385467 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2575318 
n_nop = 2516408 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001232 
CoL_Bus_Util = 0.021665 
Either_Row_CoL_Bus_Util = 0.022875 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000985 
queue_avg = 0.576228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.576228
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2575318 n_nop=2521952 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03863
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2551772i bk1: 2148a 2553885i bk2: 2308a 2555353i bk3: 1796a 2557185i bk4: 2808a 2550091i bk5: 2174a 2554095i bk6: 2640a 2552985i bk7: 1958a 2556208i bk8: 3078a 2548184i bk9: 2242a 2552776i bk10: 2308a 2555322i bk11: 1592a 2558814i bk12: 2220a 2554843i bk13: 1608a 2559923i bk14: 1972a 2559612i bk15: 1354a 2563077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.038629 
total_CMD = 2575318 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2397925 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2575318 
n_nop = 2521952 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001434 
CoL_Bus_Util = 0.019315 
Either_Row_CoL_Bus_Util = 0.020722 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001293 
queue_avg = 0.459017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.459017
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2575318 n_nop=2516344 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04338
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2548889i bk1: 2522a 2551319i bk2: 2320a 2554571i bk3: 2112a 2555331i bk4: 2872a 2546911i bk5: 2610a 2549417i bk6: 2624a 2552428i bk7: 2482a 2552353i bk8: 3128a 2546518i bk9: 2962a 2544977i bk10: 2320a 2554176i bk11: 2098a 2553343i bk12: 2264a 2553829i bk13: 1984a 2554583i bk14: 1984a 2558365i bk15: 1780a 2558398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.043378 
total_CMD = 2575318 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2385143 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2575318 
n_nop = 2516344 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001229 
CoL_Bus_Util = 0.021689 
Either_Row_CoL_Bus_Util = 0.022900 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000814 
queue_avg = 0.571558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.571558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2575318 n_nop=2522315 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03842
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2553333i bk1: 2726a 2550939i bk2: 1816a 2557538i bk3: 2284a 2555353i bk4: 2144a 2554417i bk5: 2800a 2549228i bk6: 1976a 2557102i bk7: 2616a 2553393i bk8: 2212a 2552573i bk9: 3074a 2548533i bk10: 1652a 2559306i bk11: 2220a 2554840i bk12: 1600a 2559551i bk13: 2212a 2555421i bk14: 1388a 2563608i bk15: 1940a 2559669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.038425 
total_CMD = 2575318 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2399964 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2575318 
n_nop = 2522315 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001395 
CoL_Bus_Util = 0.019212 
Either_Row_CoL_Bus_Util = 0.020581 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001264 
queue_avg = 0.464828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.464828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2575318 n_nop=2516920 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.043
n_activity=211332 dram_eff=0.524
bk0: 2502a 2551678i bk1: 2728a 2550721i bk2: 2132a 2555504i bk3: 2296a 2554398i bk4: 2590a 2549195i bk5: 2848a 2547538i bk6: 2514a 2552473i bk7: 2592a 2551403i bk8: 2930a 2546370i bk9: 3104a 2545891i bk10: 2110a 2554045i bk11: 2232a 2553244i bk12: 1972a 2554472i bk13: 2240a 2553335i bk14: 1796a 2558738i bk15: 1952a 2559577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.042997 
total_CMD = 2575318 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2388656 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2575318 
n_nop = 2516920 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001197 
CoL_Bus_Util = 0.021499 
Either_Row_CoL_Bus_Util = 0.022676 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000856 
queue_avg = 0.577696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.577696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157658, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 188622, Miss = 19928, Miss_rate = 0.106, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173472, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 195758, Miss = 20176, Miss_rate = 0.103, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 186616, Miss = 20120, Miss_rate = 0.108, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158260, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 193698, Miss = 20352, Miss_rate = 0.105, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175592, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155624, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 187202, Miss = 19880, Miss_rate = 0.106, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174308, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 192824, Miss = 19992, Miss_rate = 0.104, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2139634
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1050
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1353939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1661580
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362184
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115840
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2139634
icnt_total_pkts_simt_to_mem=806554
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2765047
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2945988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 1)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 1)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 1)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4435 (79 samples)
	minimum = 5 (79 samples)
	maximum = 242.063 (79 samples)
Network latency average = 21.9594 (79 samples)
	minimum = 5 (79 samples)
	maximum = 239.519 (79 samples)
Flit latency average = 21.0312 (79 samples)
	minimum = 5 (79 samples)
	maximum = 239.025 (79 samples)
Fragmentation average = 0.00197665 (79 samples)
	minimum = 0 (79 samples)
	maximum = 49.6962 (79 samples)
Injected packet rate average = 0.0664727 (79 samples)
	minimum = 0.0200534 (79 samples)
	maximum = 0.186983 (79 samples)
Accepted packet rate average = 0.0664727 (79 samples)
	minimum = 0.0199999 (79 samples)
	maximum = 0.106421 (79 samples)
Injected flit rate average = 0.0707717 (79 samples)
	minimum = 0.0260333 (79 samples)
	maximum = 0.187169 (79 samples)
Accepted flit rate average = 0.0707717 (79 samples)
	minimum = 0.0267517 (79 samples)
	maximum = 0.106421 (79 samples)
Injected packet size average = 1.06467 (79 samples)
Accepted packet size average = 1.06467 (79 samples)
Hops average = 1 (79 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 37 sec (577 sec)
gpgpu_simulation_rate = 444848 (inst/sec)
gpgpu_simulation_rate = 3381 (cycle/sec)
gpgpu_silicon_slowdown = 207039x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 80 '_Z13lud_perimeterPfii'
Destroy streams for kernel 80: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 80 
gpu_sim_cycle = 25519
gpu_sim_insn = 98400
gpu_ipc =       3.8560
gpu_tot_sim_cycle = 1976566
gpu_tot_sim_insn = 256775928
gpu_tot_ipc =     129.9101
gpu_tot_issued_cta = 10874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.2899% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 375827
partiton_level_parallism =       0.0301
partiton_level_parallism_total  =       0.3168
partiton_level_parallism_util =       1.0066
partiton_level_parallism_util_total  =       1.7472
L2_BW  =       2.4244 GB/Sec
L2_BW_total  =      24.2793 GB/Sec
gpu_total_sim_rate=443481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4237340
	L1I_total_cache_misses = 77986
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46508, Miss = 28311, Miss_rate = 0.609, Pending_hits = 3106, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46459, Miss = 28295, Miss_rate = 0.609, Pending_hits = 2812, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46765, Miss = 28168, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47515, Miss = 28873, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47313, Miss = 28575, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47171, Miss = 29065, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 46818, Miss = 28074, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46544, Miss = 27985, Miss_rate = 0.601, Pending_hits = 3486, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47165, Miss = 28876, Miss_rate = 0.612, Pending_hits = 3045, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46494, Miss = 28227, Miss_rate = 0.607, Pending_hits = 3023, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46669, Miss = 27918, Miss_rate = 0.598, Pending_hits = 2982, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46844, Miss = 28124, Miss_rate = 0.600, Pending_hits = 3027, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46285, Miss = 28240, Miss_rate = 0.610, Pending_hits = 3093, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46749, Miss = 28454, Miss_rate = 0.609, Pending_hits = 3139, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47036, Miss = 28718, Miss_rate = 0.611, Pending_hits = 2897, Reservation_fails = 18649
	L1D_total_cache_accesses = 702335
	L1D_total_cache_misses = 425903
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 45172
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253200
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253110
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4159354
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 521088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181247
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4237340

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45471, 26844, 13578, 13578, 13578, 13578, 13578, 13578, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 267978336
gpgpu_n_tot_w_icount = 8374323
gpgpu_n_stall_shd_mem = 490717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415619
gpgpu_n_mem_write_global = 181247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8337408
gpgpu_n_store_insn = 2899952
gpgpu_n_shmem_insn = 93403784
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8053152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688817	W0_Idle:14415697	W0_Scoreboard:10846123	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721706
single_issue_nums: WS0:4357221	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3324952 {8:415619,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13049784 {72:181247,}
traffic_breakdown_coretomem[INST_ACC_R] = 234792 {8:29349,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66499040 {40:1662476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2899952 {8:362494,}
traffic_breakdown_memtocore[INST_ACC_R] = 4695840 {40:117396,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1162956 	683569 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27922 	1133 	215 	520839 	29666 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	231195 	257997 	245982 	312863 	757479 	219179 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1537 	448 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6631      5919      5121      6955      5455      6210      4709      7464      5939      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6637      5826      5529      6481      6051      5123      4973      5627      5799      5032      4834      5795      5930
dram[2]:       5836      7437      6267      7687      4877      5834      5181      7057      4608      5999      5200      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6665      6408      5655      5371      6338      6382      5098      5015      5772      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6877      6176      5146      6875      5603      6187      4694      7305      6110      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7119      5682      5931      6157      6597      5216      5194      5483      6034      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2609002 n_nop=2555664 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03811
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2587163i bk1: 2760a 2584819i bk2: 1822a 2591525i bk3: 2288a 2589118i bk4: 2184a 2586688i bk5: 2796a 2582849i bk6: 1990a 2590439i bk7: 2616a 2587467i bk8: 2250a 2585689i bk9: 3072a 2581553i bk10: 1674a 2592302i bk11: 2224a 2588397i bk12: 1612a 2594152i bk13: 2212a 2589597i bk14: 1392a 2596847i bk15: 1944a 2592717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038115 
total_CMD = 2609002 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2431488 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2609002 
n_nop = 2555664 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001411 
CoL_Bus_Util = 0.019057 
Either_Row_CoL_Bus_Util = 0.020444 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001219 
queue_avg = 0.464574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.464574
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2609002 n_nop=2550092 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04277
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2584403i bk1: 2840a 2583191i bk2: 2136a 2588104i bk3: 2296a 2588197i bk4: 2600a 2580999i bk5: 2872a 2580446i bk6: 2510a 2585995i bk7: 2592a 2585093i bk8: 2956a 2579644i bk9: 3128a 2579478i bk10: 2186a 2587647i bk11: 2232a 2588291i bk12: 1968a 2588540i bk13: 2264a 2586638i bk14: 1812a 2592784i bk15: 1952a 2592187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.042770 
total_CMD = 2609002 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2419151 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2609002 
n_nop = 2550092 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001217 
CoL_Bus_Util = 0.021385 
Either_Row_CoL_Bus_Util = 0.022580 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000985 
queue_avg = 0.568788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568788
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2609002 n_nop=2555636 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03813
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2585456i bk1: 2148a 2587569i bk2: 2308a 2589037i bk3: 1796a 2590869i bk4: 2808a 2583775i bk5: 2174a 2587779i bk6: 2640a 2586669i bk7: 1958a 2589892i bk8: 3078a 2581868i bk9: 2242a 2586460i bk10: 2308a 2589006i bk11: 1592a 2592498i bk12: 2220a 2588527i bk13: 1608a 2593607i bk14: 1972a 2593296i bk15: 1354a 2596761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.038130 
total_CMD = 2609002 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2431609 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2609002 
n_nop = 2555636 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001416 
CoL_Bus_Util = 0.019065 
Either_Row_CoL_Bus_Util = 0.020455 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001293 
queue_avg = 0.453091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.453091
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2609002 n_nop=2550028 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04282
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2582573i bk1: 2522a 2585003i bk2: 2320a 2588255i bk3: 2112a 2589015i bk4: 2872a 2580595i bk5: 2610a 2583101i bk6: 2624a 2586112i bk7: 2482a 2586037i bk8: 3128a 2580202i bk9: 2962a 2578661i bk10: 2320a 2587860i bk11: 2098a 2587027i bk12: 2264a 2587513i bk13: 1984a 2588267i bk14: 1984a 2592049i bk15: 1780a 2592082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.042818 
total_CMD = 2609002 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2418827 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2609002 
n_nop = 2550028 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001213 
CoL_Bus_Util = 0.021409 
Either_Row_CoL_Bus_Util = 0.022604 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000814 
queue_avg = 0.564179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.564179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2609002 n_nop=2555999 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03793
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2587017i bk1: 2726a 2584623i bk2: 1816a 2591222i bk3: 2284a 2589037i bk4: 2144a 2588101i bk5: 2800a 2582912i bk6: 1976a 2590786i bk7: 2616a 2587077i bk8: 2212a 2586257i bk9: 3074a 2582217i bk10: 1652a 2592990i bk11: 2220a 2588524i bk12: 1600a 2593235i bk13: 2212a 2589105i bk14: 1388a 2597292i bk15: 1940a 2593353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.037929 
total_CMD = 2609002 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2433648 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2609002 
n_nop = 2555999 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001377 
CoL_Bus_Util = 0.018964 
Either_Row_CoL_Bus_Util = 0.020315 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001264 
queue_avg = 0.458826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.458826
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2609002 n_nop=2550604 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04244
n_activity=211332 dram_eff=0.524
bk0: 2502a 2585362i bk1: 2728a 2584405i bk2: 2132a 2589188i bk3: 2296a 2588082i bk4: 2590a 2582879i bk5: 2848a 2581222i bk6: 2514a 2586157i bk7: 2592a 2585087i bk8: 2930a 2580054i bk9: 3104a 2579575i bk10: 2110a 2587729i bk11: 2232a 2586928i bk12: 1972a 2588156i bk13: 2240a 2587019i bk14: 1796a 2592422i bk15: 1952a 2593261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.042442 
total_CMD = 2609002 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2422340 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2609002 
n_nop = 2550604 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001181 
CoL_Bus_Util = 0.021221 
Either_Row_CoL_Bus_Util = 0.022383 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000856 
queue_avg = 0.570238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.570238

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157798, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 189054, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173592, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 196038, Miss = 20176, Miss_rate = 0.103, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 187008, Miss = 20120, Miss_rate = 0.108, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158380, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 193938, Miss = 20352, Miss_rate = 0.105, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175712, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155744, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 187608, Miss = 19880, Miss_rate = 0.106, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174444, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 193080, Miss = 19992, Miss_rate = 0.104, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2142396
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1048
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1354835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 105806
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1662476
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362494
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117396
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2142396
icnt_total_pkts_simt_to_mem=807477
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04561
	minimum = 5
	maximum = 8
Network latency average = 5.04561
	minimum = 5
	maximum = 8
Slowest packet = 2765099
Flit latency average = 5.00163
	minimum = 5
	maximum = 8
Slowest flit = 2946191
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00512327
	minimum = 0 (at node 0)
	maximum = 0.0169286 (at node 16)
Accepted packet rate average = 0.00512327
	minimum = 0 (at node 0)
	maximum = 0.0221796 (at node 4)
Injected flit rate average = 0.00534823
	minimum = 0 (at node 0)
	maximum = 0.0169286 (at node 16)
Accepted flit rate average= 0.00534823
	minimum = 0 (at node 0)
	maximum = 0.0221796 (at node 4)
Injected packet length average = 1.04391
Accepted packet length average = 1.04391
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2135 (80 samples)
	minimum = 5 (80 samples)
	maximum = 239.137 (80 samples)
Network latency average = 21.7479 (80 samples)
	minimum = 5 (80 samples)
	maximum = 236.625 (80 samples)
Flit latency average = 20.8308 (80 samples)
	minimum = 5 (80 samples)
	maximum = 236.137 (80 samples)
Fragmentation average = 0.00195194 (80 samples)
	minimum = 0 (80 samples)
	maximum = 49.075 (80 samples)
Injected packet rate average = 0.0657058 (80 samples)
	minimum = 0.0198027 (80 samples)
	maximum = 0.184857 (80 samples)
Accepted packet rate average = 0.0657058 (80 samples)
	minimum = 0.0197499 (80 samples)
	maximum = 0.105368 (80 samples)
Injected flit rate average = 0.0699539 (80 samples)
	minimum = 0.0257079 (80 samples)
	maximum = 0.185041 (80 samples)
Accepted flit rate average = 0.0699539 (80 samples)
	minimum = 0.0264173 (80 samples)
	maximum = 0.105368 (80 samples)
Injected packet size average = 1.06465 (80 samples)
Accepted packet size average = 1.06465 (80 samples)
Hops average = 1 (80 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 39 sec (579 sec)
gpgpu_simulation_rate = 443481 (inst/sec)
gpgpu_simulation_rate = 3413 (cycle/sec)
gpgpu_silicon_slowdown = 205098x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 81 '_Z12lud_internalPfii'
Destroy streams for kernel 81: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 81 
gpu_sim_cycle = 2833
gpu_sim_insn = 595200
gpu_ipc =     210.0953
gpu_tot_sim_cycle = 1979399
gpu_tot_sim_insn = 257371128
gpu_tot_ipc =     130.0249
gpu_tot_issued_cta = 10899
gpu_occupancy = 26.3334% 
gpu_tot_occupancy = 30.2816% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376374
partiton_level_parallism =       0.4903
partiton_level_parallism_total  =       0.3171
partiton_level_parallism_util =       1.4903
partiton_level_parallism_util_total  =       1.7465
L2_BW  =      37.6048 GB/Sec
L2_BW_total  =      24.2984 GB/Sec
gpu_total_sim_rate=442979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4246740
	L1I_total_cache_misses = 78250
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46636, Miss = 28391, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46587, Miss = 28375, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46829, Miss = 28200, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47579, Miss = 28921, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47377, Miss = 28623, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47235, Miss = 29113, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 46882, Miss = 28122, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46672, Miss = 28033, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47293, Miss = 28956, Miss_rate = 0.612, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46622, Miss = 28307, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46797, Miss = 27998, Miss_rate = 0.598, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46972, Miss = 28204, Miss_rate = 0.600, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46413, Miss = 28288, Miss_rate = 0.609, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46877, Miss = 28534, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47164, Miss = 28798, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 703935
	L1D_total_cache_misses = 426863
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253800
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253710
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4168490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78250
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181647
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4246740

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10899, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45564, 26937, 13671, 13671, 13671, 13671, 13671, 13671, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 268573536
gpgpu_n_tot_w_icount = 8392923
gpgpu_n_stall_shd_mem = 491517
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416579
gpgpu_n_mem_write_global = 181647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356608
gpgpu_n_store_insn = 2906352
gpgpu_n_shmem_insn = 93621384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1692214	W0_Idle:14430285	W0_Scoreboard:10884160	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4366521	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3332632 {8:416579,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13078584 {72:181647,}
traffic_breakdown_coretomem[INST_ACC_R] = 235024 {8:29378,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66652640 {40:1666316,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906352 {8:363294,}
traffic_breakdown_memtocore[INST_ACC_R] = 4700480 {40:117512,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1165403 	685762 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27948 	1136 	215 	522199 	29666 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	231500 	258294 	246379 	314095 	759858 	219209 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1540 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5155      6955      5510      6210      4741      7464      5962      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5565      6481      6089      5123      5011      5627      5820      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4912      5834      5237      7057      4640      5999      5223      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5691      5371      6376      6382      5135      5015      5792      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5180      6875      5651      6187      4725      7305      6124      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      5962      6157      6624      5216      5226      5483      6046      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612741 n_nop=2559403 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03806
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2590902i bk1: 2760a 2588558i bk2: 1822a 2595264i bk3: 2288a 2592857i bk4: 2184a 2590427i bk5: 2796a 2586588i bk6: 1990a 2594178i bk7: 2616a 2591206i bk8: 2250a 2589428i bk9: 3072a 2585292i bk10: 1674a 2596041i bk11: 2224a 2592136i bk12: 1612a 2597891i bk13: 2212a 2593336i bk14: 1392a 2600586i bk15: 1944a 2596456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038060 
total_CMD = 2612741 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2435227 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2612741 
n_nop = 2559403 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001409 
CoL_Bus_Util = 0.019030 
Either_Row_CoL_Bus_Util = 0.020415 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001219 
queue_avg = 0.463909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.463909
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612741 n_nop=2553831 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04271
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2588142i bk1: 2840a 2586930i bk2: 2136a 2591843i bk3: 2296a 2591936i bk4: 2600a 2584738i bk5: 2872a 2584185i bk6: 2510a 2589734i bk7: 2592a 2588832i bk8: 2956a 2583383i bk9: 3128a 2583217i bk10: 2186a 2591386i bk11: 2232a 2592030i bk12: 1968a 2592279i bk13: 2264a 2590377i bk14: 1812a 2596523i bk15: 1952a 2595926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.042709 
total_CMD = 2612741 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2422890 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2612741 
n_nop = 2553831 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001215 
CoL_Bus_Util = 0.021355 
Either_Row_CoL_Bus_Util = 0.022547 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000985 
queue_avg = 0.567974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.567974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612741 n_nop=2559375 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03808
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2589195i bk1: 2148a 2591308i bk2: 2308a 2592776i bk3: 1796a 2594608i bk4: 2808a 2587514i bk5: 2174a 2591518i bk6: 2640a 2590408i bk7: 1958a 2593631i bk8: 3078a 2585607i bk9: 2242a 2590199i bk10: 2308a 2592745i bk11: 1592a 2596237i bk12: 2220a 2592266i bk13: 1608a 2597346i bk14: 1972a 2597035i bk15: 1354a 2600500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.038076 
total_CMD = 2612741 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2435348 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2612741 
n_nop = 2559375 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001414 
CoL_Bus_Util = 0.019038 
Either_Row_CoL_Bus_Util = 0.020425 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001293 
queue_avg = 0.452442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.452442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612741 n_nop=2553767 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04276
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2586312i bk1: 2522a 2588742i bk2: 2320a 2591994i bk3: 2112a 2592754i bk4: 2872a 2584334i bk5: 2610a 2586840i bk6: 2624a 2589851i bk7: 2482a 2589776i bk8: 3128a 2583941i bk9: 2962a 2582400i bk10: 2320a 2591599i bk11: 2098a 2590766i bk12: 2264a 2591252i bk13: 1984a 2592006i bk14: 1984a 2595788i bk15: 1780a 2595821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.042757 
total_CMD = 2612741 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2422566 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2612741 
n_nop = 2553767 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001212 
CoL_Bus_Util = 0.021378 
Either_Row_CoL_Bus_Util = 0.022572 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000814 
queue_avg = 0.563372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.563372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612741 n_nop=2559738 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03787
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2590756i bk1: 2726a 2588362i bk2: 1816a 2594961i bk3: 2284a 2592776i bk4: 2144a 2591840i bk5: 2800a 2586651i bk6: 1976a 2594525i bk7: 2616a 2590816i bk8: 2212a 2589996i bk9: 3074a 2585956i bk10: 1652a 2596729i bk11: 2220a 2592263i bk12: 1600a 2596974i bk13: 2212a 2592844i bk14: 1388a 2601031i bk15: 1940a 2597092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.037874 
total_CMD = 2612741 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2437387 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2612741 
n_nop = 2559738 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.018937 
Either_Row_CoL_Bus_Util = 0.020286 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001264 
queue_avg = 0.458170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.45817
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612741 n_nop=2554343 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04238
n_activity=211332 dram_eff=0.524
bk0: 2502a 2589101i bk1: 2728a 2588144i bk2: 2132a 2592927i bk3: 2296a 2591821i bk4: 2590a 2586618i bk5: 2848a 2584961i bk6: 2514a 2589896i bk7: 2592a 2588826i bk8: 2930a 2583793i bk9: 3104a 2583314i bk10: 2110a 2591468i bk11: 2232a 2590667i bk12: 1972a 2591895i bk13: 2240a 2590758i bk14: 1796a 2596161i bk15: 1952a 2597000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.042382 
total_CMD = 2612741 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2426079 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2612741 
n_nop = 2554343 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001180 
CoL_Bus_Util = 0.021191 
Either_Row_CoL_Bus_Util = 0.022351 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000856 
queue_avg = 0.569422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.569422

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157798, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 189708, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173592, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 196930, Miss = 20176, Miss_rate = 0.102, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 187662, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158424, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 194826, Miss = 20352, Miss_rate = 0.104, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175756, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155744, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 188276, Miss = 19880, Miss_rate = 0.106, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174444, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 193992, Miss = 19992, Miss_rate = 0.103, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2147152
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1046
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1358675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 105922
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1666316
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117512
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2147152
icnt_total_pkts_simt_to_mem=809266
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.9977
	minimum = 5
	maximum = 133
Network latency average = 46.0768
	minimum = 5
	maximum = 125
Slowest packet = 2769877
Flit latency average = 43.512
	minimum = 5
	maximum = 125
Slowest flit = 2952759
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0803362
	minimum = 0 (at node 15)
	maximum = 0.32192 (at node 26)
Accepted packet rate average = 0.0803362
	minimum = 0 (at node 15)
	maximum = 0.141193 (at node 1)
Injected flit rate average = 0.0855656
	minimum = 0 (at node 15)
	maximum = 0.32192 (at node 26)
Accepted flit rate average= 0.0855656
	minimum = 0 (at node 15)
	maximum = 0.141193 (at node 1)
Injected packet length average = 1.06509
Accepted packet length average = 1.06509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5319 (81 samples)
	minimum = 5 (81 samples)
	maximum = 237.827 (81 samples)
Network latency average = 22.0483 (81 samples)
	minimum = 5 (81 samples)
	maximum = 235.247 (81 samples)
Flit latency average = 21.1108 (81 samples)
	minimum = 5 (81 samples)
	maximum = 234.765 (81 samples)
Fragmentation average = 0.00192784 (81 samples)
	minimum = 0 (81 samples)
	maximum = 48.4691 (81 samples)
Injected packet rate average = 0.0658865 (81 samples)
	minimum = 0.0195583 (81 samples)
	maximum = 0.186549 (81 samples)
Accepted packet rate average = 0.0658865 (81 samples)
	minimum = 0.0195061 (81 samples)
	maximum = 0.105811 (81 samples)
Injected flit rate average = 0.0701466 (81 samples)
	minimum = 0.0253905 (81 samples)
	maximum = 0.186731 (81 samples)
Accepted flit rate average = 0.0701466 (81 samples)
	minimum = 0.0260911 (81 samples)
	maximum = 0.105811 (81 samples)
Injected packet size average = 1.06466 (81 samples)
Accepted packet size average = 1.06466 (81 samples)
Hops average = 1 (81 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 41 sec (581 sec)
gpgpu_simulation_rate = 442979 (inst/sec)
gpgpu_simulation_rate = 3406 (cycle/sec)
gpgpu_silicon_slowdown = 205519x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 82 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 82: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 82 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2005854
gpu_tot_sim_insn = 257391008
gpu_tot_ipc =     128.3199
gpu_tot_issued_cta = 10900
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.2395% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376374
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3129
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7464
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      23.9795 GB/Sec
gpu_total_sim_rate=441494

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4248412
	L1I_total_cache_misses = 78262
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46636, Miss = 28391, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46587, Miss = 28375, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46860, Miss = 28216, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47579, Miss = 28921, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47377, Miss = 28623, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47235, Miss = 29113, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 46882, Miss = 28122, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46672, Miss = 28033, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47293, Miss = 28956, Miss_rate = 0.612, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46622, Miss = 28307, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46797, Miss = 27998, Miss_rate = 0.598, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46972, Miss = 28204, Miss_rate = 0.600, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46413, Miss = 28288, Miss_rate = 0.609, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46877, Miss = 28534, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47164, Miss = 28798, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 703966
	L1D_total_cache_misses = 426879
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253806
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253716
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4170150
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78262
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181662
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4248412

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45564, 26937, 13671, 13671, 13671, 13671, 13671, 13671, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 268667904
gpgpu_n_tot_w_icount = 8395872
gpgpu_n_stall_shd_mem = 492021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416595
gpgpu_n_mem_write_global = 181662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356864
gpgpu_n_store_insn = 2906592
gpgpu_n_shmem_insn = 93626080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122976
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1692214	W0_Idle:14460474	W0_Scoreboard:10903930	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:581702	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4369470	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3332760 {8:416595,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13079664 {72:181662,}
traffic_breakdown_coretomem[INST_ACC_R] = 235120 {8:29390,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66655200 {40:1666380,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906592 {8:363324,}
traffic_breakdown_memtocore[INST_ACC_R] = 4702400 {40:117560,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1165497 	685762 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27960 	1136 	215 	522230 	29666 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	231594 	258294 	246379 	314095 	759858 	219209 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1550 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5159      6955      5510      6210      4741      7464      5962      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5565      6481      6089      5123      5011      5627      5820      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4915      5834      5237      7057      4640      5999      5223      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5691      5371      6376      6382      5135      5015      5792      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5183      6875      5651      6187      4725      7305      6124      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      5962      6157      6624      5216      5226      5483      6046      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2647661 n_nop=2594323 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03756
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2625822i bk1: 2760a 2623478i bk2: 1822a 2630184i bk3: 2288a 2627777i bk4: 2184a 2625347i bk5: 2796a 2621508i bk6: 1990a 2629098i bk7: 2616a 2626126i bk8: 2250a 2624348i bk9: 3072a 2620212i bk10: 1674a 2630961i bk11: 2224a 2627056i bk12: 1612a 2632811i bk13: 2212a 2628256i bk14: 1392a 2635506i bk15: 1944a 2631376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037558 
total_CMD = 2647661 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2470147 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2647661 
n_nop = 2594323 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001391 
CoL_Bus_Util = 0.018779 
Either_Row_CoL_Bus_Util = 0.020145 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001219 
queue_avg = 0.457791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.457791
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2647661 n_nop=2588751 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04215
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2623062i bk1: 2840a 2621850i bk2: 2136a 2626763i bk3: 2296a 2626856i bk4: 2600a 2619658i bk5: 2872a 2619105i bk6: 2510a 2624654i bk7: 2592a 2623752i bk8: 2956a 2618303i bk9: 3128a 2618137i bk10: 2186a 2626306i bk11: 2232a 2626950i bk12: 1968a 2627199i bk13: 2264a 2625297i bk14: 1812a 2631443i bk15: 1952a 2630846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.042146 
total_CMD = 2647661 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2457810 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2647661 
n_nop = 2588751 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001199 
CoL_Bus_Util = 0.021073 
Either_Row_CoL_Bus_Util = 0.022250 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000985 
queue_avg = 0.560483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.560483
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2647661 n_nop=2594295 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03757
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2624115i bk1: 2148a 2626228i bk2: 2308a 2627696i bk3: 1796a 2629528i bk4: 2808a 2622434i bk5: 2174a 2626438i bk6: 2640a 2625328i bk7: 1958a 2628551i bk8: 3078a 2620527i bk9: 2242a 2625119i bk10: 2308a 2627665i bk11: 1592a 2631157i bk12: 2220a 2627186i bk13: 1608a 2632266i bk14: 1972a 2631955i bk15: 1354a 2635420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.037574 
total_CMD = 2647661 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2470268 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2647661 
n_nop = 2594295 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001395 
CoL_Bus_Util = 0.018787 
Either_Row_CoL_Bus_Util = 0.020156 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001293 
queue_avg = 0.446475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.446475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2647661 n_nop=2588687 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04219
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2621232i bk1: 2522a 2623662i bk2: 2320a 2626914i bk3: 2112a 2627674i bk4: 2872a 2619254i bk5: 2610a 2621760i bk6: 2624a 2624771i bk7: 2482a 2624696i bk8: 3128a 2618861i bk9: 2962a 2617320i bk10: 2320a 2626519i bk11: 2098a 2625686i bk12: 2264a 2626172i bk13: 1984a 2626926i bk14: 1984a 2630708i bk15: 1780a 2630741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.042193 
total_CMD = 2647661 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2457486 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2647661 
n_nop = 2588687 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001196 
CoL_Bus_Util = 0.021096 
Either_Row_CoL_Bus_Util = 0.022274 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000814 
queue_avg = 0.555941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.555941
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2647661 n_nop=2594658 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03737
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2625676i bk1: 2726a 2623282i bk2: 1816a 2629881i bk3: 2284a 2627696i bk4: 2144a 2626760i bk5: 2800a 2621571i bk6: 1976a 2629445i bk7: 2616a 2625736i bk8: 2212a 2624916i bk9: 3074a 2620876i bk10: 1652a 2631649i bk11: 2220a 2627183i bk12: 1600a 2631894i bk13: 2212a 2627764i bk14: 1388a 2635951i bk15: 1940a 2632012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.037375 
total_CMD = 2647661 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2472307 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2647661 
n_nop = 2594658 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.018687 
Either_Row_CoL_Bus_Util = 0.020019 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001264 
queue_avg = 0.452127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.452127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2647661 n_nop=2589263 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04182
n_activity=211332 dram_eff=0.524
bk0: 2502a 2624021i bk1: 2728a 2623064i bk2: 2132a 2627847i bk3: 2296a 2626741i bk4: 2590a 2621538i bk5: 2848a 2619881i bk6: 2514a 2624816i bk7: 2592a 2623746i bk8: 2930a 2618713i bk9: 3104a 2618234i bk10: 2110a 2626388i bk11: 2232a 2625587i bk12: 1972a 2626815i bk13: 2240a 2625678i bk14: 1796a 2631081i bk15: 1952a 2631920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.041823 
total_CMD = 2647661 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2460999 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2647661 
n_nop = 2589263 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001164 
CoL_Bus_Util = 0.020911 
Either_Row_CoL_Bus_Util = 0.022056 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000856 
queue_avg = 0.561912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.561912

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157806, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 189742, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173600, Miss = 19012, Miss_rate = 0.110, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 196930, Miss = 20176, Miss_rate = 0.102, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 187700, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158424, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 194834, Miss = 20352, Miss_rate = 0.104, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175756, Miss = 18898, Miss_rate = 0.108, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155752, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 188306, Miss = 19880, Miss_rate = 0.106, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174452, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 193992, Miss = 19992, Miss_rate = 0.103, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2147294
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1046
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1358739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 105970
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1666380
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363324
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117560
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2147294
icnt_total_pkts_simt_to_mem=809324
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2774907
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2956418
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 2)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 2)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3096 (82 samples)
	minimum = 5 (82 samples)
	maximum = 235.073 (82 samples)
Network latency average = 21.8414 (82 samples)
	minimum = 5 (82 samples)
	maximum = 232.451 (82 samples)
Flit latency average = 20.9144 (82 samples)
	minimum = 5 (82 samples)
	maximum = 231.963 (82 samples)
Fragmentation average = 0.00190433 (82 samples)
	minimum = 0 (82 samples)
	maximum = 47.878 (82 samples)
Injected packet rate average = 0.0650861 (82 samples)
	minimum = 0.0193197 (82 samples)
	maximum = 0.184294 (82 samples)
Accepted packet rate average = 0.0650861 (82 samples)
	minimum = 0.0192682 (82 samples)
	maximum = 0.104586 (82 samples)
Injected flit rate average = 0.0692946 (82 samples)
	minimum = 0.0250809 (82 samples)
	maximum = 0.184481 (82 samples)
Accepted flit rate average = 0.0692946 (82 samples)
	minimum = 0.0257729 (82 samples)
	maximum = 0.104586 (82 samples)
Injected packet size average = 1.06466 (82 samples)
Accepted packet size average = 1.06466 (82 samples)
Hops average = 1 (82 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 43 sec (583 sec)
gpgpu_simulation_rate = 441494 (inst/sec)
gpgpu_simulation_rate = 3440 (cycle/sec)
gpgpu_silicon_slowdown = 203488x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 83 '_Z13lud_perimeterPfii'
Destroy streams for kernel 83: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 83 
gpu_sim_cycle = 25516
gpu_sim_insn = 78720
gpu_ipc =       3.0851
gpu_tot_sim_cycle = 2031370
gpu_tot_sim_insn = 257469728
gpu_tot_ipc =     126.7468
gpu_tot_issued_cta = 10904
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0784% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376374
partiton_level_parallism =       0.0246
partiton_level_parallism_total  =       0.3093
partiton_level_parallism_util =       1.0096
partiton_level_parallism_util_total  =       1.7451
L2_BW  =       1.9875 GB/Sec
L2_BW_total  =      23.7033 GB/Sec
gpu_total_sim_rate=440119

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4250852
	L1I_total_cache_misses = 78574
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46636, Miss = 28391, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46587, Miss = 28375, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46860, Miss = 28216, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47658, Miss = 28969, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47456, Miss = 28671, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47314, Miss = 29161, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 46961, Miss = 28170, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46672, Miss = 28033, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47293, Miss = 28956, Miss_rate = 0.612, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46622, Miss = 28307, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46797, Miss = 27998, Miss_rate = 0.598, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 46972, Miss = 28204, Miss_rate = 0.600, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46413, Miss = 28288, Miss_rate = 0.609, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46877, Miss = 28534, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47164, Miss = 28798, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 704282
	L1D_total_cache_misses = 427071
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253842
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4172278
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78574
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522496
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181786
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4250852

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10904, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45564, 26937, 13671, 13671, 13671, 13671, 13671, 13671, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 268822272
gpgpu_n_tot_w_icount = 8400696
gpgpu_n_stall_shd_mem = 492917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416787
gpgpu_n_mem_write_global = 181786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8359936
gpgpu_n_store_insn = 2908576
gpgpu_n_shmem_insn = 93651552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8073216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1692418	W0_Idle:14609090	W0_Scoreboard:10954358	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740414
single_issue_nums: WS0:4374294	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3334296 {8:416787,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13088592 {72:181786,}
traffic_breakdown_coretomem[INST_ACC_R] = 237616 {8:29702,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66685920 {40:1667148,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2908576 {8:363572,}
traffic_breakdown_memtocore[INST_ACC_R] = 4752320 {40:118808,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1166513 	685762 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28269 	1139 	215 	522546 	29666 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	232610 	258294 	246379 	314095 	759858 	219209 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1577 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5170      6955      5515      6210      4745      7464      5965      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5579      6481      6089      5123      5011      5627      5820      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4925      5834      5242      7057      4645      5999      5226      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5703      5371      6376      6382      5135      5015      5792      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5193      6875      5657      6187      4730      7305      6126      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      5975      6157      6624      5216      5226      5483      6046      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681341 n_nop=2628003 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03709
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2659502i bk1: 2760a 2657158i bk2: 1822a 2663864i bk3: 2288a 2661457i bk4: 2184a 2659027i bk5: 2796a 2655188i bk6: 1990a 2662778i bk7: 2616a 2659806i bk8: 2250a 2658028i bk9: 3072a 2653892i bk10: 1674a 2664641i bk11: 2224a 2660736i bk12: 1612a 2666491i bk13: 2212a 2661936i bk14: 1392a 2669186i bk15: 1944a 2665056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037087 
total_CMD = 2681341 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2503827 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2681341 
n_nop = 2628003 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001373 
CoL_Bus_Util = 0.018543 
Either_Row_CoL_Bus_Util = 0.019892 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001219 
queue_avg = 0.452041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.452041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681341 n_nop=2622431 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04162
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2656742i bk1: 2840a 2655530i bk2: 2136a 2660443i bk3: 2296a 2660536i bk4: 2600a 2653338i bk5: 2872a 2652785i bk6: 2510a 2658334i bk7: 2592a 2657432i bk8: 2956a 2651983i bk9: 3128a 2651817i bk10: 2186a 2659986i bk11: 2232a 2660630i bk12: 1968a 2660879i bk13: 2264a 2658977i bk14: 1812a 2665123i bk15: 1952a 2664526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.041616 
total_CMD = 2681341 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2491490 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2681341 
n_nop = 2622431 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001184 
CoL_Bus_Util = 0.020808 
Either_Row_CoL_Bus_Util = 0.021970 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000985 
queue_avg = 0.553443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.553443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681341 n_nop=2627975 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.0371
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2657795i bk1: 2148a 2659908i bk2: 2308a 2661376i bk3: 1796a 2663208i bk4: 2808a 2656114i bk5: 2174a 2660118i bk6: 2640a 2659008i bk7: 1958a 2662231i bk8: 3078a 2654207i bk9: 2242a 2658799i bk10: 2308a 2661345i bk11: 1592a 2664837i bk12: 2220a 2660866i bk13: 1608a 2665946i bk14: 1972a 2665635i bk15: 1354a 2669100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.037102 
total_CMD = 2681341 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2503948 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2681341 
n_nop = 2627975 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001378 
CoL_Bus_Util = 0.018551 
Either_Row_CoL_Bus_Util = 0.019903 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001293 
queue_avg = 0.440867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.440867
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681341 n_nop=2622367 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04166
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2654912i bk1: 2522a 2657342i bk2: 2320a 2660594i bk3: 2112a 2661354i bk4: 2872a 2652934i bk5: 2610a 2655440i bk6: 2624a 2658451i bk7: 2482a 2658376i bk8: 3128a 2652541i bk9: 2962a 2651000i bk10: 2320a 2660199i bk11: 2098a 2659366i bk12: 2264a 2659852i bk13: 1984a 2660606i bk14: 1984a 2664388i bk15: 1780a 2664421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.041663 
total_CMD = 2681341 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2491166 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2681341 
n_nop = 2622367 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001181 
CoL_Bus_Util = 0.020831 
Either_Row_CoL_Bus_Util = 0.021994 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000814 
queue_avg = 0.548958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.548958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681341 n_nop=2628338 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03691
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2659356i bk1: 2726a 2656962i bk2: 1816a 2663561i bk3: 2284a 2661376i bk4: 2144a 2660440i bk5: 2800a 2655251i bk6: 1976a 2663125i bk7: 2616a 2659416i bk8: 2212a 2658596i bk9: 3074a 2654556i bk10: 1652a 2665329i bk11: 2220a 2660863i bk12: 1600a 2665574i bk13: 2212a 2661444i bk14: 1388a 2669631i bk15: 1940a 2665692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.036905 
total_CMD = 2681341 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2505987 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2681341 
n_nop = 2628338 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001340 
CoL_Bus_Util = 0.018453 
Either_Row_CoL_Bus_Util = 0.019767 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001264 
queue_avg = 0.446448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.446448
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681341 n_nop=2622943 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.0413
n_activity=211332 dram_eff=0.524
bk0: 2502a 2657701i bk1: 2728a 2656744i bk2: 2132a 2661527i bk3: 2296a 2660421i bk4: 2590a 2655218i bk5: 2848a 2653561i bk6: 2514a 2658496i bk7: 2592a 2657426i bk8: 2930a 2652393i bk9: 3104a 2651914i bk10: 2110a 2660068i bk11: 2232a 2659267i bk12: 1972a 2660495i bk13: 2240a 2659358i bk14: 1796a 2664761i bk15: 1952a 2665600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.041297 
total_CMD = 2681341 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2494679 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2681341 
n_nop = 2622943 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001149 
CoL_Bus_Util = 0.020649 
Either_Row_CoL_Bus_Util = 0.021779 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000856 
queue_avg = 0.554854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.554854

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157918, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190092, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173696, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 197194, Miss = 20176, Miss_rate = 0.102, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188008, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158520, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 195050, Miss = 20352, Miss_rate = 0.104, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175852, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155848, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 188608, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174564, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 194208, Miss = 19992, Miss_rate = 0.103, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2149558
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1045
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1359507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107218
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1667148
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363572
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118808
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2149558
icnt_total_pkts_simt_to_mem=810076
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04495
	minimum = 5
	maximum = 8
Network latency average = 5.04495
	minimum = 5
	maximum = 8
Slowest packet = 2774959
Flit latency average = 5.00199
	minimum = 5
	maximum = 8
Slowest flit = 2956621
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0041978
	minimum = 0 (at node 0)
	maximum = 0.0137169 (at node 16)
Accepted packet rate average = 0.0041978
	minimum = 0 (at node 0)
	maximum = 0.0221822 (at node 3)
Injected flit rate average = 0.00437779
	minimum = 0 (at node 0)
	maximum = 0.0137169 (at node 16)
Accepted flit rate average= 0.00437779
	minimum = 0 (at node 0)
	maximum = 0.0221822 (at node 3)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0895 (83 samples)
	minimum = 5 (83 samples)
	maximum = 232.337 (83 samples)
Network latency average = 21.639 (83 samples)
	minimum = 5 (83 samples)
	maximum = 229.747 (83 samples)
Flit latency average = 20.7226 (83 samples)
	minimum = 5 (83 samples)
	maximum = 229.265 (83 samples)
Fragmentation average = 0.00188139 (83 samples)
	minimum = 0 (83 samples)
	maximum = 47.3012 (83 samples)
Injected packet rate average = 0.0643525 (83 samples)
	minimum = 0.019087 (83 samples)
	maximum = 0.182239 (83 samples)
Accepted packet rate average = 0.0643525 (83 samples)
	minimum = 0.0190361 (83 samples)
	maximum = 0.103593 (83 samples)
Injected flit rate average = 0.0685125 (83 samples)
	minimum = 0.0247787 (83 samples)
	maximum = 0.182423 (83 samples)
Accepted flit rate average = 0.0685125 (83 samples)
	minimum = 0.0254624 (83 samples)
	maximum = 0.103593 (83 samples)
Injected packet size average = 1.06464 (83 samples)
Accepted packet size average = 1.06464 (83 samples)
Hops average = 1 (83 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 45 sec (585 sec)
gpgpu_simulation_rate = 440119 (inst/sec)
gpgpu_simulation_rate = 3472 (cycle/sec)
gpgpu_silicon_slowdown = 201612x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 84 '_Z12lud_internalPfii'
Destroy streams for kernel 84: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 84 
gpu_sim_cycle = 2695
gpu_sim_insn = 380928
gpu_ipc =     141.3462
gpu_tot_sim_cycle = 2034065
gpu_tot_sim_insn = 257850656
gpu_tot_ipc =     126.7662
gpu_tot_issued_cta = 10920
gpu_occupancy = 17.5245% 
gpu_tot_occupancy = 30.0549% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.3889
partiton_level_parallism_total  =       0.3094
partiton_level_parallism_util =       1.2922
partiton_level_parallism_util_total  =       1.7441
L2_BW  =      30.5870 GB/Sec
L2_BW_total  =      23.7124 GB/Sec
gpu_total_sim_rate=440018

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4256868
	L1I_total_cache_misses = 78766
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46700, Miss = 28439, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46651, Miss = 28423, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46924, Miss = 28264, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47722, Miss = 29017, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47520, Miss = 28719, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47378, Miss = 29209, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47025, Miss = 28218, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46800, Miss = 28129, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47357, Miss = 29004, Miss_rate = 0.612, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46686, Miss = 28355, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46861, Miss = 28046, Miss_rate = 0.598, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47036, Miss = 28252, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46477, Miss = 28336, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46941, Miss = 28582, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47228, Miss = 28846, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 705306
	L1D_total_cache_misses = 427839
	L1D_total_cache_miss_rate = 0.6066
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254226
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4178102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78766
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523264
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182042
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4256868

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45657, 27030, 13764, 13764, 13764, 13764, 13764, 13764, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 269203200
gpgpu_n_tot_w_icount = 8412600
gpgpu_n_stall_shd_mem = 493429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417555
gpgpu_n_mem_write_global = 182042
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372224
gpgpu_n_store_insn = 2912672
gpgpu_n_shmem_insn = 93790816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1693582	W0_Idle:14622164	W0_Scoreboard:10995080	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4380246	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3340440 {8:417555,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13107024 {72:182042,}
traffic_breakdown_coretomem[INST_ACC_R] = 237808 {8:29726,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66808800 {40:1670220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912672 {8:364084,}
traffic_breakdown_memtocore[INST_ACC_R] = 4756160 {40:118904,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1169027 	686832 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28291 	1141 	215 	523502 	29734 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	232859 	258725 	247059 	314972 	761097 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1583 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5681      6481      6124      5123      5035      5627      5833      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5774      5371      6412      6382      5160      5015      5805      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6060      6157      6662      5216      5250      5483      6054      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2684898 n_nop=2631560 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03704
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2663059i bk1: 2760a 2660715i bk2: 1822a 2667421i bk3: 2288a 2665014i bk4: 2184a 2662584i bk5: 2796a 2658745i bk6: 1990a 2666335i bk7: 2616a 2663363i bk8: 2250a 2661585i bk9: 3072a 2657449i bk10: 1674a 2668198i bk11: 2224a 2664293i bk12: 1612a 2670048i bk13: 2212a 2665493i bk14: 1392a 2672743i bk15: 1944a 2668613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037038 
total_CMD = 2684898 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2507384 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2684898 
n_nop = 2631560 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001371 
CoL_Bus_Util = 0.018519 
Either_Row_CoL_Bus_Util = 0.019866 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001219 
queue_avg = 0.451442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.451442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2684898 n_nop=2625988 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04156
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2660299i bk1: 2840a 2659087i bk2: 2136a 2664000i bk3: 2296a 2664093i bk4: 2600a 2656895i bk5: 2872a 2656342i bk6: 2510a 2661891i bk7: 2592a 2660989i bk8: 2956a 2655540i bk9: 3128a 2655374i bk10: 2186a 2663543i bk11: 2232a 2664187i bk12: 1968a 2664436i bk13: 2264a 2662534i bk14: 1812a 2668680i bk15: 1952a 2668083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.041561 
total_CMD = 2684898 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2495047 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2684898 
n_nop = 2625988 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001182 
CoL_Bus_Util = 0.020781 
Either_Row_CoL_Bus_Util = 0.021941 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000985 
queue_avg = 0.552710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.55271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2684898 n_nop=2631532 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03705
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2661352i bk1: 2148a 2663465i bk2: 2308a 2664933i bk3: 1796a 2666765i bk4: 2808a 2659671i bk5: 2174a 2663675i bk6: 2640a 2662565i bk7: 1958a 2665788i bk8: 3078a 2657764i bk9: 2242a 2662356i bk10: 2308a 2664902i bk11: 1592a 2668394i bk12: 2220a 2664423i bk13: 1608a 2669503i bk14: 1972a 2669192i bk15: 1354a 2672657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.037052 
total_CMD = 2684898 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2507505 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2684898 
n_nop = 2631532 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001376 
CoL_Bus_Util = 0.018526 
Either_Row_CoL_Bus_Util = 0.019876 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001293 
queue_avg = 0.440283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.440283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2684898 n_nop=2625924 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04161
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2658469i bk1: 2522a 2660899i bk2: 2320a 2664151i bk3: 2112a 2664911i bk4: 2872a 2656491i bk5: 2610a 2658997i bk6: 2624a 2662008i bk7: 2482a 2661933i bk8: 3128a 2656098i bk9: 2962a 2654557i bk10: 2320a 2663756i bk11: 2098a 2662923i bk12: 2264a 2663409i bk13: 1984a 2664163i bk14: 1984a 2667945i bk15: 1780a 2667978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.041608 
total_CMD = 2684898 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2494723 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2684898 
n_nop = 2625924 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001179 
CoL_Bus_Util = 0.020804 
Either_Row_CoL_Bus_Util = 0.021965 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000814 
queue_avg = 0.548231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.548231
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2684898 n_nop=2631895 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03686
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2662913i bk1: 2726a 2660519i bk2: 1816a 2667118i bk3: 2284a 2664933i bk4: 2144a 2663997i bk5: 2800a 2658808i bk6: 1976a 2666682i bk7: 2616a 2662973i bk8: 2212a 2662153i bk9: 3074a 2658113i bk10: 1652a 2668886i bk11: 2220a 2664420i bk12: 1600a 2669131i bk13: 2212a 2665001i bk14: 1388a 2673188i bk15: 1940a 2669249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.036857 
total_CMD = 2684898 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2509544 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2684898 
n_nop = 2631895 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001338 
CoL_Bus_Util = 0.018428 
Either_Row_CoL_Bus_Util = 0.019741 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001264 
queue_avg = 0.445856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.445856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2684898 n_nop=2626500 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04124
n_activity=211332 dram_eff=0.524
bk0: 2502a 2661258i bk1: 2728a 2660301i bk2: 2132a 2665084i bk3: 2296a 2663978i bk4: 2590a 2658775i bk5: 2848a 2657118i bk6: 2514a 2662053i bk7: 2592a 2660983i bk8: 2930a 2655950i bk9: 3104a 2655471i bk10: 2110a 2663625i bk11: 2232a 2662824i bk12: 1972a 2664052i bk13: 2240a 2662915i bk14: 1796a 2668318i bk15: 1952a 2669157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.041243 
total_CMD = 2684898 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2498236 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2684898 
n_nop = 2626500 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001148 
CoL_Bus_Util = 0.020621 
Either_Row_CoL_Bus_Util = 0.021751 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000856 
queue_avg = 0.554119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.554119

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157918, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190428, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173696, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 198086, Miss = 20176, Miss_rate = 0.102, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188360, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158556, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 195898, Miss = 20352, Miss_rate = 0.104, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175888, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155848, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 188964, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174564, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 195032, Miss = 19992, Miss_rate = 0.103, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2153238
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1043
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1362579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107314
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1670220
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364084
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118904
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2153238
icnt_total_pkts_simt_to_mem=811380
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.2075
	minimum = 5
	maximum = 143
Network latency average = 38.6591
	minimum = 5
	maximum = 131
Slowest packet = 2780446
Flit latency average = 36.8818
	minimum = 5
	maximum = 131
Slowest flit = 2963364
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0649763
	minimum = 0 (at node 15)
	maximum = 0.330983 (at node 18)
Accepted packet rate average = 0.0649763
	minimum = 0 (at node 15)
	maximum = 0.166234 (at node 7)
Injected flit rate average = 0.0684945
	minimum = 0 (at node 15)
	maximum = 0.330983 (at node 18)
Accepted flit rate average= 0.0684945
	minimum = 0 (at node 15)
	maximum = 0.166234 (at node 7)
Injected packet length average = 1.05415
Accepted packet length average = 1.05415
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2933 (84 samples)
	minimum = 5 (84 samples)
	maximum = 231.274 (84 samples)
Network latency average = 21.8416 (84 samples)
	minimum = 5 (84 samples)
	maximum = 228.571 (84 samples)
Flit latency average = 20.915 (84 samples)
	minimum = 5 (84 samples)
	maximum = 228.095 (84 samples)
Fragmentation average = 0.00185899 (84 samples)
	minimum = 0 (84 samples)
	maximum = 46.7381 (84 samples)
Injected packet rate average = 0.06436 (84 samples)
	minimum = 0.0188598 (84 samples)
	maximum = 0.18401 (84 samples)
Accepted packet rate average = 0.06436 (84 samples)
	minimum = 0.0188095 (84 samples)
	maximum = 0.104339 (84 samples)
Injected flit rate average = 0.0685123 (84 samples)
	minimum = 0.0244837 (84 samples)
	maximum = 0.184192 (84 samples)
Accepted flit rate average = 0.0685123 (84 samples)
	minimum = 0.0251593 (84 samples)
	maximum = 0.104339 (84 samples)
Injected packet size average = 1.06452 (84 samples)
Accepted packet size average = 1.06452 (84 samples)
Hops average = 1 (84 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 46 sec (586 sec)
gpgpu_simulation_rate = 440018 (inst/sec)
gpgpu_simulation_rate = 3471 (cycle/sec)
gpgpu_silicon_slowdown = 201670x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 85 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 85: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 85 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2060520
gpu_tot_sim_insn = 257870536
gpu_tot_ipc =     125.1483
gpu_tot_issued_cta = 10921
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0135% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3054
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7440
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      23.4095 GB/Sec
gpu_total_sim_rate=438555

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4258540
	L1I_total_cache_misses = 78778
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46700, Miss = 28439, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46651, Miss = 28423, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46924, Miss = 28264, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47722, Miss = 29017, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47520, Miss = 28719, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47378, Miss = 29209, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47025, Miss = 28218, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46800, Miss = 28129, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47388, Miss = 29020, Miss_rate = 0.612, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46686, Miss = 28355, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46861, Miss = 28046, Miss_rate = 0.598, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47036, Miss = 28252, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46477, Miss = 28336, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46941, Miss = 28582, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47228, Miss = 28846, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 705337
	L1D_total_cache_misses = 427855
	L1D_total_cache_miss_rate = 0.6066
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254232
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254142
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4179762
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523280
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182057
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4258540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10921, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45657, 27030, 13764, 13764, 13764, 13764, 13764, 13764, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 269297568
gpgpu_n_tot_w_icount = 8415549
gpgpu_n_stall_shd_mem = 493933
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417571
gpgpu_n_mem_write_global = 182057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372480
gpgpu_n_store_insn = 2912912
gpgpu_n_shmem_insn = 93795512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 124376
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1693582	W0_Idle:14652353	W0_Scoreboard:11014850	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:586729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4383195	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3340568 {8:417571,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13108104 {72:182057,}
traffic_breakdown_coretomem[INST_ACC_R] = 237904 {8:29738,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66811360 {40:1670284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912912 {8:364114,}
traffic_breakdown_memtocore[INST_ACC_R] = 4758080 {40:118952,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1169121 	686832 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28303 	1141 	215 	523533 	29734 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	232953 	258725 	247059 	314972 	761097 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1593 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5682      6481      6126      5123      5035      5627      5833      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5775      5371      6414      6382      5160      5015      5805      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6062      6157      6663      5216      5250      5483      6054      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2719818 n_nop=2666480 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03656
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2697979i bk1: 2760a 2695635i bk2: 1822a 2702341i bk3: 2288a 2699934i bk4: 2184a 2697504i bk5: 2796a 2693665i bk6: 1990a 2701255i bk7: 2616a 2698283i bk8: 2250a 2696505i bk9: 3072a 2692369i bk10: 1674a 2703118i bk11: 2224a 2699213i bk12: 1612a 2704968i bk13: 2212a 2700413i bk14: 1392a 2707663i bk15: 1944a 2703533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036562 
total_CMD = 2719818 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2542304 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2719818 
n_nop = 2666480 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001354 
CoL_Bus_Util = 0.018281 
Either_Row_CoL_Bus_Util = 0.019611 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001219 
queue_avg = 0.445646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.445646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2719818 n_nop=2660908 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04103
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2695219i bk1: 2840a 2694007i bk2: 2136a 2698920i bk3: 2296a 2699013i bk4: 2600a 2691815i bk5: 2872a 2691262i bk6: 2510a 2696811i bk7: 2592a 2695909i bk8: 2956a 2690460i bk9: 3128a 2690294i bk10: 2186a 2698463i bk11: 2232a 2699107i bk12: 1968a 2699356i bk13: 2264a 2697454i bk14: 1812a 2703600i bk15: 1952a 2703003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.041028 
total_CMD = 2719818 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2529967 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2719818 
n_nop = 2660908 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001167 
CoL_Bus_Util = 0.020514 
Either_Row_CoL_Bus_Util = 0.021660 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000985 
queue_avg = 0.545614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.545614
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2719818 n_nop=2666452 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03658
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2696272i bk1: 2148a 2698385i bk2: 2308a 2699853i bk3: 1796a 2701685i bk4: 2808a 2694591i bk5: 2174a 2698595i bk6: 2640a 2697485i bk7: 1958a 2700708i bk8: 3078a 2692684i bk9: 2242a 2697276i bk10: 2308a 2699822i bk11: 1592a 2703314i bk12: 2220a 2699343i bk13: 1608a 2704423i bk14: 1972a 2704112i bk15: 1354a 2707577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.036577 
total_CMD = 2719818 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2542425 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2719818 
n_nop = 2666452 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001358 
CoL_Bus_Util = 0.018288 
Either_Row_CoL_Bus_Util = 0.019621 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001293 
queue_avg = 0.434630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.43463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2719818 n_nop=2660844 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04107
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2693389i bk1: 2522a 2695819i bk2: 2320a 2699071i bk3: 2112a 2699831i bk4: 2872a 2691411i bk5: 2610a 2693917i bk6: 2624a 2696928i bk7: 2482a 2696853i bk8: 3128a 2691018i bk9: 2962a 2689477i bk10: 2320a 2698676i bk11: 2098a 2697843i bk12: 2264a 2698329i bk13: 1984a 2699083i bk14: 1984a 2702865i bk15: 1780a 2702898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.041073 
total_CMD = 2719818 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2529643 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2719818 
n_nop = 2660844 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001164 
CoL_Bus_Util = 0.020537 
Either_Row_CoL_Bus_Util = 0.021683 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000814 
queue_avg = 0.541192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.541192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2719818 n_nop=2666815 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03638
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2697833i bk1: 2726a 2695439i bk2: 1816a 2702038i bk3: 2284a 2699853i bk4: 2144a 2698917i bk5: 2800a 2693728i bk6: 1976a 2701602i bk7: 2616a 2697893i bk8: 2212a 2697073i bk9: 3074a 2693033i bk10: 1652a 2703806i bk11: 2220a 2699340i bk12: 1600a 2704051i bk13: 2212a 2699921i bk14: 1388a 2708108i bk15: 1940a 2704169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.036383 
total_CMD = 2719818 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2544464 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2719818 
n_nop = 2666815 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001321 
CoL_Bus_Util = 0.018192 
Either_Row_CoL_Bus_Util = 0.019488 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001264 
queue_avg = 0.440132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.440132
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2719818 n_nop=2661420 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04071
n_activity=211332 dram_eff=0.524
bk0: 2502a 2696178i bk1: 2728a 2695221i bk2: 2132a 2700004i bk3: 2296a 2698898i bk4: 2590a 2693695i bk5: 2848a 2692038i bk6: 2514a 2696973i bk7: 2592a 2695903i bk8: 2930a 2690870i bk9: 3104a 2690391i bk10: 2110a 2698545i bk11: 2232a 2697744i bk12: 1972a 2698972i bk13: 2240a 2697835i bk14: 1796a 2703238i bk15: 1952a 2704077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.040713 
total_CMD = 2719818 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2533156 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2719818 
n_nop = 2661420 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001133 
CoL_Bus_Util = 0.020357 
Either_Row_CoL_Bus_Util = 0.021471 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000856 
queue_avg = 0.547004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.547004

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157926, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190428, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173704, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 198116, Miss = 20176, Miss_rate = 0.102, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188368, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158556, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 195940, Miss = 20352, Miss_rate = 0.104, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175888, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155856, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 188964, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174572, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 195062, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2153380
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1043
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1362643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360532
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107362
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1670284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364114
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118952
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2153380
icnt_total_pkts_simt_to_mem=811438
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2782712
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2964618
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 8)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 8)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 8)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0816 (85 samples)
	minimum = 5 (85 samples)
	maximum = 228.694 (85 samples)
Network latency average = 21.6444 (85 samples)
	minimum = 5 (85 samples)
	maximum = 225.953 (85 samples)
Flit latency average = 20.7278 (85 samples)
	minimum = 5 (85 samples)
	maximum = 225.471 (85 samples)
Fragmentation average = 0.00183712 (85 samples)
	minimum = 0 (85 samples)
	maximum = 46.1882 (85 samples)
Injected packet rate average = 0.0636058 (85 samples)
	minimum = 0.0186379 (85 samples)
	maximum = 0.181864 (85 samples)
Accepted packet rate average = 0.0636058 (85 samples)
	minimum = 0.0185882 (85 samples)
	maximum = 0.103174 (85 samples)
Injected flit rate average = 0.0677095 (85 samples)
	minimum = 0.0241957 (85 samples)
	maximum = 0.182051 (85 samples)
Accepted flit rate average = 0.0677095 (85 samples)
	minimum = 0.0248633 (85 samples)
	maximum = 0.103174 (85 samples)
Injected packet size average = 1.06452 (85 samples)
Accepted packet size average = 1.06452 (85 samples)
Hops average = 1 (85 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 48 sec (588 sec)
gpgpu_simulation_rate = 438555 (inst/sec)
gpgpu_simulation_rate = 3504 (cycle/sec)
gpgpu_silicon_slowdown = 199771x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 86 '_Z13lud_perimeterPfii'
Destroy streams for kernel 86: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 86 
gpu_sim_cycle = 25514
gpu_sim_insn = 59040
gpu_ipc =       2.3140
gpu_tot_sim_cycle = 2086034
gpu_tot_sim_insn = 257929576
gpu_tot_ipc =     123.6459
gpu_tot_issued_cta = 10924
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.8977% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.0178
partiton_level_parallism_total  =       0.3019
partiton_level_parallism_util =       1.0044
partiton_level_parallism_util_total  =       1.7431
L2_BW  =       1.4346 GB/Sec
L2_BW_total  =      23.1407 GB/Sec
gpu_total_sim_rate=437168

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4260370
	L1I_total_cache_misses = 79012
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46700, Miss = 28439, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46651, Miss = 28423, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46924, Miss = 28264, Miss_rate = 0.602, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47722, Miss = 29017, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47520, Miss = 28719, Miss_rate = 0.604, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47378, Miss = 29209, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47025, Miss = 28218, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46800, Miss = 28129, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47388, Miss = 29020, Miss_rate = 0.612, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46765, Miss = 28387, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46940, Miss = 28102, Miss_rate = 0.599, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47115, Miss = 28300, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46477, Miss = 28336, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 46941, Miss = 28582, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47228, Miss = 28846, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 705574
	L1D_total_cache_misses = 427991
	L1D_total_cache_miss_rate = 0.6066
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254259
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4181358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79012
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182150
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4260370

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45657, 27030, 13764, 13764, 13764, 13764, 13764, 13764, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 269413344
gpgpu_n_tot_w_icount = 8419167
gpgpu_n_stall_shd_mem = 494605
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417699
gpgpu_n_mem_write_global = 182150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8374784
gpgpu_n_store_insn = 2914400
gpgpu_n_shmem_insn = 93814616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8086176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1693735	W0_Idle:14761743	W0_Scoreboard:11050603	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752399
single_issue_nums: WS0:4386813	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3341592 {8:417699,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13114800 {72:182150,}
traffic_breakdown_coretomem[INST_ACC_R] = 239776 {8:29972,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66831840 {40:1670796,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2914400 {8:364300,}
traffic_breakdown_memtocore[INST_ACC_R] = 4795520 {40:119888,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1169819 	686832 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28534 	1144 	215 	523754 	29734 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	233651 	258725 	247059 	314972 	761097 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1624 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5688      6481      6138      5123      5039      5627      5835      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5782      5371      6426      6382      5165      5015      5807      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6070      6157      6673      5216      5254      5483      6056      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753496 n_nop=2700158 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03611
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2731657i bk1: 2760a 2729313i bk2: 1822a 2736019i bk3: 2288a 2733612i bk4: 2184a 2731182i bk5: 2796a 2727343i bk6: 1990a 2734933i bk7: 2616a 2731961i bk8: 2250a 2730183i bk9: 3072a 2726047i bk10: 1674a 2736796i bk11: 2224a 2732891i bk12: 1612a 2738646i bk13: 2212a 2734091i bk14: 1392a 2741341i bk15: 1944a 2737211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036115 
total_CMD = 2753496 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2575982 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2753496 
n_nop = 2700158 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001337 
CoL_Bus_Util = 0.018057 
Either_Row_CoL_Bus_Util = 0.019371 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001219 
queue_avg = 0.440195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.440195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753496 n_nop=2694586 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04053
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2728897i bk1: 2840a 2727685i bk2: 2136a 2732598i bk3: 2296a 2732691i bk4: 2600a 2725493i bk5: 2872a 2724940i bk6: 2510a 2730489i bk7: 2592a 2729587i bk8: 2956a 2724138i bk9: 3128a 2723972i bk10: 2186a 2732141i bk11: 2232a 2732785i bk12: 1968a 2733034i bk13: 2264a 2731132i bk14: 1812a 2737278i bk15: 1952a 2736681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.040526 
total_CMD = 2753496 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2563645 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2753496 
n_nop = 2694586 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001153 
CoL_Bus_Util = 0.020263 
Either_Row_CoL_Bus_Util = 0.021395 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000985 
queue_avg = 0.538940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.53894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753496 n_nop=2700130 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03613
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2729950i bk1: 2148a 2732063i bk2: 2308a 2733531i bk3: 1796a 2735363i bk4: 2808a 2728269i bk5: 2174a 2732273i bk6: 2640a 2731163i bk7: 1958a 2734386i bk8: 3078a 2726362i bk9: 2242a 2730954i bk10: 2308a 2733500i bk11: 1592a 2736992i bk12: 2220a 2733021i bk13: 1608a 2738101i bk14: 1972a 2737790i bk15: 1354a 2741255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.036129 
total_CMD = 2753496 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2576103 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2753496 
n_nop = 2700130 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001342 
CoL_Bus_Util = 0.018065 
Either_Row_CoL_Bus_Util = 0.019381 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001293 
queue_avg = 0.429314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753496 n_nop=2694522 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04057
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2727067i bk1: 2522a 2729497i bk2: 2320a 2732749i bk3: 2112a 2733509i bk4: 2872a 2725089i bk5: 2610a 2727595i bk6: 2624a 2730606i bk7: 2482a 2730531i bk8: 3128a 2724696i bk9: 2962a 2723155i bk10: 2320a 2732354i bk11: 2098a 2731521i bk12: 2264a 2732007i bk13: 1984a 2732761i bk14: 1984a 2736543i bk15: 1780a 2736576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.040571 
total_CMD = 2753496 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2563321 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2753496 
n_nop = 2694522 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001150 
CoL_Bus_Util = 0.020285 
Either_Row_CoL_Bus_Util = 0.021418 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000814 
queue_avg = 0.534573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.534573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753496 n_nop=2700493 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03594
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2731511i bk1: 2726a 2729117i bk2: 1816a 2735716i bk3: 2284a 2733531i bk4: 2144a 2732595i bk5: 2800a 2727406i bk6: 1976a 2735280i bk7: 2616a 2731571i bk8: 2212a 2730751i bk9: 3074a 2726711i bk10: 1652a 2737484i bk11: 2220a 2733018i bk12: 1600a 2737729i bk13: 2212a 2733599i bk14: 1388a 2741786i bk15: 1940a 2737847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.035938 
total_CMD = 2753496 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2578142 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2753496 
n_nop = 2700493 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001305 
CoL_Bus_Util = 0.017969 
Either_Row_CoL_Bus_Util = 0.019249 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001264 
queue_avg = 0.434749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.434749
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753496 n_nop=2695098 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04022
n_activity=211332 dram_eff=0.524
bk0: 2502a 2729856i bk1: 2728a 2728899i bk2: 2132a 2733682i bk3: 2296a 2732576i bk4: 2590a 2727373i bk5: 2848a 2725716i bk6: 2514a 2730651i bk7: 2592a 2729581i bk8: 2930a 2724548i bk9: 3104a 2724069i bk10: 2110a 2732223i bk11: 2232a 2731422i bk12: 1972a 2732650i bk13: 2240a 2731513i bk14: 1796a 2736916i bk15: 1952a 2737755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.040215 
total_CMD = 2753496 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2566834 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2753496 
n_nop = 2695098 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001119 
CoL_Bus_Util = 0.020108 
Either_Row_CoL_Bus_Util = 0.021209 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000856 
queue_avg = 0.540314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.540314

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158010, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190524, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173776, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 198438, Miss = 20176, Miss_rate = 0.102, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188440, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158628, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 196258, Miss = 20352, Miss_rate = 0.104, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175960, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155928, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 189036, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174656, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 195360, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2155014
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1042
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1363155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108298
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1670796
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119888
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2155014
icnt_total_pkts_simt_to_mem=811986
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04643
	minimum = 5
	maximum = 7
Network latency average = 5.04643
	minimum = 5
	maximum = 7
Slowest packet = 2782763
Flit latency average = 5.00183
	minimum = 5
	maximum = 7
Slowest flit = 2964820
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00303247
	minimum = 0 (at node 0)
	maximum = 0.0126205 (at node 18)
Accepted packet rate average = 0.00303247
	minimum = 0 (at node 0)
	maximum = 0.0221839 (at node 10)
Injected flit rate average = 0.00316747
	minimum = 0 (at node 0)
	maximum = 0.0126205 (at node 18)
Accepted flit rate average= 0.00316747
	minimum = 0 (at node 0)
	maximum = 0.0221839 (at node 10)
Injected packet length average = 1.04452
Accepted packet length average = 1.04452
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8719 (86 samples)
	minimum = 5 (86 samples)
	maximum = 226.116 (86 samples)
Network latency average = 21.4514 (86 samples)
	minimum = 5 (86 samples)
	maximum = 223.407 (86 samples)
Flit latency average = 20.5449 (86 samples)
	minimum = 5 (86 samples)
	maximum = 222.93 (86 samples)
Fragmentation average = 0.00181576 (86 samples)
	minimum = 0 (86 samples)
	maximum = 45.6512 (86 samples)
Injected packet rate average = 0.0629015 (86 samples)
	minimum = 0.0184212 (86 samples)
	maximum = 0.179896 (86 samples)
Accepted packet rate average = 0.0629015 (86 samples)
	minimum = 0.018372 (86 samples)
	maximum = 0.102232 (86 samples)
Injected flit rate average = 0.066959 (86 samples)
	minimum = 0.0239143 (86 samples)
	maximum = 0.180081 (86 samples)
Accepted flit rate average = 0.066959 (86 samples)
	minimum = 0.0245742 (86 samples)
	maximum = 0.102232 (86 samples)
Injected packet size average = 1.06451 (86 samples)
Accepted packet size average = 1.06451 (86 samples)
Hops average = 1 (86 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 50 sec (590 sec)
gpgpu_simulation_rate = 437168 (inst/sec)
gpgpu_simulation_rate = 3535 (cycle/sec)
gpgpu_silicon_slowdown = 198019x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 87 '_Z12lud_internalPfii'
Destroy streams for kernel 87: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 87 
gpu_sim_cycle = 1927
gpu_sim_insn = 214272
gpu_ipc =     111.1946
gpu_tot_sim_cycle = 2087961
gpu_tot_sim_insn = 258143848
gpu_tot_ipc =     123.6344
gpu_tot_issued_cta = 10933
gpu_occupancy = 16.2632% 
gpu_tot_occupancy = 29.8852% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.2740
partiton_level_parallism_total  =       0.3019
partiton_level_parallism_util =       1.5304
partiton_level_parallism_util_total  =       1.7429
L2_BW  =      21.2027 GB/Sec
L2_BW_total  =      23.1389 GB/Sec
gpu_total_sim_rate=436791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4263754
	L1I_total_cache_misses = 79012
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46764, Miss = 28471, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46715, Miss = 28471, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46988, Miss = 28312, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47786, Miss = 29049, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47584, Miss = 28767, Miss_rate = 0.605, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47442, Miss = 29257, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47025, Miss = 28218, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46800, Miss = 28129, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47388, Miss = 29020, Miss_rate = 0.612, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46765, Miss = 28387, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46940, Miss = 28102, Miss_rate = 0.599, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47115, Miss = 28300, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46541, Miss = 28368, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 47005, Miss = 28630, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47292, Miss = 28894, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 706150
	L1D_total_cache_misses = 428375
	L1D_total_cache_miss_rate = 0.6066
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254475
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254385
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4184742
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79012
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523856
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182294
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4263754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10933, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45750, 27123, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 269627616
gpgpu_n_tot_w_icount = 8425863
gpgpu_n_stall_shd_mem = 494893
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418083
gpgpu_n_mem_write_global = 182294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381696
gpgpu_n_store_insn = 2916704
gpgpu_n_shmem_insn = 93892952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694103	W0_Idle:14766595	W0_Scoreboard:11071845	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4390161	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3344664 {8:418083,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13125168 {72:182294,}
traffic_breakdown_coretomem[INST_ACC_R] = 239776 {8:29972,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66893280 {40:1672332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916704 {8:364588,}
traffic_breakdown_memtocore[INST_ACC_R] = 4795520 {40:119888,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1171406 	687069 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28534 	1144 	215 	524264 	29752 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	233920 	259217 	247678 	315368 	761145 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1627 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5696      6481      6179      5123      5062      5627      5848      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5797      5371      6469      6382      5189      5015      5820      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6085      6157      6711      5216      5278      5483      6065      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756039 n_nop=2702701 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03608
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2734200i bk1: 2760a 2731856i bk2: 1822a 2738562i bk3: 2288a 2736155i bk4: 2184a 2733725i bk5: 2796a 2729886i bk6: 1990a 2737476i bk7: 2616a 2734504i bk8: 2250a 2732726i bk9: 3072a 2728590i bk10: 1674a 2739339i bk11: 2224a 2735434i bk12: 1612a 2741189i bk13: 2212a 2736634i bk14: 1392a 2743884i bk15: 1944a 2739754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036081 
total_CMD = 2756039 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2578525 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2756039 
n_nop = 2702701 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.018041 
Either_Row_CoL_Bus_Util = 0.019353 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001219 
queue_avg = 0.439789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.439789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756039 n_nop=2697129 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.04049
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2731440i bk1: 2840a 2730228i bk2: 2136a 2735141i bk3: 2296a 2735234i bk4: 2600a 2728036i bk5: 2872a 2727483i bk6: 2510a 2733032i bk7: 2592a 2732130i bk8: 2956a 2726681i bk9: 3128a 2726515i bk10: 2186a 2734684i bk11: 2232a 2735328i bk12: 1968a 2735577i bk13: 2264a 2733675i bk14: 1812a 2739821i bk15: 1952a 2739224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.040489 
total_CMD = 2756039 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2566188 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2756039 
n_nop = 2697129 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001152 
CoL_Bus_Util = 0.020244 
Either_Row_CoL_Bus_Util = 0.021375 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000985 
queue_avg = 0.538443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.538443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756039 n_nop=2702673 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.0361
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2732493i bk1: 2148a 2734606i bk2: 2308a 2736074i bk3: 1796a 2737906i bk4: 2808a 2730812i bk5: 2174a 2734816i bk6: 2640a 2733706i bk7: 1958a 2736929i bk8: 3078a 2728905i bk9: 2242a 2733497i bk10: 2308a 2736043i bk11: 1592a 2739535i bk12: 2220a 2735564i bk13: 1608a 2740644i bk14: 1972a 2740333i bk15: 1354a 2743798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.036096 
total_CMD = 2756039 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2578646 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2756039 
n_nop = 2702673 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001340 
CoL_Bus_Util = 0.018048 
Either_Row_CoL_Bus_Util = 0.019363 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001293 
queue_avg = 0.428918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428918
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756039 n_nop=2697065 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04053
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2729610i bk1: 2522a 2732040i bk2: 2320a 2735292i bk3: 2112a 2736052i bk4: 2872a 2727632i bk5: 2610a 2730138i bk6: 2624a 2733149i bk7: 2482a 2733074i bk8: 3128a 2727239i bk9: 2962a 2725698i bk10: 2320a 2734897i bk11: 2098a 2734064i bk12: 2264a 2734550i bk13: 1984a 2735304i bk14: 1984a 2739086i bk15: 1780a 2739119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.040534 
total_CMD = 2756039 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2565864 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2756039 
n_nop = 2697065 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001149 
CoL_Bus_Util = 0.020267 
Either_Row_CoL_Bus_Util = 0.021398 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000814 
queue_avg = 0.534080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.53408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756039 n_nop=2703036 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03591
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2734054i bk1: 2726a 2731660i bk2: 1816a 2738259i bk3: 2284a 2736074i bk4: 2144a 2735138i bk5: 2800a 2729949i bk6: 1976a 2737823i bk7: 2616a 2734114i bk8: 2212a 2733294i bk9: 3074a 2729254i bk10: 1652a 2740027i bk11: 2220a 2735561i bk12: 1600a 2740272i bk13: 2212a 2736142i bk14: 1388a 2744329i bk15: 1940a 2740390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.035905 
total_CMD = 2756039 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2580685 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2756039 
n_nop = 2703036 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.017953 
Either_Row_CoL_Bus_Util = 0.019232 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001264 
queue_avg = 0.434348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.434348
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756039 n_nop=2697641 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.04018
n_activity=211332 dram_eff=0.524
bk0: 2502a 2732399i bk1: 2728a 2731442i bk2: 2132a 2736225i bk3: 2296a 2735119i bk4: 2590a 2729916i bk5: 2848a 2728259i bk6: 2514a 2733194i bk7: 2592a 2732124i bk8: 2930a 2727091i bk9: 3104a 2726612i bk10: 2110a 2734766i bk11: 2232a 2733965i bk12: 1972a 2735193i bk13: 2240a 2734056i bk14: 1796a 2739459i bk15: 1952a 2740298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.040178 
total_CMD = 2756039 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2569377 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2756039 
n_nop = 2697641 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001118 
CoL_Bus_Util = 0.020089 
Either_Row_CoL_Bus_Util = 0.021189 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000856 
queue_avg = 0.539815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.539815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158010, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190524, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173776, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 199034, Miss = 20176, Miss_rate = 0.101, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188440, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158628, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 196890, Miss = 20352, Miss_rate = 0.103, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175960, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155928, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 189036, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174656, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 195956, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2156838
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1364691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361006
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108298
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1672332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364588
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119888
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2156838
icnt_total_pkts_simt_to_mem=812658
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.9571
	minimum = 5
	maximum = 75
Network latency average = 17.9009
	minimum = 5
	maximum = 75
Slowest packet = 2786948
Flit latency average = 17.1258
	minimum = 5
	maximum = 75
Slowest flit = 2969192
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0452056
	minimum = 0 (at node 6)
	maximum = 0.327971 (at node 21)
Accepted packet rate average = 0.0452056
	minimum = 0 (at node 6)
	maximum = 0.116243 (at node 1)
Injected flit rate average = 0.0479732
	minimum = 0 (at node 6)
	maximum = 0.327971 (at node 21)
Accepted flit rate average= 0.0479732
	minimum = 0 (at node 6)
	maximum = 0.119357 (at node 21)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8154 (87 samples)
	minimum = 5 (87 samples)
	maximum = 224.379 (87 samples)
Network latency average = 21.4106 (87 samples)
	minimum = 5 (87 samples)
	maximum = 221.701 (87 samples)
Flit latency average = 20.5056 (87 samples)
	minimum = 5 (87 samples)
	maximum = 221.23 (87 samples)
Fragmentation average = 0.00179489 (87 samples)
	minimum = 0 (87 samples)
	maximum = 45.1264 (87 samples)
Injected packet rate average = 0.0626981 (87 samples)
	minimum = 0.0182094 (87 samples)
	maximum = 0.181598 (87 samples)
Accepted packet rate average = 0.0626981 (87 samples)
	minimum = 0.0181609 (87 samples)
	maximum = 0.102393 (87 samples)
Injected flit rate average = 0.0667408 (87 samples)
	minimum = 0.0236395 (87 samples)
	maximum = 0.181781 (87 samples)
Accepted flit rate average = 0.0667408 (87 samples)
	minimum = 0.0242917 (87 samples)
	maximum = 0.102429 (87 samples)
Injected packet size average = 1.06448 (87 samples)
Accepted packet size average = 1.06448 (87 samples)
Hops average = 1 (87 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 51 sec (591 sec)
gpgpu_simulation_rate = 436791 (inst/sec)
gpgpu_simulation_rate = 3532 (cycle/sec)
gpgpu_silicon_slowdown = 198187x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 88 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 88: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 88 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2114416
gpu_tot_sim_insn = 258163728
gpu_tot_ipc =     122.0969
gpu_tot_issued_cta = 10934
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.8443% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2981
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7428
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      22.8509 GB/Sec
gpu_total_sim_rate=436087

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4265426
	L1I_total_cache_misses = 79024
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46764, Miss = 28471, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46715, Miss = 28471, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46988, Miss = 28312, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47786, Miss = 29049, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47584, Miss = 28767, Miss_rate = 0.605, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47442, Miss = 29257, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47056, Miss = 28234, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46800, Miss = 28129, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47388, Miss = 29020, Miss_rate = 0.612, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46765, Miss = 28387, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46940, Miss = 28102, Miss_rate = 0.599, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47115, Miss = 28300, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46541, Miss = 28368, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 47005, Miss = 28630, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47292, Miss = 28894, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 706181
	L1D_total_cache_misses = 428391
	L1D_total_cache_miss_rate = 0.6066
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254481
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254391
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4186402
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523872
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182309
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4265426

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10934, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45750, 27123, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 269721984
gpgpu_n_tot_w_icount = 8428812
gpgpu_n_stall_shd_mem = 495397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418099
gpgpu_n_mem_write_global = 182309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381952
gpgpu_n_store_insn = 2916944
gpgpu_n_shmem_insn = 93897648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125552
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694103	W0_Idle:14796784	W0_Scoreboard:11091615	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:590577	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4393110	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3344792 {8:418099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13126248 {72:182309,}
traffic_breakdown_coretomem[INST_ACC_R] = 239872 {8:29984,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66895840 {40:1672396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916944 {8:364618,}
traffic_breakdown_memtocore[INST_ACC_R] = 4797440 {40:119936,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1171500 	687069 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28546 	1144 	215 	524295 	29752 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234014 	259217 	247678 	315368 	761145 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1637 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5696      6481      6183      5123      5062      5627      5848      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5797      5371      6472      6382      5189      5015      5820      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6085      6157      6714      5216      5278      5483      6065      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790959 n_nop=2737621 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03563
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2769120i bk1: 2760a 2766776i bk2: 1822a 2773482i bk3: 2288a 2771075i bk4: 2184a 2768645i bk5: 2796a 2764806i bk6: 1990a 2772396i bk7: 2616a 2769424i bk8: 2250a 2767646i bk9: 3072a 2763510i bk10: 1674a 2774259i bk11: 2224a 2770354i bk12: 1612a 2776109i bk13: 2212a 2771554i bk14: 1392a 2778804i bk15: 1944a 2774674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035630 
total_CMD = 2790959 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2613445 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2790959 
n_nop = 2737621 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001319 
CoL_Bus_Util = 0.017815 
Either_Row_CoL_Bus_Util = 0.019111 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001219 
queue_avg = 0.434286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.434286
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790959 n_nop=2732049 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.03998
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2766360i bk1: 2840a 2765148i bk2: 2136a 2770061i bk3: 2296a 2770154i bk4: 2600a 2762956i bk5: 2872a 2762403i bk6: 2510a 2767952i bk7: 2592a 2767050i bk8: 2956a 2761601i bk9: 3128a 2761435i bk10: 2186a 2769604i bk11: 2232a 2770248i bk12: 1968a 2770497i bk13: 2264a 2768595i bk14: 1812a 2774741i bk15: 1952a 2774144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.039982 
total_CMD = 2790959 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2601108 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2790959 
n_nop = 2732049 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001137 
CoL_Bus_Util = 0.019991 
Either_Row_CoL_Bus_Util = 0.021107 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000985 
queue_avg = 0.531706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.531706
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790959 n_nop=2737593 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03564
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2767413i bk1: 2148a 2769526i bk2: 2308a 2770994i bk3: 1796a 2772826i bk4: 2808a 2765732i bk5: 2174a 2769736i bk6: 2640a 2768626i bk7: 1958a 2771849i bk8: 3078a 2763825i bk9: 2242a 2768417i bk10: 2308a 2770963i bk11: 1592a 2774455i bk12: 2220a 2770484i bk13: 1608a 2775564i bk14: 1972a 2775253i bk15: 1354a 2778718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.035644 
total_CMD = 2790959 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2613566 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2790959 
n_nop = 2737593 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001324 
CoL_Bus_Util = 0.017822 
Either_Row_CoL_Bus_Util = 0.019121 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001293 
queue_avg = 0.423552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423552
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790959 n_nop=2731985 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.04003
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2764530i bk1: 2522a 2766960i bk2: 2320a 2770212i bk3: 2112a 2770972i bk4: 2872a 2762552i bk5: 2610a 2765058i bk6: 2624a 2768069i bk7: 2482a 2767994i bk8: 3128a 2762159i bk9: 2962a 2760618i bk10: 2320a 2769817i bk11: 2098a 2768984i bk12: 2264a 2769470i bk13: 1984a 2770224i bk14: 1984a 2774006i bk15: 1780a 2774039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.040026 
total_CMD = 2790959 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2600784 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2790959 
n_nop = 2731985 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001134 
CoL_Bus_Util = 0.020013 
Either_Row_CoL_Bus_Util = 0.021130 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000814 
queue_avg = 0.527397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.527397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790959 n_nop=2737956 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03546
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2768974i bk1: 2726a 2766580i bk2: 1816a 2773179i bk3: 2284a 2770994i bk4: 2144a 2770058i bk5: 2800a 2764869i bk6: 1976a 2772743i bk7: 2616a 2769034i bk8: 2212a 2768214i bk9: 3074a 2764174i bk10: 1652a 2774947i bk11: 2220a 2770481i bk12: 1600a 2775192i bk13: 2212a 2771062i bk14: 1388a 2779249i bk15: 1940a 2775310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.035456 
total_CMD = 2790959 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2615605 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2790959 
n_nop = 2737956 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001287 
CoL_Bus_Util = 0.017728 
Either_Row_CoL_Bus_Util = 0.018991 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001264 
queue_avg = 0.428913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790959 n_nop=2732561 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.03968
n_activity=211332 dram_eff=0.524
bk0: 2502a 2767319i bk1: 2728a 2766362i bk2: 2132a 2771145i bk3: 2296a 2770039i bk4: 2590a 2764836i bk5: 2848a 2763179i bk6: 2514a 2768114i bk7: 2592a 2767044i bk8: 2930a 2762011i bk9: 3104a 2761532i bk10: 2110a 2769686i bk11: 2232a 2768885i bk12: 1972a 2770113i bk13: 2240a 2768976i bk14: 1796a 2774379i bk15: 1952a 2775218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.039675 
total_CMD = 2790959 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2604297 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2790959 
n_nop = 2732561 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001104 
CoL_Bus_Util = 0.019838 
Either_Row_CoL_Bus_Util = 0.020924 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000856 
queue_avg = 0.533061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.533061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158018, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190524, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173784, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 199064, Miss = 20176, Miss_rate = 0.101, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188448, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158628, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 196928, Miss = 20352, Miss_rate = 0.103, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 175960, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155936, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 189036, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174664, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 195990, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2156980
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1364755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108346
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1672396
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364618
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2156980
icnt_total_pkts_simt_to_mem=812716
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2787338
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2969496
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 6)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 6)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6164 (88 samples)
	minimum = 5 (88 samples)
	maximum = 221.966 (88 samples)
Network latency average = 21.2251 (88 samples)
	minimum = 5 (88 samples)
	maximum = 219.25 (88 samples)
Flit latency average = 20.3294 (88 samples)
	minimum = 5 (88 samples)
	maximum = 218.773 (88 samples)
Fragmentation average = 0.00177449 (88 samples)
	minimum = 0 (88 samples)
	maximum = 44.6136 (88 samples)
Injected packet rate average = 0.0619886 (88 samples)
	minimum = 0.0180025 (88 samples)
	maximum = 0.179553 (88 samples)
Accepted packet rate average = 0.0619886 (88 samples)
	minimum = 0.0179545 (88 samples)
	maximum = 0.101291 (88 samples)
Injected flit rate average = 0.0659856 (88 samples)
	minimum = 0.0233708 (88 samples)
	maximum = 0.17974 (88 samples)
Accepted flit rate average = 0.0659856 (88 samples)
	minimum = 0.0240157 (88 samples)
	maximum = 0.101326 (88 samples)
Injected packet size average = 1.06448 (88 samples)
Accepted packet size average = 1.06448 (88 samples)
Hops average = 1 (88 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 52 sec (592 sec)
gpgpu_simulation_rate = 436087 (inst/sec)
gpgpu_simulation_rate = 3571 (cycle/sec)
gpgpu_silicon_slowdown = 196023x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 89 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 89 '_Z13lud_perimeterPfii'
Destroy streams for kernel 89: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 89 
gpu_sim_cycle = 25504
gpu_sim_insn = 39360
gpu_ipc =       1.5433
gpu_tot_sim_cycle = 2139920
gpu_tot_sim_insn = 258203088
gpu_tot_ipc =     120.6602
gpu_tot_issued_cta = 10936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.7661% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.0123
partiton_level_parallism_total  =       0.2947
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7422
L2_BW  =       0.9907 GB/Sec
L2_BW_total  =      22.5904 GB/Sec
gpu_total_sim_rate=433954

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4266646
	L1I_total_cache_misses = 79179
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46764, Miss = 28471, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46715, Miss = 28471, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46988, Miss = 28312, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47786, Miss = 29049, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47584, Miss = 28767, Miss_rate = 0.605, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47442, Miss = 29257, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47056, Miss = 28234, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46879, Miss = 28177, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47467, Miss = 29076, Miss_rate = 0.613, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46765, Miss = 28387, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 46940, Miss = 28102, Miss_rate = 0.599, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47115, Miss = 28300, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46541, Miss = 28368, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 47005, Miss = 28630, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47292, Miss = 28894, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 706339
	L1D_total_cache_misses = 428495
	L1D_total_cache_miss_rate = 0.6066
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254499
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254409
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4187467
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79179
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523968
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182371
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4266646

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45750, 27123, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 269799168
gpgpu_n_tot_w_icount = 8431224
gpgpu_n_stall_shd_mem = 495845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418195
gpgpu_n_mem_write_global = 182371
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8383488
gpgpu_n_store_insn = 2917936
gpgpu_n_shmem_insn = 93910384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694205	W0_Idle:14870790	W0_Scoreboard:11116829	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759149
single_issue_nums: WS0:4395522	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3345560 {8:418195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13130712 {72:182371,}
traffic_breakdown_coretomem[INST_ACC_R] = 241112 {8:30139,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66911200 {40:1672780,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2917936 {8:364742,}
traffic_breakdown_memtocore[INST_ACC_R] = 4822240 {40:120556,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1172008 	687069 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28701 	1144 	215 	524453 	29752 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234522 	259217 	247678 	315368 	761145 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1664 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5696      6481      6194      5123      5067      5627      5850      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5797      5371      6483      6382      5194      5015      5823      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6085      6157      6727      5216      5283      5483      6066      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824623 n_nop=2771285 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03521
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2802784i bk1: 2760a 2800440i bk2: 1822a 2807146i bk3: 2288a 2804739i bk4: 2184a 2802309i bk5: 2796a 2798470i bk6: 1990a 2806060i bk7: 2616a 2803088i bk8: 2250a 2801310i bk9: 3072a 2797174i bk10: 1674a 2807923i bk11: 2224a 2804018i bk12: 1612a 2809773i bk13: 2212a 2805218i bk14: 1392a 2812468i bk15: 1944a 2808338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035205 
total_CMD = 2824623 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2647109 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2824623 
n_nop = 2771285 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001304 
CoL_Bus_Util = 0.017603 
Either_Row_CoL_Bus_Util = 0.018883 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001219 
queue_avg = 0.429110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42911
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824623 n_nop=2765713 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.03951
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2800024i bk1: 2840a 2798812i bk2: 2136a 2803725i bk3: 2296a 2803818i bk4: 2600a 2796620i bk5: 2872a 2796067i bk6: 2510a 2801616i bk7: 2592a 2800714i bk8: 2956a 2795265i bk9: 3128a 2795099i bk10: 2186a 2803268i bk11: 2232a 2803912i bk12: 1968a 2804161i bk13: 2264a 2802259i bk14: 1812a 2808405i bk15: 1952a 2807808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.039505 
total_CMD = 2824623 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2634772 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2824623 
n_nop = 2765713 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.019753 
Either_Row_CoL_Bus_Util = 0.020856 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000985 
queue_avg = 0.525369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.525369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824623 n_nop=2771257 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03522
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2801077i bk1: 2148a 2803190i bk2: 2308a 2804658i bk3: 1796a 2806490i bk4: 2808a 2799396i bk5: 2174a 2803400i bk6: 2640a 2802290i bk7: 1958a 2805513i bk8: 3078a 2797489i bk9: 2242a 2802081i bk10: 2308a 2804627i bk11: 1592a 2808119i bk12: 2220a 2804148i bk13: 1608a 2809228i bk14: 1972a 2808917i bk15: 1354a 2812382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.035220 
total_CMD = 2824623 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2647230 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2824623 
n_nop = 2771257 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.017610 
Either_Row_CoL_Bus_Util = 0.018893 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001293 
queue_avg = 0.418504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824623 n_nop=2765649 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.03955
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2798194i bk1: 2522a 2800624i bk2: 2320a 2803876i bk3: 2112a 2804636i bk4: 2872a 2796216i bk5: 2610a 2798722i bk6: 2624a 2801733i bk7: 2482a 2801658i bk8: 3128a 2795823i bk9: 2962a 2794282i bk10: 2320a 2803481i bk11: 2098a 2802648i bk12: 2264a 2803134i bk13: 1984a 2803888i bk14: 1984a 2807670i bk15: 1780a 2807703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.039549 
total_CMD = 2824623 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2634448 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2824623 
n_nop = 2765649 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001121 
CoL_Bus_Util = 0.019775 
Either_Row_CoL_Bus_Util = 0.020879 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000814 
queue_avg = 0.521112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.521112
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824623 n_nop=2771620 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03503
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2802638i bk1: 2726a 2800244i bk2: 1816a 2806843i bk3: 2284a 2804658i bk4: 2144a 2803722i bk5: 2800a 2798533i bk6: 1976a 2806407i bk7: 2616a 2802698i bk8: 2212a 2801878i bk9: 3074a 2797838i bk10: 1652a 2808611i bk11: 2220a 2804145i bk12: 1600a 2808856i bk13: 2212a 2804726i bk14: 1388a 2812913i bk15: 1940a 2808974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.035033 
total_CMD = 2824623 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2649269 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2824623 
n_nop = 2771620 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001272 
CoL_Bus_Util = 0.017517 
Either_Row_CoL_Bus_Util = 0.018765 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001264 
queue_avg = 0.423801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824623 n_nop=2766225 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.0392
n_activity=211332 dram_eff=0.524
bk0: 2502a 2800983i bk1: 2728a 2800026i bk2: 2132a 2804809i bk3: 2296a 2803703i bk4: 2590a 2798500i bk5: 2848a 2796843i bk6: 2514a 2801778i bk7: 2592a 2800708i bk8: 2930a 2795675i bk9: 3104a 2795196i bk10: 2110a 2803350i bk11: 2232a 2802549i bk12: 1972a 2803777i bk13: 2240a 2802640i bk14: 1796a 2808043i bk15: 1952a 2808882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.039202 
total_CMD = 2824623 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2637961 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2824623 
n_nop = 2766225 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001091 
CoL_Bus_Util = 0.019601 
Either_Row_CoL_Bus_Util = 0.020675 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000856 
queue_avg = 0.526708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.526708

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158074, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190588, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173832, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 199294, Miss = 20176, Miss_rate = 0.101, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188496, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158676, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 197142, Miss = 20352, Miss_rate = 0.103, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 176008, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155984, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 189084, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174716, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 196214, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2158108
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1365139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108966
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1672780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364742
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120556
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2158108
icnt_total_pkts_simt_to_mem=813091
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04303
	minimum = 5
	maximum = 6
Network latency average = 5.04303
	minimum = 5
	maximum = 6
Slowest packet = 2788558
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2969696
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00209263
	minimum = 0 (at node 0)
	maximum = 0.00901819 (at node 18)
Accepted packet rate average = 0.00209263
	minimum = 0 (at node 0)
	maximum = 0.0221926 (at node 7)
Injected flit rate average = 0.00218266
	minimum = 0 (at node 0)
	maximum = 0.00901819 (at node 18)
Accepted flit rate average= 0.00218266
	minimum = 0 (at node 0)
	maximum = 0.0221926 (at node 7)
Injected packet length average = 1.04303
Accepted packet length average = 1.04303
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.419 (89 samples)
	minimum = 5 (89 samples)
	maximum = 219.539 (89 samples)
Network latency average = 21.0432 (89 samples)
	minimum = 5 (89 samples)
	maximum = 216.854 (89 samples)
Flit latency average = 20.1572 (89 samples)
	minimum = 5 (89 samples)
	maximum = 216.371 (89 samples)
Fragmentation average = 0.00175456 (89 samples)
	minimum = 0 (89 samples)
	maximum = 44.1124 (89 samples)
Injected packet rate average = 0.0613156 (89 samples)
	minimum = 0.0178002 (89 samples)
	maximum = 0.177637 (89 samples)
Accepted packet rate average = 0.0613156 (89 samples)
	minimum = 0.0177527 (89 samples)
	maximum = 0.100402 (89 samples)
Injected flit rate average = 0.0652687 (89 samples)
	minimum = 0.0231082 (89 samples)
	maximum = 0.177822 (89 samples)
Accepted flit rate average = 0.0652687 (89 samples)
	minimum = 0.0237458 (89 samples)
	maximum = 0.100437 (89 samples)
Injected packet size average = 1.06447 (89 samples)
Accepted packet size average = 1.06447 (89 samples)
Hops average = 1 (89 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 55 sec (595 sec)
gpgpu_simulation_rate = 433954 (inst/sec)
gpgpu_simulation_rate = 3596 (cycle/sec)
gpgpu_silicon_slowdown = 194660x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 90 '_Z12lud_internalPfii'
Destroy streams for kernel 90: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 90 
gpu_sim_cycle = 2393
gpu_sim_insn = 95232
gpu_ipc =      39.7961
gpu_tot_sim_cycle = 2142313
gpu_tot_sim_insn = 258298320
gpu_tot_ipc =     120.5698
gpu_tot_issued_cta = 10940
gpu_occupancy = 16.4911% 
gpu_tot_occupancy = 29.7598% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.1132
partiton_level_parallism_total  =       0.2945
partiton_level_parallism_util =       1.1061
partiton_level_parallism_util_total  =       1.7417
L2_BW  =       8.9488 GB/Sec
L2_BW_total  =      22.5751 GB/Sec
gpu_total_sim_rate=434114

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4268150
	L1I_total_cache_misses = 79299
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46764, Miss = 28471, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46715, Miss = 28471, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46988, Miss = 28312, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47786, Miss = 29049, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47584, Miss = 28767, Miss_rate = 0.605, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47442, Miss = 29257, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47056, Miss = 28234, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46879, Miss = 28177, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47467, Miss = 29076, Miss_rate = 0.613, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46829, Miss = 28435, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 47004, Miss = 28150, Miss_rate = 0.599, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47179, Miss = 28348, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46605, Miss = 28416, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 47005, Miss = 28630, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47292, Miss = 28894, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 706595
	L1D_total_cache_misses = 428687
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254595
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254505
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4188851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524160
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182435
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4268150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10940, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45750, 27123, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 269894400
gpgpu_n_tot_w_icount = 8434200
gpgpu_n_stall_shd_mem = 495973
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418387
gpgpu_n_mem_write_global = 182435
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386560
gpgpu_n_store_insn = 2918960
gpgpu_n_shmem_insn = 93945200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694534	W0_Idle:14875724	W0_Scoreboard:11125918	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4397010	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3347096 {8:418387,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13135320 {72:182435,}
traffic_breakdown_coretomem[INST_ACC_R] = 241232 {8:30154,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66941920 {40:1673548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2918960 {8:364870,}
traffic_breakdown_memtocore[INST_ACC_R] = 4824640 {40:120616,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1172904 	687069 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28714 	1146 	215 	524709 	29752 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234671 	259359 	247908 	315656 	761232 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1669 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5696      6481      6205      5123      5084      5627      5860      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5797      5371      6494      6382      5211      5015      5832      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6085      6157      6742      5216      5300      5483      6073      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2827781 n_nop=2774443 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03517
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2805942i bk1: 2760a 2803598i bk2: 1822a 2810304i bk3: 2288a 2807897i bk4: 2184a 2805467i bk5: 2796a 2801628i bk6: 1990a 2809218i bk7: 2616a 2806246i bk8: 2250a 2804468i bk9: 3072a 2800332i bk10: 1674a 2811081i bk11: 2224a 2807176i bk12: 1612a 2812931i bk13: 2212a 2808376i bk14: 1392a 2815626i bk15: 1944a 2811496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035166 
total_CMD = 2827781 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2650267 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2827781 
n_nop = 2774443 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001302 
CoL_Bus_Util = 0.017583 
Either_Row_CoL_Bus_Util = 0.018862 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001219 
queue_avg = 0.428631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2827781 n_nop=2768871 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.03946
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2803182i bk1: 2840a 2801970i bk2: 2136a 2806883i bk3: 2296a 2806976i bk4: 2600a 2799778i bk5: 2872a 2799225i bk6: 2510a 2804774i bk7: 2592a 2803872i bk8: 2956a 2798423i bk9: 3128a 2798257i bk10: 2186a 2806426i bk11: 2232a 2807070i bk12: 1968a 2807319i bk13: 2264a 2805417i bk14: 1812a 2811563i bk15: 1952a 2810966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.039461 
total_CMD = 2827781 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2637930 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2827781 
n_nop = 2768871 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001122 
CoL_Bus_Util = 0.019731 
Either_Row_CoL_Bus_Util = 0.020833 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000985 
queue_avg = 0.524782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.524782
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2827781 n_nop=2774415 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03518
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2804235i bk1: 2148a 2806348i bk2: 2308a 2807816i bk3: 1796a 2809648i bk4: 2808a 2802554i bk5: 2174a 2806558i bk6: 2640a 2805448i bk7: 1958a 2808671i bk8: 3078a 2800647i bk9: 2242a 2805239i bk10: 2308a 2807785i bk11: 1592a 2811277i bk12: 2220a 2807306i bk13: 1608a 2812386i bk14: 1972a 2812075i bk15: 1354a 2815540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.035180 
total_CMD = 2827781 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2650388 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2827781 
n_nop = 2774415 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.017590 
Either_Row_CoL_Bus_Util = 0.018872 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001293 
queue_avg = 0.418036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2827781 n_nop=2768807 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.03951
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2801352i bk1: 2522a 2803782i bk2: 2320a 2807034i bk3: 2112a 2807794i bk4: 2872a 2799374i bk5: 2610a 2801880i bk6: 2624a 2804891i bk7: 2482a 2804816i bk8: 3128a 2798981i bk9: 2962a 2797440i bk10: 2320a 2806639i bk11: 2098a 2805806i bk12: 2264a 2806292i bk13: 1984a 2807046i bk14: 1984a 2810828i bk15: 1780a 2810861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.039505 
total_CMD = 2827781 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2637606 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2827781 
n_nop = 2768807 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001120 
CoL_Bus_Util = 0.019753 
Either_Row_CoL_Bus_Util = 0.020855 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000814 
queue_avg = 0.520530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.52053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2827781 n_nop=2774778 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03499
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2805796i bk1: 2726a 2803402i bk2: 1816a 2810001i bk3: 2284a 2807816i bk4: 2144a 2806880i bk5: 2800a 2801691i bk6: 1976a 2809565i bk7: 2616a 2805856i bk8: 2212a 2805036i bk9: 3074a 2800996i bk10: 1652a 2811769i bk11: 2220a 2807303i bk12: 1600a 2812014i bk13: 2212a 2807884i bk14: 1388a 2816071i bk15: 1940a 2812132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.034994 
total_CMD = 2827781 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2652427 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2827781 
n_nop = 2774778 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001270 
CoL_Bus_Util = 0.017497 
Either_Row_CoL_Bus_Util = 0.018744 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001264 
queue_avg = 0.423328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423328
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2827781 n_nop=2769383 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.03916
n_activity=211332 dram_eff=0.524
bk0: 2502a 2804141i bk1: 2728a 2803184i bk2: 2132a 2807967i bk3: 2296a 2806861i bk4: 2590a 2801658i bk5: 2848a 2800001i bk6: 2514a 2804936i bk7: 2592a 2803866i bk8: 2930a 2798833i bk9: 3104a 2798354i bk10: 2110a 2806508i bk11: 2232a 2805707i bk12: 1972a 2806935i bk13: 2240a 2805798i bk14: 1796a 2811201i bk15: 1952a 2812040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.039159 
total_CMD = 2827781 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2641119 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2827781 
n_nop = 2769383 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001090 
CoL_Bus_Util = 0.019579 
Either_Row_CoL_Bus_Util = 0.020652 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000856 
queue_avg = 0.526120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.52612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158074, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190588, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173832, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 199594, Miss = 20176, Miss_rate = 0.101, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188496, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158700, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 197442, Miss = 20352, Miss_rate = 0.103, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 176032, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155984, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 189096, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174716, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 196510, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2159064
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1365907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109026
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1673548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364870
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120616
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2159064
icnt_total_pkts_simt_to_mem=813426
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.1663
	minimum = 5
	maximum = 108
Network latency average = 22.119
	minimum = 5
	maximum = 108
Slowest packet = 2789491
Flit latency average = 21.2208
	minimum = 5
	maximum = 108
Slowest flit = 2971862
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0189906
	minimum = 0 (at node 0)
	maximum = 0.125366 (at node 18)
Accepted packet rate average = 0.0189906
	minimum = 0 (at node 0)
	maximum = 0.101964 (at node 9)
Injected flit rate average = 0.0199811
	minimum = 0 (at node 0)
	maximum = 0.125366 (at node 18)
Accepted flit rate average= 0.0199811
	minimum = 0 (at node 0)
	maximum = 0.101964 (at node 9)
Injected packet length average = 1.05216
Accepted packet length average = 1.05216
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4162 (90 samples)
	minimum = 5 (90 samples)
	maximum = 218.3 (90 samples)
Network latency average = 21.0552 (90 samples)
	minimum = 5 (90 samples)
	maximum = 215.644 (90 samples)
Flit latency average = 20.169 (90 samples)
	minimum = 5 (90 samples)
	maximum = 215.167 (90 samples)
Fragmentation average = 0.00173506 (90 samples)
	minimum = 0 (90 samples)
	maximum = 43.6222 (90 samples)
Injected packet rate average = 0.0608453 (90 samples)
	minimum = 0.0176024 (90 samples)
	maximum = 0.177056 (90 samples)
Accepted packet rate average = 0.0608453 (90 samples)
	minimum = 0.0175555 (90 samples)
	maximum = 0.100419 (90 samples)
Injected flit rate average = 0.0647655 (90 samples)
	minimum = 0.0228515 (90 samples)
	maximum = 0.177239 (90 samples)
Accepted flit rate average = 0.0647655 (90 samples)
	minimum = 0.023482 (90 samples)
	maximum = 0.100454 (90 samples)
Injected packet size average = 1.06443 (90 samples)
Accepted packet size average = 1.06443 (90 samples)
Hops average = 1 (90 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 55 sec (595 sec)
gpgpu_simulation_rate = 434114 (inst/sec)
gpgpu_simulation_rate = 3600 (cycle/sec)
gpgpu_silicon_slowdown = 194444x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 91 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 91: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 91 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2168768
gpu_tot_sim_insn = 258318200
gpu_tot_ipc =     119.1083
gpu_tot_issued_cta = 10941
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.7193% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2910
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7416
L2_BW  =       0.1202 GB/Sec
L2_BW_total  =      22.3012 GB/Sec
gpu_total_sim_rate=432693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4269822
	L1I_total_cache_misses = 79311
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46764, Miss = 28471, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46715, Miss = 28471, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46988, Miss = 28312, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47786, Miss = 29049, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47584, Miss = 28767, Miss_rate = 0.605, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47442, Miss = 29257, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47056, Miss = 28234, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46879, Miss = 28177, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47467, Miss = 29076, Miss_rate = 0.613, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46829, Miss = 28435, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 47004, Miss = 28150, Miss_rate = 0.599, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47179, Miss = 28348, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46605, Miss = 28416, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 47036, Miss = 28646, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47292, Miss = 28894, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 706626
	L1D_total_cache_misses = 428703
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254601
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254511
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4190511
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79311
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524176
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182450
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4269822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10941, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45750, 27123, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 269988768
gpgpu_n_tot_w_icount = 8437149
gpgpu_n_stall_shd_mem = 496477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418403
gpgpu_n_mem_write_global = 182450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386816
gpgpu_n_store_insn = 2919200
gpgpu_n_shmem_insn = 93949896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694534	W0_Idle:14905913	W0_Scoreboard:11145688	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:593246	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4399959	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3347224 {8:418403,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13136400 {72:182450,}
traffic_breakdown_coretomem[INST_ACC_R] = 241328 {8:30166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66944480 {40:1673612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919200 {8:364900,}
traffic_breakdown_memtocore[INST_ACC_R] = 4826560 {40:120664,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1172998 	687069 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28726 	1146 	215 	524740 	29752 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234765 	259359 	247908 	315656 	761232 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1679 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5696      6481      6205      5123      5087      5627      5860      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5797      5371      6494      6382      5214      5015      5832      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6085      6157      6742      5216      5302      5483      6073      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862701 n_nop=2809363 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03474
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2840862i bk1: 2760a 2838518i bk2: 1822a 2845224i bk3: 2288a 2842817i bk4: 2184a 2840387i bk5: 2796a 2836548i bk6: 1990a 2844138i bk7: 2616a 2841166i bk8: 2250a 2839388i bk9: 3072a 2835252i bk10: 1674a 2846001i bk11: 2224a 2842096i bk12: 1612a 2847851i bk13: 2212a 2843296i bk14: 1392a 2850546i bk15: 1944a 2846416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034737 
total_CMD = 2862701 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2685187 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2862701 
n_nop = 2809363 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001286 
CoL_Bus_Util = 0.017369 
Either_Row_CoL_Bus_Util = 0.018632 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001219 
queue_avg = 0.423403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423403
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862701 n_nop=2803791 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.03898
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2838102i bk1: 2840a 2836890i bk2: 2136a 2841803i bk3: 2296a 2841896i bk4: 2600a 2834698i bk5: 2872a 2834145i bk6: 2510a 2839694i bk7: 2592a 2838792i bk8: 2956a 2833343i bk9: 3128a 2833177i bk10: 2186a 2841346i bk11: 2232a 2841990i bk12: 1968a 2842239i bk13: 2264a 2840337i bk14: 1812a 2846483i bk15: 1952a 2845886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.038980 
total_CMD = 2862701 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2672850 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2862701 
n_nop = 2803791 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001109 
CoL_Bus_Util = 0.019490 
Either_Row_CoL_Bus_Util = 0.020578 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000985 
queue_avg = 0.518381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.518381
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862701 n_nop=2809335 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03475
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2839155i bk1: 2148a 2841268i bk2: 2308a 2842736i bk3: 1796a 2844568i bk4: 2808a 2837474i bk5: 2174a 2841478i bk6: 2640a 2840368i bk7: 1958a 2843591i bk8: 3078a 2835567i bk9: 2242a 2840159i bk10: 2308a 2842705i bk11: 1592a 2846197i bk12: 2220a 2842226i bk13: 1608a 2847306i bk14: 1972a 2846995i bk15: 1354a 2850460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.034751 
total_CMD = 2862701 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2685308 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2862701 
n_nop = 2809335 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.017376 
Either_Row_CoL_Bus_Util = 0.018642 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001293 
queue_avg = 0.412937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.412937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862701 n_nop=2803727 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.03902
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2836272i bk1: 2522a 2838702i bk2: 2320a 2841954i bk3: 2112a 2842714i bk4: 2872a 2834294i bk5: 2610a 2836800i bk6: 2624a 2839811i bk7: 2482a 2839736i bk8: 3128a 2833901i bk9: 2962a 2832360i bk10: 2320a 2841559i bk11: 2098a 2840726i bk12: 2264a 2841212i bk13: 1984a 2841966i bk14: 1984a 2845748i bk15: 1780a 2845781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.039023 
total_CMD = 2862701 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2672526 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2862701 
n_nop = 2803727 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001106 
CoL_Bus_Util = 0.019512 
Either_Row_CoL_Bus_Util = 0.020601 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000814 
queue_avg = 0.514180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.51418
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862701 n_nop=2809698 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03457
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2840716i bk1: 2726a 2838322i bk2: 1816a 2844921i bk3: 2284a 2842736i bk4: 2144a 2841800i bk5: 2800a 2836611i bk6: 1976a 2844485i bk7: 2616a 2840776i bk8: 2212a 2839956i bk9: 3074a 2835916i bk10: 1652a 2846689i bk11: 2220a 2842223i bk12: 1600a 2846934i bk13: 2212a 2842804i bk14: 1388a 2850991i bk15: 1940a 2847052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.034567 
total_CMD = 2862701 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2687347 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2862701 
n_nop = 2809698 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.017284 
Either_Row_CoL_Bus_Util = 0.018515 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001264 
queue_avg = 0.418164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418164
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862701 n_nop=2804303 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.03868
n_activity=211332 dram_eff=0.524
bk0: 2502a 2839061i bk1: 2728a 2838104i bk2: 2132a 2842887i bk3: 2296a 2841781i bk4: 2590a 2836578i bk5: 2848a 2834921i bk6: 2514a 2839856i bk7: 2592a 2838786i bk8: 2930a 2833753i bk9: 3104a 2833274i bk10: 2110a 2841428i bk11: 2232a 2840627i bk12: 1972a 2841855i bk13: 2240a 2840718i bk14: 1796a 2846121i bk15: 1952a 2846960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.038681 
total_CMD = 2862701 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2676039 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2862701 
n_nop = 2804303 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001077 
CoL_Bus_Util = 0.019340 
Either_Row_CoL_Bus_Util = 0.020400 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000856 
queue_avg = 0.519702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.519702

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158082, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190588, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173840, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 199628, Miss = 20176, Miss_rate = 0.101, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188504, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158700, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 197480, Miss = 20352, Miss_rate = 0.103, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 176032, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 155992, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 189096, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174724, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 196540, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2159206
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1365971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109074
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1673612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120664
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2159206
icnt_total_pkts_simt_to_mem=813484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2790191
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2972490
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 13)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 13)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2281 (91 samples)
	minimum = 5 (91 samples)
	maximum = 216.033 (91 samples)
Network latency average = 20.8797 (91 samples)
	minimum = 5 (91 samples)
	maximum = 213.341 (91 samples)
Flit latency average = 20.0023 (91 samples)
	minimum = 5 (91 samples)
	maximum = 212.857 (91 samples)
Fragmentation average = 0.00171599 (91 samples)
	minimum = 0 (91 samples)
	maximum = 43.1429 (91 samples)
Injected packet rate average = 0.0601795 (91 samples)
	minimum = 0.017409 (91 samples)
	maximum = 0.175128 (91 samples)
Accepted packet rate average = 0.0601795 (91 samples)
	minimum = 0.0173626 (91 samples)
	maximum = 0.099375 (91 samples)
Injected flit rate average = 0.0640569 (91 samples)
	minimum = 0.0226004 (91 samples)
	maximum = 0.175315 (91 samples)
Accepted flit rate average = 0.0640569 (91 samples)
	minimum = 0.023224 (91 samples)
	maximum = 0.0994092 (91 samples)
Injected packet size average = 1.06443 (91 samples)
Accepted packet size average = 1.06443 (91 samples)
Hops average = 1 (91 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 57 sec (597 sec)
gpgpu_simulation_rate = 432693 (inst/sec)
gpgpu_simulation_rate = 3632 (cycle/sec)
gpgpu_silicon_slowdown = 192731x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 92 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 92: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 92 
gpu_sim_cycle = 23436
gpu_sim_insn = 19680
gpu_ipc =       0.8397
gpu_tot_sim_cycle = 2192204
gpu_tot_sim_insn = 258337880
gpu_tot_ipc =     117.8439
gpu_tot_issued_cta = 10942
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.6835% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.0060
partiton_level_parallism_total  =       0.2879
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7414
L2_BW  =       0.4798 GB/Sec
L2_BW_total  =      22.0680 GB/Sec
gpu_total_sim_rate=431281

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270432
	L1I_total_cache_misses = 79389
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46764, Miss = 28471, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46715, Miss = 28471, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46988, Miss = 28312, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47786, Miss = 29049, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47584, Miss = 28767, Miss_rate = 0.605, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47442, Miss = 29257, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47056, Miss = 28234, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46879, Miss = 28177, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47467, Miss = 29076, Miss_rate = 0.613, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46829, Miss = 28435, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 47004, Miss = 28150, Miss_rate = 0.599, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47179, Miss = 28348, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46605, Miss = 28416, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 47036, Miss = 28646, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47371, Miss = 28926, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 706705
	L1D_total_cache_misses = 428735
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254610
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254520
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4191043
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79389
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182481
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4270432

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45750, 27123, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 270027360
gpgpu_n_tot_w_icount = 8438355
gpgpu_n_stall_shd_mem = 496701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418435
gpgpu_n_mem_write_global = 182481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8387584
gpgpu_n_store_insn = 2919696
gpgpu_n_shmem_insn = 93956264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694585	W0_Idle:14940987	W0_Scoreboard:11156227	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762152
single_issue_nums: WS0:4401165	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3347480 {8:418435,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13138632 {72:182481,}
traffic_breakdown_coretomem[INST_ACC_R] = 241952 {8:30244,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66949600 {40:1673740,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919696 {8:364962,}
traffic_breakdown_memtocore[INST_ACC_R] = 4839040 {40:120976,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1173188 	687069 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28804 	1146 	215 	524803 	29752 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234955 	259359 	247908 	315656 	761232 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1699 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5696      6481      6205      5123      5092      5627      5863      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5797      5371      6494      6382      5218      5015      5834      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6085      6157      6742      5216      5307      5483      6074      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2893636 n_nop=2840298 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03437
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2871797i bk1: 2760a 2869453i bk2: 1822a 2876159i bk3: 2288a 2873752i bk4: 2184a 2871322i bk5: 2796a 2867483i bk6: 1990a 2875073i bk7: 2616a 2872101i bk8: 2250a 2870323i bk9: 3072a 2866187i bk10: 1674a 2876936i bk11: 2224a 2873031i bk12: 1612a 2878786i bk13: 2212a 2874231i bk14: 1392a 2881481i bk15: 1944a 2877351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034366 
total_CMD = 2893636 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2716122 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2893636 
n_nop = 2840298 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001272 
CoL_Bus_Util = 0.017183 
Either_Row_CoL_Bus_Util = 0.018433 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001219 
queue_avg = 0.418876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418876
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2893636 n_nop=2834726 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.03856
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2869037i bk1: 2840a 2867825i bk2: 2136a 2872738i bk3: 2296a 2872831i bk4: 2600a 2865633i bk5: 2872a 2865080i bk6: 2510a 2870629i bk7: 2592a 2869727i bk8: 2956a 2864278i bk9: 3128a 2864112i bk10: 2186a 2872281i bk11: 2232a 2872925i bk12: 1968a 2873174i bk13: 2264a 2871272i bk14: 1812a 2877418i bk15: 1952a 2876821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.038563 
total_CMD = 2893636 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2703785 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2893636 
n_nop = 2834726 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001097 
CoL_Bus_Util = 0.019282 
Either_Row_CoL_Bus_Util = 0.020358 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000985 
queue_avg = 0.512839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.512839
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2893636 n_nop=2840270 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03438
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2870090i bk1: 2148a 2872203i bk2: 2308a 2873671i bk3: 1796a 2875503i bk4: 2808a 2868409i bk5: 2174a 2872413i bk6: 2640a 2871303i bk7: 1958a 2874526i bk8: 3078a 2866502i bk9: 2242a 2871094i bk10: 2308a 2873640i bk11: 1592a 2877132i bk12: 2220a 2873161i bk13: 1608a 2878241i bk14: 1972a 2877930i bk15: 1354a 2881395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.034380 
total_CMD = 2893636 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2716243 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2893636 
n_nop = 2840270 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001277 
CoL_Bus_Util = 0.017190 
Either_Row_CoL_Bus_Util = 0.018443 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001293 
queue_avg = 0.408522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2893636 n_nop=2834662 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.03861
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2867207i bk1: 2522a 2869637i bk2: 2320a 2872889i bk3: 2112a 2873649i bk4: 2872a 2865229i bk5: 2610a 2867735i bk6: 2624a 2870746i bk7: 2482a 2870671i bk8: 3128a 2864836i bk9: 2962a 2863295i bk10: 2320a 2872494i bk11: 2098a 2871661i bk12: 2264a 2872147i bk13: 1984a 2872901i bk14: 1984a 2876683i bk15: 1780a 2876716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.038606 
total_CMD = 2893636 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2703461 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2893636 
n_nop = 2834662 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.019303 
Either_Row_CoL_Bus_Util = 0.020381 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000814 
queue_avg = 0.508683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.508683
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2893636 n_nop=2840633 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.0342
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2871651i bk1: 2726a 2869257i bk2: 1816a 2875856i bk3: 2284a 2873671i bk4: 2144a 2872735i bk5: 2800a 2867546i bk6: 1976a 2875420i bk7: 2616a 2871711i bk8: 2212a 2870891i bk9: 3074a 2866851i bk10: 1652a 2877624i bk11: 2220a 2873158i bk12: 1600a 2877869i bk13: 2212a 2873739i bk14: 1388a 2881926i bk15: 1940a 2877987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.034198 
total_CMD = 2893636 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2718282 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2893636 
n_nop = 2840633 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001241 
CoL_Bus_Util = 0.017099 
Either_Row_CoL_Bus_Util = 0.018317 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001264 
queue_avg = 0.413694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2893636 n_nop=2835238 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.03827
n_activity=211332 dram_eff=0.524
bk0: 2502a 2869996i bk1: 2728a 2869039i bk2: 2132a 2873822i bk3: 2296a 2872716i bk4: 2590a 2867513i bk5: 2848a 2865856i bk6: 2514a 2870791i bk7: 2592a 2869721i bk8: 2930a 2864688i bk9: 3104a 2864209i bk10: 2110a 2872363i bk11: 2232a 2871562i bk12: 1972a 2872790i bk13: 2240a 2871653i bk14: 1796a 2877056i bk15: 1952a 2877895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.038267 
total_CMD = 2893636 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2706974 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2893636 
n_nop = 2835238 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001065 
CoL_Bus_Util = 0.019134 
Either_Row_CoL_Bus_Util = 0.020182 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000856 
queue_avg = 0.514146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.514146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158110, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190620, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173864, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 199724, Miss = 20176, Miss_rate = 0.101, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188528, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158724, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 197570, Miss = 20352, Miss_rate = 0.103, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 176056, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 156016, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 189120, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174752, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 196624, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2159708
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1366099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109386
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1673740
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364962
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2159708
icnt_total_pkts_simt_to_mem=813656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04821
	minimum = 5
	maximum = 6
Network latency average = 5.04821
	minimum = 5
	maximum = 6
Slowest packet = 2790750
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2972690
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00101616
	minimum = 0 (at node 0)
	maximum = 0.00601639 (at node 14)
Accepted packet rate average = 0.00101616
	minimum = 0 (at node 0)
	maximum = 0.02142 (at node 14)
Injected flit rate average = 0.00106515
	minimum = 0 (at node 0)
	maximum = 0.00733914 (at node 14)
Accepted flit rate average= 0.00106515
	minimum = 0 (at node 0)
	maximum = 0.02142 (at node 14)
Injected packet length average = 1.04821
Accepted packet length average = 1.04821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0414 (92 samples)
	minimum = 5 (92 samples)
	maximum = 213.75 (92 samples)
Network latency average = 20.7076 (92 samples)
	minimum = 5 (92 samples)
	maximum = 211.087 (92 samples)
Flit latency average = 19.8392 (92 samples)
	minimum = 5 (92 samples)
	maximum = 210.598 (92 samples)
Fragmentation average = 0.00169734 (92 samples)
	minimum = 0 (92 samples)
	maximum = 42.6739 (92 samples)
Injected packet rate average = 0.0595364 (92 samples)
	minimum = 0.0172198 (92 samples)
	maximum = 0.17329 (92 samples)
Accepted packet rate average = 0.0595364 (92 samples)
	minimum = 0.0171739 (92 samples)
	maximum = 0.0985276 (92 samples)
Injected flit rate average = 0.0633722 (92 samples)
	minimum = 0.0223547 (92 samples)
	maximum = 0.173489 (92 samples)
Accepted flit rate average = 0.0633722 (92 samples)
	minimum = 0.0229715 (92 samples)
	maximum = 0.0985615 (92 samples)
Injected packet size average = 1.06443 (92 samples)
Accepted packet size average = 1.06443 (92 samples)
Hops average = 1 (92 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 59 sec (599 sec)
gpgpu_simulation_rate = 431281 (inst/sec)
gpgpu_simulation_rate = 3659 (cycle/sec)
gpgpu_silicon_slowdown = 191309x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422baec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 93 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 93: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 93 
gpu_sim_cycle = 1467
gpu_sim_insn = 23808
gpu_ipc =      16.2290
gpu_tot_sim_cycle = 2193671
gpu_tot_sim_insn = 258361688
gpu_tot_ipc =     117.7760
gpu_tot_issued_cta = 10943
gpu_occupancy = 16.4875% 
gpu_tot_occupancy = 29.6825% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.0327
partiton_level_parallism_total  =       0.2877
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7413
L2_BW  =       2.4431 GB/Sec
L2_BW_total  =      22.0548 GB/Sec
gpu_total_sim_rate=431321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270808
	L1I_total_cache_misses = 79389
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46828, Miss = 28503, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46715, Miss = 28471, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46988, Miss = 28312, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47786, Miss = 29049, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47584, Miss = 28767, Miss_rate = 0.605, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47442, Miss = 29257, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47056, Miss = 28234, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46879, Miss = 28177, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47467, Miss = 29076, Miss_rate = 0.613, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46829, Miss = 28435, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 47004, Miss = 28150, Miss_rate = 0.599, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47179, Miss = 28348, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46605, Miss = 28416, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 47036, Miss = 28646, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47371, Miss = 28926, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 706769
	L1D_total_cache_misses = 428767
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254634
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4191419
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79389
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182497
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4270808

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10943, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45843, 27216, 13950, 13950, 13950, 13950, 13950, 13950, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 270051168
gpgpu_n_tot_w_icount = 8439099
gpgpu_n_stall_shd_mem = 496733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418467
gpgpu_n_mem_write_global = 182497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388352
gpgpu_n_store_insn = 2919952
gpgpu_n_shmem_insn = 93964968
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694631	W0_Idle:14941376	W0_Scoreboard:11157980	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4401537	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3347736 {8:418467,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13139784 {72:182497,}
traffic_breakdown_coretomem[INST_ACC_R] = 241952 {8:30244,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66954720 {40:1673868,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919952 {8:364994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4839040 {40:120976,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1173348 	687069 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28804 	1146 	215 	524851 	29752 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234997 	259414 	247964 	315663 	761232 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1702 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5696      6481      6205      5123      5095      5627      5865      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5797      5371      6494      6382      5222      5015      5836      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6085      6157      6742      5216      5311      5483      6076      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895572 n_nop=2842234 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03434
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2873733i bk1: 2760a 2871389i bk2: 1822a 2878095i bk3: 2288a 2875688i bk4: 2184a 2873258i bk5: 2796a 2869419i bk6: 1990a 2877009i bk7: 2616a 2874037i bk8: 2250a 2872259i bk9: 3072a 2868123i bk10: 1674a 2878872i bk11: 2224a 2874967i bk12: 1612a 2880722i bk13: 2212a 2876167i bk14: 1392a 2883417i bk15: 1944a 2879287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034343 
total_CMD = 2895572 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2718058 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2895572 
n_nop = 2842234 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001272 
CoL_Bus_Util = 0.017171 
Either_Row_CoL_Bus_Util = 0.018421 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001219 
queue_avg = 0.418596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418596
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895572 n_nop=2836662 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.03854
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2870973i bk1: 2840a 2869761i bk2: 2136a 2874674i bk3: 2296a 2874767i bk4: 2600a 2867569i bk5: 2872a 2867016i bk6: 2510a 2872565i bk7: 2592a 2871663i bk8: 2956a 2866214i bk9: 3128a 2866048i bk10: 2186a 2874217i bk11: 2232a 2874861i bk12: 1968a 2875110i bk13: 2264a 2873208i bk14: 1812a 2879354i bk15: 1952a 2878757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.038537 
total_CMD = 2895572 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2705721 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2895572 
n_nop = 2836662 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.019269 
Either_Row_CoL_Bus_Util = 0.020345 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000985 
queue_avg = 0.512496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.512496
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895572 n_nop=2842206 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03436
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2872026i bk1: 2148a 2874139i bk2: 2308a 2875607i bk3: 1796a 2877439i bk4: 2808a 2870345i bk5: 2174a 2874349i bk6: 2640a 2873239i bk7: 1958a 2876462i bk8: 3078a 2868438i bk9: 2242a 2873030i bk10: 2308a 2875576i bk11: 1592a 2879068i bk12: 2220a 2875097i bk13: 1608a 2880177i bk14: 1972a 2879866i bk15: 1354a 2883331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.034357 
total_CMD = 2895572 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2718179 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2895572 
n_nop = 2842206 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001276 
CoL_Bus_Util = 0.017178 
Either_Row_CoL_Bus_Util = 0.018430 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001293 
queue_avg = 0.408249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408249
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895572 n_nop=2836598 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.03858
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2869143i bk1: 2522a 2871573i bk2: 2320a 2874825i bk3: 2112a 2875585i bk4: 2872a 2867165i bk5: 2610a 2869671i bk6: 2624a 2872682i bk7: 2482a 2872607i bk8: 3128a 2866772i bk9: 2962a 2865231i bk10: 2320a 2874430i bk11: 2098a 2873597i bk12: 2264a 2874083i bk13: 1984a 2874837i bk14: 1984a 2878619i bk15: 1780a 2878652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.038580 
total_CMD = 2895572 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2705397 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2895572 
n_nop = 2836598 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001093 
CoL_Bus_Util = 0.019290 
Either_Row_CoL_Bus_Util = 0.020367 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000814 
queue_avg = 0.508343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.508343
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895572 n_nop=2842569 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03417
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2873587i bk1: 2726a 2871193i bk2: 1816a 2877792i bk3: 2284a 2875607i bk4: 2144a 2874671i bk5: 2800a 2869482i bk6: 1976a 2877356i bk7: 2616a 2873647i bk8: 2212a 2872827i bk9: 3074a 2868787i bk10: 1652a 2879560i bk11: 2220a 2875094i bk12: 1600a 2879805i bk13: 2212a 2875675i bk14: 1388a 2883862i bk15: 1940a 2879923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.034175 
total_CMD = 2895572 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2720218 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2895572 
n_nop = 2842569 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001241 
CoL_Bus_Util = 0.017087 
Either_Row_CoL_Bus_Util = 0.018305 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001264 
queue_avg = 0.413417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413417
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895572 n_nop=2837174 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.03824
n_activity=211332 dram_eff=0.524
bk0: 2502a 2871932i bk1: 2728a 2870975i bk2: 2132a 2875758i bk3: 2296a 2874652i bk4: 2590a 2869449i bk5: 2848a 2867792i bk6: 2514a 2872727i bk7: 2592a 2871657i bk8: 2930a 2866624i bk9: 3104a 2866145i bk10: 2110a 2874299i bk11: 2232a 2873498i bk12: 1972a 2874726i bk13: 2240a 2873589i bk14: 1796a 2878992i bk15: 1952a 2879831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.038242 
total_CMD = 2895572 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2708910 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2895572 
n_nop = 2837174 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001064 
CoL_Bus_Util = 0.019121 
Either_Row_CoL_Bus_Util = 0.020168 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000856 
queue_avg = 0.513802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.513802

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158110, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190620, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173864, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 199778, Miss = 20176, Miss_rate = 0.101, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188528, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158724, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 197626, Miss = 20352, Miss_rate = 0.103, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 176056, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 156016, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 189120, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174752, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 196674, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2159868
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1366227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109386
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1673868
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2159868
icnt_total_pkts_simt_to_mem=813720
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2212
	minimum = 5
	maximum = 32
Network latency average = 11.1346
	minimum = 5
	maximum = 32
Slowest packet = 2790958
Flit latency average = 10.625
	minimum = 5
	maximum = 32
Slowest flit = 2973439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00525133
	minimum = 0 (at node 1)
	maximum = 0.0381731 (at node 21)
Accepted packet rate average = 0.00525133
	minimum = 0 (at node 1)
	maximum = 0.109066 (at node 0)
Injected flit rate average = 0.00565528
	minimum = 0 (at node 1)
	maximum = 0.0436264 (at node 0)
Accepted flit rate average= 0.00565528
	minimum = 0 (at node 1)
	maximum = 0.109066 (at node 0)
Injected packet length average = 1.07692
Accepted packet length average = 1.07692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.925 (93 samples)
	minimum = 5 (93 samples)
	maximum = 211.796 (93 samples)
Network latency average = 20.6046 (93 samples)
	minimum = 5 (93 samples)
	maximum = 209.161 (93 samples)
Flit latency average = 19.7402 (93 samples)
	minimum = 5 (93 samples)
	maximum = 208.677 (93 samples)
Fragmentation average = 0.00167909 (93 samples)
	minimum = 0 (93 samples)
	maximum = 42.2151 (93 samples)
Injected packet rate average = 0.0589527 (93 samples)
	minimum = 0.0170346 (93 samples)
	maximum = 0.171837 (93 samples)
Accepted packet rate average = 0.0589527 (93 samples)
	minimum = 0.0169892 (93 samples)
	maximum = 0.0986409 (93 samples)
Injected flit rate average = 0.0627516 (93 samples)
	minimum = 0.0221143 (93 samples)
	maximum = 0.172093 (93 samples)
Accepted flit rate average = 0.0627516 (93 samples)
	minimum = 0.0227245 (93 samples)
	maximum = 0.0986744 (93 samples)
Injected packet size average = 1.06444 (93 samples)
Accepted packet size average = 1.06444 (93 samples)
Hops average = 1 (93 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 59 sec (599 sec)
gpgpu_simulation_rate = 431321 (inst/sec)
gpgpu_simulation_rate = 3662 (cycle/sec)
gpgpu_silicon_slowdown = 191152x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff43b2e238..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e234..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff43b2e230..

GPGPU-Sim PTX: cudaLaunch for 0x0x56215422b7d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 94 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 94: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 94 
gpu_sim_cycle = 25657
gpu_sim_insn = 19880
gpu_ipc =       0.7748
gpu_tot_sim_cycle = 2219328
gpu_tot_sim_insn = 258381568
gpu_tot_ipc =     116.4233
gpu_tot_issued_cta = 10944
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.6434% 
max_total_param_size = 0
gpu_stall_dramfull = 207605
gpu_stall_icnt2sh    = 376576
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.2844
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7412
L2_BW  =       0.1030 GB/Sec
L2_BW_total  =      21.8011 GB/Sec
gpu_total_sim_rate=429919

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4272480
	L1I_total_cache_misses = 79395
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40115
L1D_cache:
	L1D_cache_core[0]: Access = 46828, Miss = 28503, Miss_rate = 0.609, Pending_hits = 3122, Reservation_fails = 24269
	L1D_cache_core[1]: Access = 46746, Miss = 28487, Miss_rate = 0.609, Pending_hits = 2828, Reservation_fails = 23774
	L1D_cache_core[2]: Access = 46988, Miss = 28312, Miss_rate = 0.603, Pending_hits = 2803, Reservation_fails = 22619
	L1D_cache_core[3]: Access = 47786, Miss = 29049, Miss_rate = 0.608, Pending_hits = 2957, Reservation_fails = 21197
	L1D_cache_core[4]: Access = 47584, Miss = 28767, Miss_rate = 0.605, Pending_hits = 3060, Reservation_fails = 18986
	L1D_cache_core[5]: Access = 47442, Miss = 29257, Miss_rate = 0.617, Pending_hits = 2814, Reservation_fails = 21079
	L1D_cache_core[6]: Access = 47056, Miss = 28234, Miss_rate = 0.600, Pending_hits = 2928, Reservation_fails = 19478
	L1D_cache_core[7]: Access = 46879, Miss = 28177, Miss_rate = 0.601, Pending_hits = 3502, Reservation_fails = 21603
	L1D_cache_core[8]: Access = 47467, Miss = 29076, Miss_rate = 0.613, Pending_hits = 3061, Reservation_fails = 20294
	L1D_cache_core[9]: Access = 46829, Miss = 28435, Miss_rate = 0.607, Pending_hits = 3039, Reservation_fails = 21484
	L1D_cache_core[10]: Access = 47004, Miss = 28150, Miss_rate = 0.599, Pending_hits = 2998, Reservation_fails = 23703
	L1D_cache_core[11]: Access = 47179, Miss = 28348, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 21204
	L1D_cache_core[12]: Access = 46605, Miss = 28416, Miss_rate = 0.610, Pending_hits = 3109, Reservation_fails = 24554
	L1D_cache_core[13]: Access = 47036, Miss = 28646, Miss_rate = 0.609, Pending_hits = 3155, Reservation_fails = 20382
	L1D_cache_core[14]: Access = 47371, Miss = 28926, Miss_rate = 0.611, Pending_hits = 2913, Reservation_fails = 18649
	L1D_total_cache_accesses = 706800
	L1D_total_cache_misses = 428783
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 45332
	L1D_total_cache_reservation_fails = 323275
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254640
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 323168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254550
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4193085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79395
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40115
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4272480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 236059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 136
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40115
ctas_completed 10944, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45843, 27216, 13950, 13950, 13950, 13950, 13950, 13950, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 270145536
gpgpu_n_tot_w_icount = 8442048
gpgpu_n_stall_shd_mem = 497237
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418483
gpgpu_n_mem_write_global = 182512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 2920192
gpgpu_n_shmem_insn = 93969664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 127232
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694631	W0_Idle:14969933	W0_Scoreboard:11177786	W1:10112	W2:9472	W3:8832	W4:8192	W5:7552	W6:6912	W7:6272	W8:5632	W9:4992	W10:4352	W11:3712	W12:3072	W13:2432	W14:1792	W15:1088	W16:594736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4404486	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3347864 {8:418483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13140864 {72:182512,}
traffic_breakdown_coretomem[INST_ACC_R] = 242000 {8:30250,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66957280 {40:1673932,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2920192 {8:365024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840000 {40:121000,}
maxmflatency = 1548 
max_icnt2mem_latency = 1782 
maxmrqlatency = 638 
max_icnt2sh_latency = 318 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 64 
mrq_lat_table:94110 	33026 	21721 	23850 	38557 	31531 	19297 	5349 	2154 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1173442 	687069 	162857 	15618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28810 	1146 	215 	524882 	29752 	29063 	12642 	3832 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235091 	259414 	247964 	315663 	761232 	219317 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1712 	451 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       104       166       128       160       128       160       136       160       146       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       119       160       128       160       128       160       141       160       146       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       108       165       129       160       128       160       137       160       146       160       152       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17146     17019     21198     15557     22535     17797     33847     18957     22909     21308     33525     22293     24435     24288     22807     25457 
dram[1]:     15497     15802     23603     15629     23902     17929     19027     19144     21141     21203     22165     22447     30790     24507     25469     25687 
dram[2]:     13355     16610     15554     20851     21006     33497     18975     33866     21082     33540     22229     33560     24297     24119     25468     18334 
dram[3]:     13371     15088     15622     22394     17904     23903     19138     18710     21190     21140     22393     22160     24490     30472     25659     25474 
dram[4]:     19195     13353     21096     15581     33532     21353     33896     18957     33560     21085     33493     22225     23750     24290     22145     25454 
dram[5]:     29484     13165     23038     15629     23537     17903     18765     19138     21144     21188     22179     22388     30831     24488     25472     25657 
average row accesses per activate:
dram[0]: 11.686636 21.147436 14.939597 50.799999 13.068293 35.371136 14.213873 26.700001 13.094339 31.458334 16.975000 45.266666 30.515625 79.617645 43.076923 139.176468 
dram[1]: 21.919708 22.196079 40.200001 38.944443 22.314686 37.094738 20.677853 30.815535 17.112677 29.569231 22.316668 44.688526 40.200001 92.400002 67.060608 139.764709 
dram[2]: 21.133759 11.957747 47.016666 14.516557 31.587156 14.212766 27.658119 13.890804 32.307693 13.302885 40.299999 15.991735 84.937500 29.515152 141.235291 39.853657 
dram[3]: 22.328947 20.965279 39.943661 40.312500 34.871288 22.419580 30.628571 21.286713 29.553846 17.395239 46.491802 22.508772 92.400002 41.948277 142.117645 65.818184 
dram[4]: 12.091346 22.531034 15.985612 47.271187 13.165000 34.696968 14.479290 27.384615 12.990477 33.424778 18.611111 38.728573 28.485294 79.647057 50.727272 138.882355 
dram[5]: 21.392857 25.410852 40.671875 40.637680 22.567375 35.292931 20.837837 32.721649 17.291866 29.338461 25.554455 46.203388 36.621212 91.400002 62.599998 139.764709 
average row locality = 269740/10159 = 26.551826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       737      1078       725      1012       882      1270       827      1176       944      1406       678       984       644       990       546       844 
dram[1]:       960      1112       940      1016      1155      1304      1106      1164      1304      1432       942       988       871      1016       780       848 
dram[2]:      1080       745      1026       709      1270       888      1192       809      1404       947      1026       634       996       644       858       529 
dram[3]:      1108       972      1032       923      1300      1164      1184      1086      1428      1309      1032       897      1016       876       864       763 
dram[4]:       733      1082       725      1010       870      1270       828      1176       931      1406       670       982       636       992       543       842 
dram[5]:       963      1100       932      1016      1154      1292      1103      1164      1294      1420       909       988       868      1004       773       848 
total dram writes = 94916
bank skew: 1432/529 = 2.71
chip skew: 16954/14696 = 1.15
average mf latency per bank:
dram[0]:       7574      6135      7281      6640      5919      5173      6955      5531      6210      4761      7464      5976      6946      5240      7831      6138
dram[1]:       6299      5725      6597      6691      5826      5696      6481      6205      5123      5096      5627      5867      5032      4834      5795      5930
dram[2]:       5836      7437      6276      7687      4930      5834      5258      7057      4660      5999      5236      7651      4681      6719      5678      7814
dram[3]:       6324      5833      6716      6408      5797      5371      6494      6382      5223      5015      5839      5559      4886      4802      5905      5638
dram[4]:       8391      6153      7844      6889      6176      5198      6875      5672      6187      4744      7305      6132      7171      5118      8052      6390
dram[5]:       6308      6422      6538      7188      5682      6085      6157      6742      5216      5312      5483      6077      5120      5125      5841      6377
maximum mf latency per bank:
dram[0]:       1131      1318      1017      1351      1005      1333      1197      1169      1277      1198      1435      1195      1547      1197      1540      1209
dram[1]:       1234       856      1228      1424      1213      1418      1228      1406      1219      1390      1063      1390      1198       987      1221       905
dram[2]:       1324      1188      1372       980      1369      1016      1094      1203      1110      1295      1101      1433      1165      1538      1171      1495
dram[3]:        967      1239      1355      1245      1460      1213      1520      1250      1519      1242      1514      1215       934      1056       828      1011
dram[4]:       1021      1277      1012      1306       955      1222      1146      1003      1245      1036      1432       996      1548      1172      1539      1223
dram[5]:       1297      1023      1247      1378      1328      1405      1331      1472      1336      1476      1318      1487      1087       983      1005       897
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2929438 n_nop=2876100 n_act=1849 n_pre=1833 n_ref_event=94701154270800 n_req=42638 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14743 bw_util=0.03395
n_activity=203696 dram_eff=0.4882
bk0: 2142a 2907599i bk1: 2760a 2905255i bk2: 1822a 2911961i bk3: 2288a 2909554i bk4: 2184a 2907124i bk5: 2796a 2903285i bk6: 1990a 2910875i bk7: 2616a 2907903i bk8: 2250a 2906125i bk9: 3072a 2901989i bk10: 1674a 2912738i bk11: 2224a 2908833i bk12: 1612a 2914588i bk13: 2212a 2910033i bk14: 1392a 2917283i bk15: 1944a 2913153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956893
Row_Buffer_Locality_read = 0.979673
Row_Buffer_Locality_write = 0.852872
Bank_Level_Parallism = 2.082335
Bank_Level_Parallism_Col = 0.673050
Bank_Level_Parallism_Ready = 1.173357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033946 
total_CMD = 2929438 
util_bw = 99442 
Wasted_Col = 65405 
Wasted_Row = 12667 
Idle = 2751924 

BW Util Bottlenecks: 
RCDc_limit = 7100 
RCDWRc_limit = 5525 
WTRc_limit = 14077 
RTWc_limit = 50198 
CCDLc_limit = 46157 
rwq = 0 
CCDLc_limit_alone = 27025 
WTRc_limit_alone = 11093 
RTWc_limit_alone = 34050 

Commands details: 
total_CMD = 2929438 
n_nop = 2876100 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14743 
n_act = 1849 
n_pre = 1833 
n_ref = 94701154270800 
n_req = 42638 
total_req = 49721 

Dual Bus Interface Util: 
issued_total_row = 3682 
issued_total_col = 49721 
Row_Bus_Util =  0.001257 
CoL_Bus_Util = 0.016973 
Either_Row_CoL_Bus_Util = 0.018208 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001219 
queue_avg = 0.413757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2929438 n_nop=2870528 n_act=1595 n_pre=1579 n_ref_event=4560869750798743682 n_req=47452 n_rd=38856 n_rd_L2_A=0 n_write=0 n_wr_bk=16938 bw_util=0.03809
n_activity=214553 dram_eff=0.5201
bk0: 2512a 2904839i bk1: 2840a 2903627i bk2: 2136a 2908540i bk3: 2296a 2908633i bk4: 2600a 2901435i bk5: 2872a 2900882i bk6: 2510a 2906431i bk7: 2592a 2905529i bk8: 2956a 2900080i bk9: 3128a 2899914i bk10: 2186a 2908083i bk11: 2232a 2908727i bk12: 1968a 2908976i bk13: 2264a 2907074i bk14: 1812a 2913220i bk15: 1952a 2912623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966682
Row_Buffer_Locality_read = 0.984430
Row_Buffer_Locality_write = 0.886459
Bank_Level_Parallism = 2.236426
Bank_Level_Parallism_Col = 2.237833
Bank_Level_Parallism_Ready = 1.205197
write_to_read_ratio_blp_rw_average = 0.543804
GrpLevelPara = 1.572649 

BW Util details:
bwutil = 0.038092 
total_CMD = 2929438 
util_bw = 111588 
Wasted_Col = 67434 
Wasted_Row = 10829 
Idle = 2739587 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 4514 
WTRc_limit = 15617 
RTWc_limit = 56291 
CCDLc_limit = 49121 
rwq = 0 
CCDLc_limit_alone = 27969 
WTRc_limit_alone = 12312 
RTWc_limit_alone = 38444 

Commands details: 
total_CMD = 2929438 
n_nop = 2870528 
Read = 38856 
Write = 0 
L2_Alloc = 0 
L2_WB = 16938 
n_act = 1595 
n_pre = 1579 
n_ref = 4560869750798743682 
n_req = 47452 
total_req = 55794 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 55794 
Row_Bus_Util =  0.001083 
CoL_Bus_Util = 0.019046 
Either_Row_CoL_Bus_Util = 0.020110 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000985 
queue_avg = 0.506572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.506572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2929438 n_nop=2876072 n_act=1855 n_pre=1839 n_ref_event=0 n_req=42650 n_rd=34984 n_rd_L2_A=0 n_write=0 n_wr_bk=14757 bw_util=0.03396
n_activity=203903 dram_eff=0.4879
bk0: 2778a 2905892i bk1: 2148a 2908005i bk2: 2308a 2909473i bk3: 1796a 2911305i bk4: 2808a 2904211i bk5: 2174a 2908215i bk6: 2640a 2907105i bk7: 1958a 2910328i bk8: 3078a 2902304i bk9: 2242a 2906896i bk10: 2308a 2909442i bk11: 1592a 2912934i bk12: 2220a 2908963i bk13: 1608a 2914043i bk14: 1972a 2913732i bk15: 1354a 2917197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.979562
Row_Buffer_Locality_write = 0.853118
Bank_Level_Parallism = 2.074465
Bank_Level_Parallism_Col = 2.063779
Bank_Level_Parallism_Ready = 1.174619
write_to_read_ratio_blp_rw_average = 0.534400
GrpLevelPara = 1.491889 

BW Util details:
bwutil = 0.033959 
total_CMD = 2929438 
util_bw = 99482 
Wasted_Col = 65312 
Wasted_Row = 12599 
Idle = 2752045 

BW Util Bottlenecks: 
RCDc_limit = 7271 
RCDWRc_limit = 5443 
WTRc_limit = 13702 
RTWc_limit = 49657 
CCDLc_limit = 45145 
rwq = 0 
CCDLc_limit_alone = 26292 
WTRc_limit_alone = 10837 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 2929438 
n_nop = 2876072 
Read = 34984 
Write = 0 
L2_Alloc = 0 
L2_WB = 14757 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 42650 
total_req = 49741 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 49741 
Row_Bus_Util =  0.001261 
CoL_Bus_Util = 0.016980 
Either_Row_CoL_Bus_Util = 0.018217 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001293 
queue_avg = 0.403530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40353
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2929438 n_nop=2870464 n_act=1591 n_pre=1575 n_ref_event=13984 n_req=47507 n_rd=38902 n_rd_L2_A=0 n_write=0 n_wr_bk=16954 bw_util=0.03813
n_activity=215905 dram_eff=0.5174
bk0: 2840a 2903009i bk1: 2522a 2905439i bk2: 2320a 2908691i bk3: 2112a 2909451i bk4: 2872a 2901031i bk5: 2610a 2903537i bk6: 2624a 2906548i bk7: 2482a 2906473i bk8: 3128a 2900638i bk9: 2962a 2899097i bk10: 2320a 2908296i bk11: 2098a 2907463i bk12: 2264a 2907949i bk13: 1984a 2908703i bk14: 1984a 2912485i bk15: 1780a 2912518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966826
Row_Buffer_Locality_read = 0.984500
Row_Buffer_Locality_write = 0.886926
Bank_Level_Parallism = 2.219801
Bank_Level_Parallism_Col = 2.222032
Bank_Level_Parallism_Ready = 1.208301
write_to_read_ratio_blp_rw_average = 0.544904
GrpLevelPara = 1.579457 

BW Util details:
bwutil = 0.038134 
total_CMD = 2929438 
util_bw = 111712 
Wasted_Col = 67602 
Wasted_Row = 10861 
Idle = 2739263 

BW Util Bottlenecks: 
RCDc_limit = 5941 
RCDWRc_limit = 4527 
WTRc_limit = 15111 
RTWc_limit = 55938 
CCDLc_limit = 48144 
rwq = 0 
CCDLc_limit_alone = 27757 
WTRc_limit_alone = 12056 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 2929438 
n_nop = 2870464 
Read = 38902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16954 
n_act = 1591 
n_pre = 1575 
n_ref = 13984 
n_req = 47507 
total_req = 55856 

Dual Bus Interface Util: 
issued_total_row = 3166 
issued_total_col = 55856 
Row_Bus_Util =  0.001081 
CoL_Bus_Util = 0.019067 
Either_Row_CoL_Bus_Util = 0.020132 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000814 
queue_avg = 0.502466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2929438 n_nop=2876435 n_act=1804 n_pre=1788 n_ref_event=0 n_req=42418 n_rd=34782 n_rd_L2_A=0 n_write=0 n_wr_bk=14696 bw_util=0.03378
n_activity=200962 dram_eff=0.4924
bk0: 2122a 2907453i bk1: 2726a 2905059i bk2: 1816a 2911658i bk3: 2284a 2909473i bk4: 2144a 2908537i bk5: 2800a 2903348i bk6: 1976a 2911222i bk7: 2616a 2907513i bk8: 2212a 2906693i bk9: 3074a 2902653i bk10: 1652a 2913426i bk11: 2220a 2908960i bk12: 1600a 2913671i bk13: 2212a 2909541i bk14: 1388a 2917728i bk15: 1940a 2913789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957825
Row_Buffer_Locality_read = 0.980335
Row_Buffer_Locality_write = 0.855291
Bank_Level_Parallism = 2.092385
Bank_Level_Parallism_Col = 2.080717
Bank_Level_Parallism_Ready = 1.164815
write_to_read_ratio_blp_rw_average = 0.540351
GrpLevelPara = 1.497313 

BW Util details:
bwutil = 0.033780 
total_CMD = 2929438 
util_bw = 98956 
Wasted_Col = 64394 
Wasted_Row = 12004 
Idle = 2754084 

BW Util Bottlenecks: 
RCDc_limit = 6976 
RCDWRc_limit = 5338 
WTRc_limit = 12906 
RTWc_limit = 50669 
CCDLc_limit = 45355 
rwq = 0 
CCDLc_limit_alone = 26360 
WTRc_limit_alone = 10252 
RTWc_limit_alone = 34328 

Commands details: 
total_CMD = 2929438 
n_nop = 2876435 
Read = 34782 
Write = 0 
L2_Alloc = 0 
L2_WB = 14696 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 42418 
total_req = 49478 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 49478 
Row_Bus_Util =  0.001226 
CoL_Bus_Util = 0.016890 
Either_Row_CoL_Bus_Util = 0.018093 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001264 
queue_avg = 0.408638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408638
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2929438 n_nop=2871040 n_act=1549 n_pre=1533 n_ref_event=94701156861968 n_req=47075 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.0378
n_activity=211332 dram_eff=0.524
bk0: 2502a 2905798i bk1: 2728a 2904841i bk2: 2132a 2909624i bk3: 2296a 2908518i bk4: 2590a 2903315i bk5: 2848a 2901658i bk6: 2514a 2906593i bk7: 2592a 2905523i bk8: 2930a 2900490i bk9: 3104a 2900011i bk10: 2110a 2908165i bk11: 2232a 2907364i bk12: 1972a 2908592i bk13: 2240a 2907455i bk14: 1796a 2912858i bk15: 1952a 2913697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967414
Row_Buffer_Locality_read = 0.985183
Row_Buffer_Locality_write = 0.887197
Bank_Level_Parallism = 2.241908
Bank_Level_Parallism_Col = 2.236484
Bank_Level_Parallism_Ready = 1.205425
write_to_read_ratio_blp_rw_average = 0.541908
GrpLevelPara = 1.588461 

BW Util details:
bwutil = 0.037800 
total_CMD = 2929438 
util_bw = 110732 
Wasted_Col = 66042 
Wasted_Row = 9888 
Idle = 2742776 

BW Util Bottlenecks: 
RCDc_limit = 5539 
RCDWRc_limit = 4490 
WTRc_limit = 15838 
RTWc_limit = 54445 
CCDLc_limit = 47386 
rwq = 0 
CCDLc_limit_alone = 27224 
WTRc_limit_alone = 12529 
RTWc_limit_alone = 37592 

Commands details: 
total_CMD = 2929438 
n_nop = 2871040 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1549 
n_pre = 1533 
n_ref = 94701156861968 
n_req = 47075 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 55366 
Row_Bus_Util =  0.001052 
CoL_Bus_Util = 0.018900 
Either_Row_CoL_Bus_Util = 0.019935 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000856 
queue_avg = 0.507863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.507863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158114, Miss = 15912, Miss_rate = 0.101, Pending_hits = 7261, Reservation_fails = 6312
L2_cache_bank[1]: Access = 190620, Miss = 19928, Miss_rate = 0.105, Pending_hits = 9128, Reservation_fails = 7374
L2_cache_bank[2]: Access = 173868, Miss = 19012, Miss_rate = 0.109, Pending_hits = 7823, Reservation_fails = 6063
L2_cache_bank[3]: Access = 199808, Miss = 20176, Miss_rate = 0.101, Pending_hits = 8773, Reservation_fails = 9180
L2_cache_bank[4]: Access = 188532, Miss = 20120, Miss_rate = 0.107, Pending_hits = 8750, Reservation_fails = 5963
L2_cache_bank[5]: Access = 158724, Miss = 15704, Miss_rate = 0.099, Pending_hits = 7590, Reservation_fails = 7806
L2_cache_bank[6]: Access = 197664, Miss = 20352, Miss_rate = 0.103, Pending_hits = 8364, Reservation_fails = 6070
L2_cache_bank[7]: Access = 176056, Miss = 18898, Miss_rate = 0.107, Pending_hits = 8203, Reservation_fails = 6953
L2_cache_bank[8]: Access = 156020, Miss = 15752, Miss_rate = 0.101, Pending_hits = 7271, Reservation_fails = 5893
L2_cache_bank[9]: Access = 189120, Miss = 19880, Miss_rate = 0.105, Pending_hits = 8895, Reservation_fails = 7309
L2_cache_bank[10]: Access = 174756, Miss = 18896, Miss_rate = 0.108, Pending_hits = 7937, Reservation_fails = 5341
L2_cache_bank[11]: Access = 196704, Miss = 19992, Miss_rate = 0.102, Pending_hits = 8198, Reservation_fails = 6109
L2_total_cache_accesses = 2159986
L2_total_cache_misses = 224622
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 98193
L2_total_cache_reservation_fails = 80373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1366291
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361442
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109410
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7998
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 71198
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1673932
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 365024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 121000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2336
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6839
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 71197
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2159986
icnt_total_pkts_simt_to_mem=813772
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2791197
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2973588
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00148108 (at node 21)
Accepted packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 1)
Injected flit rate average = 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00202674 (at node 1)
Accepted flit rate average= 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 1)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7487 (94 samples)
	minimum = 5 (94 samples)
	maximum = 209.67 (94 samples)
Network latency average = 20.4397 (94 samples)
	minimum = 5 (94 samples)
	maximum = 207 (94 samples)
Flit latency average = 19.5833 (94 samples)
	minimum = 5 (94 samples)
	maximum = 206.511 (94 samples)
Fragmentation average = 0.00166123 (94 samples)
	minimum = 0 (94 samples)
	maximum = 41.766 (94 samples)
Injected packet rate average = 0.0583279 (94 samples)
	minimum = 0.0168534 (94 samples)
	maximum = 0.170025 (94 samples)
Accepted packet rate average = 0.0583279 (94 samples)
	minimum = 0.0168085 (94 samples)
	maximum = 0.0976405 (94 samples)
Injected flit rate average = 0.0620866 (94 samples)
	minimum = 0.0218791 (94 samples)
	maximum = 0.170284 (94 samples)
Accepted flit rate average = 0.0620866 (94 samples)
	minimum = 0.0224828 (94 samples)
	maximum = 0.0976736 (94 samples)
Injected packet size average = 1.06444 (94 samples)
Accepted packet size average = 1.06444 (94 samples)
Hops average = 1 (94 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 1 sec (601 sec)
gpgpu_simulation_rate = 429919 (inst/sec)
gpgpu_simulation_rate = 3692 (cycle/sec)
gpgpu_silicon_slowdown = 189599x
Time consumed(ms): 600518.473000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
