// Seed: 396274796
module module_0 (
    output tri1  id_0,
    output uwire id_1
);
endmodule
module module_1 (
    output wire id_0
    , id_7,
    input tri1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4
    , id_8,
    input supply0 id_5
);
  assign id_2 = id_3 == id_1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = -1 ~^ -1;
endmodule
module module_3;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
