$date
	Sat Oct  4 16:31:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module my_register_tb $end
$var wire 4 ! out_tb [3:0] $end
$var parameter 32 " REGISTER_WIDTH $end
$var reg 1 # clk_tb $end
$var reg 4 $ in_tb [3:0] $end
$var reg 1 % reset_tb $end
$var reg 1 & write_en_tb $end
$scope module dut $end
$var wire 1 # clk_i $end
$var wire 4 ' in_i [3:0] $end
$var wire 4 ( out_o [3:0] $end
$var wire 1 % reset_i $end
$var wire 1 & write_en_i $end
$var parameter 32 ) REGISTER_WIDTH $end
$var reg 4 * reg_val [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b100 "
$end
#0
$dumpvars
b0 *
b0 (
b0 '
0&
1%
b0 $
0#
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
0%
#50000
0#
#55000
b1010 !
b1010 (
b1010 *
1#
b1010 $
b1010 '
1&
#60000
0#
#65000
1#
0&
#70000
0#
#75000
b1110 !
b1110 (
b1110 *
1#
b1110 $
b1110 '
1&
#80000
0#
#85000
1#
b1111 $
b1111 '
0&
#90000
0#
#95000
b1111 !
b1111 (
b1111 *
1#
1&
#100000
0#
#105000
1#
0&
#110000
0#
#115000
1#
