// Seed: 1034006413
module module_0 (
    output wire id_0,
    output wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4
);
  logic id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wand id_4,
    output wire id_5,
    input tri0 id_6,
    output supply1 id_7
);
  wire id_9;
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_0,
      id_4,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
