{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619797271118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619797271119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 18:41:10 2021 " "Processing started: Fri Apr 30 18:41:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619797271119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797271119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tku_spi -c tku_spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off tku_spi -c tku_spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797271119 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1619797271267 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "m top.v(6) " "Verilog HDL Compiler Directive warning at top.v(6): text macro \"m\" is undefined" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 6 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619797279823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619797279825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797279825 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "m ../src/top.v 6 const.v(5) " "Verilog HDL macro warning at const.v(5): overriding existing definition for macro \"m\", which was defined in \"../src/top.v\", line 6" {  } { { "../src/const.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/const.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1619797279825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER " "Found entity 1: SPI_MASTER" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619797279825 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_SLAVE " "Found entity 2: SPI_SLAVE" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619797279825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797279825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MISO top.v(16) " "Verilog HDL Implicit Net warning at top.v(16): created implicit net for \"MISO\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOSI top.v(18) " "Verilog HDL Implicit Net warning at top.v(18): created implicit net for \"MOSI\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SCLK top.v(19) " "Verilog HDL Implicit Net warning at top.v(19): created implicit net for \"SCLK\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOAD top.v(20) " "Verilog HDL Implicit Net warning at top.v(20): created implicit net for \"LOAD\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "final_bit spi.v(21) " "Verilog HDL Implicit Net warning at spi.v(21): created implicit net for \"final_bit\"" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "START spi.v(22) " "Verilog HDL Implicit Net warning at spi.v(22): created implicit net for \"START\"" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce spi.v(23) " "Verilog HDL Implicit Net warning at spi.v(23): created implicit net for \"ce\"" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce_tact spi.v(24) " "Verilog HDL Implicit Net warning at spi.v(24): created implicit net for \"ce_tact\"" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619797279880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(6) " "Verilog HDL assignment warning at top.v(6): truncated value with size 32 to match size of target (2)" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619797279881 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(9) " "Verilog HDL assignment warning at top.v(9): truncated value with size 32 to match size of target (2)" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619797279881 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER SPI_MASTER:master " "Elaborating entity \"SPI_MASTER\" for hierarchy \"SPI_MASTER:master\"" {  } { { "../src/top.v" "master" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi.v(28) " "Verilog HDL assignment warning at spi.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619797279886 "|top|SPI_MASTER:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi.v(29) " "Verilog HDL assignment warning at spi.v(29): truncated value with size 32 to match size of target (8)" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619797279887 "|top|SPI_MASTER:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi.v(30) " "Verilog HDL assignment warning at spi.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619797279887 "|top|SPI_MASTER:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi.v(31) " "Verilog HDL assignment warning at spi.v(31): truncated value with size 32 to match size of target (8)" {  } { { "../src/spi.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/spi.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619797279887 "|top|SPI_MASTER:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_SLAVE SPI_SLAVE:slave " "Elaborating entity \"SPI_SLAVE\" for hierarchy \"SPI_SLAVE:slave\"" {  } { { "../src/top.v" "slave" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797279894 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619797280343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619797280474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797280474 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619797280540 "|top|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1 " "No output dependent on input pin \"S1\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619797280540 "|top|S1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619797280540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619797280541 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619797280541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619797280541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619797280546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 18:41:20 2021 " "Processing ended: Fri Apr 30 18:41:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619797280546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619797280546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619797280546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797280546 ""}
