#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000096cdb0 .scope module, "tb_mitll_splitt" "tb_mitll_splitt" 2 11;
 .timescale -12 -13;
v00000000009c1270_0 .var "in", 0 0;
v00000000009c1310_0 .net "out1", 0 0, v0000000000967010_0;  1 drivers
v00000000009c13b0_0 .net "out2", 0 0, v00000000009c1130_0;  1 drivers
S_0000000000966cb0 .scope module, "DUT" "mitll_splitt" 2 29, 3 10 0, S_000000000096cdb0;
 .timescale -12 -13;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /OUTPUT 1 "out2"
v000000000096d350_0 .var/i "cell_state", 31 0;
v000000000096cf30_0 .var/real "ct_state0_in_in", 0 0;
v000000000096cfd0_0 .var/real "delay_state0_in_out1", 0 0;
v0000000000966e30_0 .var/real "delay_state0_in_out2", 0 0;
v0000000000966ed0_0 .var "errorsignal_in", 0 0;
v0000000000966f70_0 .net "in", 0 0, v00000000009c1270_0;  1 drivers
v0000000000967010_0 .var "out1", 0 0;
v00000000009c1130_0 .var "out2", 0 0;
v00000000009c11d0_0 .var/i "outfile", 31 0;
E_0000000000968ff0/0 .event negedge, v0000000000966f70_0;
E_0000000000968ff0/1 .event posedge, v0000000000966f70_0;
E_0000000000968ff0 .event/or E_0000000000968ff0/0, E_0000000000968ff0/1;
    .scope S_0000000000966cb0;
T_0 ;
    %pushi/real 1476395008, 4068; load=5.50000
    %store/real v000000000096cfd0_0;
    %end;
    .thread T_0;
    .scope S_0000000000966cb0;
T_1 ;
    %pushi/real 1476395008, 4068; load=5.50000
    %store/real v0000000000966e30_0;
    %end;
    .thread T_1;
    .scope S_0000000000966cb0;
T_2 ;
    %pushi/real 1395864371, 4068; load=5.20000
    %pushi/real 838861, 4046; load=5.20000
    %add/wr;
    %store/real v000000000096cf30_0;
    %end;
    .thread T_2;
    .scope S_0000000000966cb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000966ed0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000096d350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000967010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009c1130_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000000000966cb0;
T_4 ;
    %wait E_0000000000968ff0;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 43 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v0000000000966ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %vpi_func 3 47 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v00000000009c11d0_0, 0, 32;
    %vpi_call 3 48 "$fdisplay", v00000000009c11d0_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 49 "$fclose", v00000000009c11d0_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000000967010_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000009c1130_0, 0;
T_4.2 ;
    %load/vec4 v0000000000966ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000000000096d350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000000000967010_0;
    %nor/r;
    %load/real v000000000096cfd0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000967010_0, 4;
    %load/vec4 v00000000009c1130_0;
    %nor/r;
    %load/real v0000000000966e30_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v00000000009c1130_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000966ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v000000000096cf30_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000966ed0_0, 4;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000096cdb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009c1270_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000000000096cdb0;
T_6 ;
    %vpi_call 2 15 "$dumpfile", "tb_mitll_splittopt.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %delay 200, 0;
    %load/vec4 v00000000009c1270_0;
    %nor/r;
    %store/vec4 v00000000009c1270_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000000009c1270_0;
    %nor/r;
    %store/vec4 v00000000009c1270_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000000000096cdb0;
T_7 ;
    %vpi_call 2 25 "$display", "\011\011time,\011in,\011out1,\011out2" {0 0 0};
    %vpi_call 2 26 "$monitor", "%d,\011%b,\011%b,\011%b", $time, v00000000009c1270_0, v00000000009c1310_0, v00000000009c13b0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000000000096cdb0;
T_8 ;
    %delay 500, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mitll_splitt.v";
    "./mitll_splitt.v";
