[
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"BRAM_INT_INTERFACE_L",
			"INT_L"
		],
		"wire_pairs": [
			[
				"INT_INTERFACE_BRAM_IMUX0",
				"IMUX_L0"
			],
			[
				"INT_INTERFACE_BRAM_IMUX1",
				"IMUX_L1"
			],
			[
				"INT_INTERFACE_BRAM_IMUX10",
				"IMUX_L10"
			],
			[
				"INT_INTERFACE_BRAM_IMUX11",
				"IMUX_L11"
			],
			[
				"INT_INTERFACE_BRAM_IMUX12",
				"IMUX_L12"
			],
			[
				"INT_INTERFACE_BRAM_IMUX13",
				"IMUX_L13"
			],
			[
				"INT_INTERFACE_BRAM_IMUX14",
				"IMUX_L14"
			],
			[
				"INT_INTERFACE_BRAM_IMUX15",
				"IMUX_L15"
			],
			[
				"INT_INTERFACE_BRAM_IMUX16",
				"IMUX_L16"
			],
			[
				"INT_INTERFACE_BRAM_IMUX17",
				"IMUX_L17"
			],
			[
				"INT_INTERFACE_BRAM_IMUX18",
				"IMUX_L18"
			],
			[
				"INT_INTERFACE_BRAM_IMUX19",
				"IMUX_L19"
			],
			[
				"INT_INTERFACE_BRAM_IMUX2",
				"IMUX_L2"
			],
			[
				"INT_INTERFACE_BRAM_IMUX20",
				"IMUX_L20"
			],
			[
				"INT_INTERFACE_BRAM_IMUX21",
				"IMUX_L21"
			],
			[
				"INT_INTERFACE_BRAM_IMUX22",
				"IMUX_L22"
			],
			[
				"INT_INTERFACE_BRAM_IMUX23",
				"IMUX_L23"
			],
			[
				"INT_INTERFACE_BRAM_IMUX24",
				"IMUX_L24"
			],
			[
				"INT_INTERFACE_BRAM_IMUX25",
				"IMUX_L25"
			],
			[
				"INT_INTERFACE_BRAM_IMUX26",
				"IMUX_L26"
			],
			[
				"INT_INTERFACE_BRAM_IMUX27",
				"IMUX_L27"
			],
			[
				"INT_INTERFACE_BRAM_IMUX28",
				"IMUX_L28"
			],
			[
				"INT_INTERFACE_BRAM_IMUX29",
				"IMUX_L29"
			],
			[
				"INT_INTERFACE_BRAM_IMUX3",
				"IMUX_L3"
			],
			[
				"INT_INTERFACE_BRAM_IMUX30",
				"IMUX_L30"
			],
			[
				"INT_INTERFACE_BRAM_IMUX31",
				"IMUX_L31"
			],
			[
				"INT_INTERFACE_BRAM_IMUX32",
				"IMUX_L32"
			],
			[
				"INT_INTERFACE_BRAM_IMUX33",
				"IMUX_L33"
			],
			[
				"INT_INTERFACE_BRAM_IMUX34",
				"IMUX_L34"
			],
			[
				"INT_INTERFACE_BRAM_IMUX35",
				"IMUX_L35"
			],
			[
				"INT_INTERFACE_BRAM_IMUX36",
				"IMUX_L36"
			],
			[
				"INT_INTERFACE_BRAM_IMUX37",
				"IMUX_L37"
			],
			[
				"INT_INTERFACE_BRAM_IMUX38",
				"IMUX_L38"
			],
			[
				"INT_INTERFACE_BRAM_IMUX39",
				"IMUX_L39"
			],
			[
				"INT_INTERFACE_BRAM_IMUX4",
				"IMUX_L4"
			],
			[
				"INT_INTERFACE_BRAM_IMUX40",
				"IMUX_L40"
			],
			[
				"INT_INTERFACE_BRAM_IMUX41",
				"IMUX_L41"
			],
			[
				"INT_INTERFACE_BRAM_IMUX42",
				"IMUX_L42"
			],
			[
				"INT_INTERFACE_BRAM_IMUX43",
				"IMUX_L43"
			],
			[
				"INT_INTERFACE_BRAM_IMUX44",
				"IMUX_L44"
			],
			[
				"INT_INTERFACE_BRAM_IMUX45",
				"IMUX_L45"
			],
			[
				"INT_INTERFACE_BRAM_IMUX46",
				"IMUX_L46"
			],
			[
				"INT_INTERFACE_BRAM_IMUX47",
				"IMUX_L47"
			],
			[
				"INT_INTERFACE_BRAM_IMUX5",
				"IMUX_L5"
			],
			[
				"INT_INTERFACE_BRAM_IMUX6",
				"IMUX_L6"
			],
			[
				"INT_INTERFACE_BRAM_IMUX7",
				"IMUX_L7"
			],
			[
				"INT_INTERFACE_BRAM_IMUX8",
				"IMUX_L8"
			],
			[
				"INT_INTERFACE_BRAM_IMUX9",
				"IMUX_L9"
			],
			[
				"INT_INTERFACE_BYP0",
				"BYP_L0"
			],
			[
				"INT_INTERFACE_BYP1",
				"BYP_L1"
			],
			[
				"INT_INTERFACE_BYP2",
				"BYP_L2"
			],
			[
				"INT_INTERFACE_BYP3",
				"BYP_L3"
			],
			[
				"INT_INTERFACE_BYP4",
				"BYP_L4"
			],
			[
				"INT_INTERFACE_BYP5",
				"BYP_L5"
			],
			[
				"INT_INTERFACE_BYP6",
				"BYP_L6"
			],
			[
				"INT_INTERFACE_BYP7",
				"BYP_L7"
			],
			[
				"INT_INTERFACE_CLK0",
				"CLK_L0"
			],
			[
				"INT_INTERFACE_CLK1",
				"CLK_L1"
			],
			[
				"INT_INTERFACE_CTRL0",
				"CTRL_L0"
			],
			[
				"INT_INTERFACE_CTRL1",
				"CTRL_L1"
			],
			[
				"INT_INTERFACE_EE2A0",
				"EE2END0"
			],
			[
				"INT_INTERFACE_EE2A1",
				"EE2END1"
			],
			[
				"INT_INTERFACE_EE2A2",
				"EE2END2"
			],
			[
				"INT_INTERFACE_EE2A3",
				"EE2END3"
			],
			[
				"INT_INTERFACE_EE2BEG0",
				"EE2A0"
			],
			[
				"INT_INTERFACE_EE2BEG1",
				"EE2A1"
			],
			[
				"INT_INTERFACE_EE2BEG2",
				"EE2A2"
			],
			[
				"INT_INTERFACE_EE2BEG3",
				"EE2A3"
			],
			[
				"INT_INTERFACE_EE4A0",
				"EE4B0"
			],
			[
				"INT_INTERFACE_EE4A1",
				"EE4B1"
			],
			[
				"INT_INTERFACE_EE4A2",
				"EE4B2"
			],
			[
				"INT_INTERFACE_EE4A3",
				"EE4B3"
			],
			[
				"INT_INTERFACE_EE4B0",
				"EE4C0"
			],
			[
				"INT_INTERFACE_EE4B1",
				"EE4C1"
			],
			[
				"INT_INTERFACE_EE4B2",
				"EE4C2"
			],
			[
				"INT_INTERFACE_EE4B3",
				"EE4C3"
			],
			[
				"INT_INTERFACE_EE4BEG0",
				"EE4A0"
			],
			[
				"INT_INTERFACE_EE4BEG1",
				"EE4A1"
			],
			[
				"INT_INTERFACE_EE4BEG2",
				"EE4A2"
			],
			[
				"INT_INTERFACE_EE4BEG3",
				"EE4A3"
			],
			[
				"INT_INTERFACE_EE4C0",
				"EE4END0"
			],
			[
				"INT_INTERFACE_EE4C1",
				"EE4END1"
			],
			[
				"INT_INTERFACE_EE4C2",
				"EE4END2"
			],
			[
				"INT_INTERFACE_EE4C3",
				"EE4END3"
			],
			[
				"INT_INTERFACE_EL1BEG0",
				"EL1END0"
			],
			[
				"INT_INTERFACE_EL1BEG1",
				"EL1END1"
			],
			[
				"INT_INTERFACE_EL1BEG2",
				"EL1END2"
			],
			[
				"INT_INTERFACE_EL1BEG3",
				"EL1END3"
			],
			[
				"INT_INTERFACE_ER1BEG0",
				"ER1END0"
			],
			[
				"INT_INTERFACE_ER1BEG1",
				"ER1END1"
			],
			[
				"INT_INTERFACE_ER1BEG2",
				"ER1END2"
			],
			[
				"INT_INTERFACE_ER1BEG3",
				"ER1END3"
			],
			[
				"INT_INTERFACE_FAN0",
				"FAN_L0"
			],
			[
				"INT_INTERFACE_FAN1",
				"FAN_L1"
			],
			[
				"INT_INTERFACE_FAN2",
				"FAN_L2"
			],
			[
				"INT_INTERFACE_FAN3",
				"FAN_L3"
			],
			[
				"INT_INTERFACE_FAN4",
				"FAN_L4"
			],
			[
				"INT_INTERFACE_FAN5",
				"FAN_L5"
			],
			[
				"INT_INTERFACE_FAN6",
				"FAN_L6"
			],
			[
				"INT_INTERFACE_FAN7",
				"FAN_L7"
			],
			[
				"INT_INTERFACE_LH1",
				"LH0"
			],
			[
				"INT_INTERFACE_LH10",
				"LH9"
			],
			[
				"INT_INTERFACE_LH11",
				"LH10"
			],
			[
				"INT_INTERFACE_LH12",
				"LH11"
			],
			[
				"INT_INTERFACE_LH2",
				"LH1"
			],
			[
				"INT_INTERFACE_LH3",
				"LH2"
			],
			[
				"INT_INTERFACE_LH4",
				"LH3"
			],
			[
				"INT_INTERFACE_LH5",
				"LH4"
			],
			[
				"INT_INTERFACE_LH6",
				"LH5"
			],
			[
				"INT_INTERFACE_LH7",
				"LH6"
			],
			[
				"INT_INTERFACE_LH8",
				"LH7"
			],
			[
				"INT_INTERFACE_LH9",
				"LH8"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L0",
				"LOGIC_OUTS_L0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L1",
				"LOGIC_OUTS_L1"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L10",
				"LOGIC_OUTS_L10"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L11",
				"LOGIC_OUTS_L11"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L12",
				"LOGIC_OUTS_L12"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L13",
				"LOGIC_OUTS_L13"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L14",
				"LOGIC_OUTS_L14"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L15",
				"LOGIC_OUTS_L15"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L16",
				"LOGIC_OUTS_L16"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L17",
				"LOGIC_OUTS_L17"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L18",
				"LOGIC_OUTS_L18"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L19",
				"LOGIC_OUTS_L19"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L2",
				"LOGIC_OUTS_L2"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L20",
				"LOGIC_OUTS_L20"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L21",
				"LOGIC_OUTS_L21"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L22",
				"LOGIC_OUTS_L22"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L23",
				"LOGIC_OUTS_L23"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L3",
				"LOGIC_OUTS_L3"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L4",
				"LOGIC_OUTS_L4"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L5",
				"LOGIC_OUTS_L5"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L6",
				"LOGIC_OUTS_L6"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L7",
				"LOGIC_OUTS_L7"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L8",
				"LOGIC_OUTS_L8"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_L9",
				"LOGIC_OUTS_L9"
			],
			[
				"INT_INTERFACE_NE2A0",
				"NE2END0"
			],
			[
				"INT_INTERFACE_NE2A1",
				"NE2END1"
			],
			[
				"INT_INTERFACE_NE2A2",
				"NE2END2"
			],
			[
				"INT_INTERFACE_NE2A3",
				"NE2END3"
			],
			[
				"INT_INTERFACE_NE4BEG0",
				"NE6A0"
			],
			[
				"INT_INTERFACE_NE4BEG1",
				"NE6A1"
			],
			[
				"INT_INTERFACE_NE4BEG2",
				"NE6A2"
			],
			[
				"INT_INTERFACE_NE4BEG3",
				"NE6A3"
			],
			[
				"INT_INTERFACE_NE4C0",
				"NE6END0"
			],
			[
				"INT_INTERFACE_NE4C1",
				"NE6END1"
			],
			[
				"INT_INTERFACE_NE4C2",
				"NE6END2"
			],
			[
				"INT_INTERFACE_NE4C3",
				"NE6END3"
			],
			[
				"INT_INTERFACE_NW2A0",
				"NW2A0"
			],
			[
				"INT_INTERFACE_NW2A1",
				"NW2A1"
			],
			[
				"INT_INTERFACE_NW2A2",
				"NW2A2"
			],
			[
				"INT_INTERFACE_NW2A3",
				"NW2A3"
			],
			[
				"INT_INTERFACE_NW4A0",
				"NW6BEG0"
			],
			[
				"INT_INTERFACE_NW4A1",
				"NW6BEG1"
			],
			[
				"INT_INTERFACE_NW4A2",
				"NW6BEG2"
			],
			[
				"INT_INTERFACE_NW4A3",
				"NW6BEG3"
			],
			[
				"INT_INTERFACE_NW4END0",
				"NW6E0"
			],
			[
				"INT_INTERFACE_NW4END1",
				"NW6E1"
			],
			[
				"INT_INTERFACE_NW4END2",
				"NW6E2"
			],
			[
				"INT_INTERFACE_NW4END3",
				"NW6E3"
			],
			[
				"INT_INTERFACE_SE2A0",
				"SE2END0"
			],
			[
				"INT_INTERFACE_SE2A1",
				"SE2END1"
			],
			[
				"INT_INTERFACE_SE2A2",
				"SE2END2"
			],
			[
				"INT_INTERFACE_SE2A3",
				"SE2END3"
			],
			[
				"INT_INTERFACE_SE4BEG0",
				"SE6A0"
			],
			[
				"INT_INTERFACE_SE4BEG1",
				"SE6A1"
			],
			[
				"INT_INTERFACE_SE4BEG2",
				"SE6A2"
			],
			[
				"INT_INTERFACE_SE4BEG3",
				"SE6A3"
			],
			[
				"INT_INTERFACE_SE4C0",
				"SE6END0"
			],
			[
				"INT_INTERFACE_SE4C1",
				"SE6END1"
			],
			[
				"INT_INTERFACE_SE4C2",
				"SE6END2"
			],
			[
				"INT_INTERFACE_SE4C3",
				"SE6END3"
			],
			[
				"INT_INTERFACE_SW2A0",
				"SW2A0"
			],
			[
				"INT_INTERFACE_SW2A1",
				"SW2A1"
			],
			[
				"INT_INTERFACE_SW2A2",
				"SW2A2"
			],
			[
				"INT_INTERFACE_SW2A3",
				"SW2A3"
			],
			[
				"INT_INTERFACE_SW4A0",
				"SW6BEG0"
			],
			[
				"INT_INTERFACE_SW4A1",
				"SW6BEG1"
			],
			[
				"INT_INTERFACE_SW4A2",
				"SW6BEG2"
			],
			[
				"INT_INTERFACE_SW4A3",
				"SW6BEG3"
			],
			[
				"INT_INTERFACE_SW4END0",
				"SW6E0"
			],
			[
				"INT_INTERFACE_SW4END1",
				"SW6E1"
			],
			[
				"INT_INTERFACE_SW4END2",
				"SW6E2"
			],
			[
				"INT_INTERFACE_SW4END3",
				"SW6E3"
			],
			[
				"INT_INTERFACE_WL1END0",
				"WL1BEG0"
			],
			[
				"INT_INTERFACE_WL1END1",
				"WL1BEG1"
			],
			[
				"INT_INTERFACE_WL1END2",
				"WL1BEG2"
			],
			[
				"INT_INTERFACE_WL1END3",
				"WL1BEG3"
			],
			[
				"INT_INTERFACE_WR1END0",
				"WR1BEG0"
			],
			[
				"INT_INTERFACE_WR1END1",
				"WR1BEG1"
			],
			[
				"INT_INTERFACE_WR1END2",
				"WR1BEG2"
			],
			[
				"INT_INTERFACE_WR1END3",
				"WR1BEG3"
			],
			[
				"INT_INTERFACE_WW2A0",
				"WW2BEG0"
			],
			[
				"INT_INTERFACE_WW2A1",
				"WW2BEG1"
			],
			[
				"INT_INTERFACE_WW2A2",
				"WW2BEG2"
			],
			[
				"INT_INTERFACE_WW2A3",
				"WW2BEG3"
			],
			[
				"INT_INTERFACE_WW2END0",
				"WW2A0"
			],
			[
				"INT_INTERFACE_WW2END1",
				"WW2A1"
			],
			[
				"INT_INTERFACE_WW2END2",
				"WW2A2"
			],
			[
				"INT_INTERFACE_WW2END3",
				"WW2A3"
			],
			[
				"INT_INTERFACE_WW4A0",
				"WW4BEG0"
			],
			[
				"INT_INTERFACE_WW4A1",
				"WW4BEG1"
			],
			[
				"INT_INTERFACE_WW4A2",
				"WW4BEG2"
			],
			[
				"INT_INTERFACE_WW4A3",
				"WW4BEG3"
			],
			[
				"INT_INTERFACE_WW4B0",
				"WW4A0"
			],
			[
				"INT_INTERFACE_WW4B1",
				"WW4A1"
			],
			[
				"INT_INTERFACE_WW4B2",
				"WW4A2"
			],
			[
				"INT_INTERFACE_WW4B3",
				"WW4A3"
			],
			[
				"INT_INTERFACE_WW4C0",
				"WW4B0"
			],
			[
				"INT_INTERFACE_WW4C1",
				"WW4B1"
			],
			[
				"INT_INTERFACE_WW4C2",
				"WW4B2"
			],
			[
				"INT_INTERFACE_WW4C3",
				"WW4B3"
			],
			[
				"INT_INTERFACE_WW4END0",
				"WW4C0"
			],
			[
				"INT_INTERFACE_WW4END1",
				"WW4C1"
			],
			[
				"INT_INTERFACE_WW4END2",
				"WW4C2"
			],
			[
				"INT_INTERFACE_WW4END3",
				"WW4C3"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"BRAM_L",
			"BRAM_INT_INTERFACE_L"
		],
		"wire_pairs": [
			[
				"BRAM_BYP0_0",
				"INT_INTERFACE_BYP0"
			],
			[
				"BRAM_BYP1_0",
				"INT_INTERFACE_BYP1"
			],
			[
				"BRAM_BYP2_0",
				"INT_INTERFACE_BYP2"
			],
			[
				"BRAM_BYP3_0",
				"INT_INTERFACE_BYP3"
			],
			[
				"BRAM_BYP4_0",
				"INT_INTERFACE_BYP4"
			],
			[
				"BRAM_BYP5_0",
				"INT_INTERFACE_BYP5"
			],
			[
				"BRAM_BYP6_0",
				"INT_INTERFACE_BYP6"
			],
			[
				"BRAM_BYP7_0",
				"INT_INTERFACE_BYP7"
			],
			[
				"BRAM_CLK0_0",
				"INT_INTERFACE_CLK0"
			],
			[
				"BRAM_CLK1_0",
				"INT_INTERFACE_CLK1"
			],
			[
				"BRAM_CTRL0_0",
				"INT_INTERFACE_CTRL0"
			],
			[
				"BRAM_CTRL1_0",
				"INT_INTERFACE_CTRL1"
			],
			[
				"BRAM_EE2A0_0",
				"INT_INTERFACE_EE2A0"
			],
			[
				"BRAM_EE2A1_0",
				"INT_INTERFACE_EE2A1"
			],
			[
				"BRAM_EE2A2_0",
				"INT_INTERFACE_EE2A2"
			],
			[
				"BRAM_EE2A3_0",
				"INT_INTERFACE_EE2A3"
			],
			[
				"BRAM_EE2BEG0_0",
				"INT_INTERFACE_EE2BEG0"
			],
			[
				"BRAM_EE2BEG1_0",
				"INT_INTERFACE_EE2BEG1"
			],
			[
				"BRAM_EE2BEG2_0",
				"INT_INTERFACE_EE2BEG2"
			],
			[
				"BRAM_EE2BEG3_0",
				"INT_INTERFACE_EE2BEG3"
			],
			[
				"BRAM_EE4A0_0",
				"INT_INTERFACE_EE4A0"
			],
			[
				"BRAM_EE4A1_0",
				"INT_INTERFACE_EE4A1"
			],
			[
				"BRAM_EE4A2_0",
				"INT_INTERFACE_EE4A2"
			],
			[
				"BRAM_EE4A3_0",
				"INT_INTERFACE_EE4A3"
			],
			[
				"BRAM_EE4B0_0",
				"INT_INTERFACE_EE4B0"
			],
			[
				"BRAM_EE4B1_0",
				"INT_INTERFACE_EE4B1"
			],
			[
				"BRAM_EE4B2_0",
				"INT_INTERFACE_EE4B2"
			],
			[
				"BRAM_EE4B3_0",
				"INT_INTERFACE_EE4B3"
			],
			[
				"BRAM_EE4BEG0_0",
				"INT_INTERFACE_EE4BEG0"
			],
			[
				"BRAM_EE4BEG1_0",
				"INT_INTERFACE_EE4BEG1"
			],
			[
				"BRAM_EE4BEG2_0",
				"INT_INTERFACE_EE4BEG2"
			],
			[
				"BRAM_EE4BEG3_0",
				"INT_INTERFACE_EE4BEG3"
			],
			[
				"BRAM_EE4C0_0",
				"INT_INTERFACE_EE4C0"
			],
			[
				"BRAM_EE4C1_0",
				"INT_INTERFACE_EE4C1"
			],
			[
				"BRAM_EE4C2_0",
				"INT_INTERFACE_EE4C2"
			],
			[
				"BRAM_EE4C3_0",
				"INT_INTERFACE_EE4C3"
			],
			[
				"BRAM_EL1BEG0_0",
				"INT_INTERFACE_EL1BEG0"
			],
			[
				"BRAM_EL1BEG1_0",
				"INT_INTERFACE_EL1BEG1"
			],
			[
				"BRAM_EL1BEG2_0",
				"INT_INTERFACE_EL1BEG2"
			],
			[
				"BRAM_EL1BEG3_0",
				"INT_INTERFACE_EL1BEG3"
			],
			[
				"BRAM_ER1BEG0_0",
				"INT_INTERFACE_ER1BEG0"
			],
			[
				"BRAM_ER1BEG1_0",
				"INT_INTERFACE_ER1BEG1"
			],
			[
				"BRAM_ER1BEG2_0",
				"INT_INTERFACE_ER1BEG2"
			],
			[
				"BRAM_ER1BEG3_0",
				"INT_INTERFACE_ER1BEG3"
			],
			[
				"BRAM_FAN0_0",
				"INT_INTERFACE_FAN0"
			],
			[
				"BRAM_FAN1_0",
				"INT_INTERFACE_FAN1"
			],
			[
				"BRAM_FAN2_0",
				"INT_INTERFACE_FAN2"
			],
			[
				"BRAM_FAN3_0",
				"INT_INTERFACE_FAN3"
			],
			[
				"BRAM_FAN4_0",
				"INT_INTERFACE_FAN4"
			],
			[
				"BRAM_FAN5_0",
				"INT_INTERFACE_FAN5"
			],
			[
				"BRAM_FAN6_0",
				"INT_INTERFACE_FAN6"
			],
			[
				"BRAM_FAN7_0",
				"INT_INTERFACE_FAN7"
			],
			[
				"BRAM_IMUX0_0",
				"INT_INTERFACE_BRAM_IMUX0"
			],
			[
				"BRAM_IMUX0_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX0"
			],
			[
				"BRAM_IMUX10_0",
				"INT_INTERFACE_BRAM_IMUX10"
			],
			[
				"BRAM_IMUX10_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX10"
			],
			[
				"BRAM_IMUX11_0",
				"INT_INTERFACE_BRAM_IMUX11"
			],
			[
				"BRAM_IMUX11_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX11"
			],
			[
				"BRAM_IMUX12_0",
				"INT_INTERFACE_BRAM_IMUX12"
			],
			[
				"BRAM_IMUX12_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX12"
			],
			[
				"BRAM_IMUX13_0",
				"INT_INTERFACE_BRAM_IMUX13"
			],
			[
				"BRAM_IMUX13_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX13"
			],
			[
				"BRAM_IMUX14_0",
				"INT_INTERFACE_BRAM_IMUX14"
			],
			[
				"BRAM_IMUX14_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX14"
			],
			[
				"BRAM_IMUX15_0",
				"INT_INTERFACE_BRAM_IMUX15"
			],
			[
				"BRAM_IMUX15_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX15"
			],
			[
				"BRAM_IMUX16_0",
				"INT_INTERFACE_BRAM_IMUX16"
			],
			[
				"BRAM_IMUX16_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX16"
			],
			[
				"BRAM_IMUX17_0",
				"INT_INTERFACE_BRAM_IMUX17"
			],
			[
				"BRAM_IMUX17_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX17"
			],
			[
				"BRAM_IMUX18_0",
				"INT_INTERFACE_BRAM_IMUX18"
			],
			[
				"BRAM_IMUX18_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX18"
			],
			[
				"BRAM_IMUX19_0",
				"INT_INTERFACE_BRAM_IMUX19"
			],
			[
				"BRAM_IMUX19_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX19"
			],
			[
				"BRAM_IMUX1_0",
				"INT_INTERFACE_BRAM_IMUX1"
			],
			[
				"BRAM_IMUX1_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX1"
			],
			[
				"BRAM_IMUX20_0",
				"INT_INTERFACE_BRAM_IMUX20"
			],
			[
				"BRAM_IMUX20_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX20"
			],
			[
				"BRAM_IMUX21_0",
				"INT_INTERFACE_BRAM_IMUX21"
			],
			[
				"BRAM_IMUX21_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX21"
			],
			[
				"BRAM_IMUX22_0",
				"INT_INTERFACE_BRAM_IMUX22"
			],
			[
				"BRAM_IMUX22_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX22"
			],
			[
				"BRAM_IMUX23_0",
				"INT_INTERFACE_BRAM_IMUX23"
			],
			[
				"BRAM_IMUX23_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX23"
			],
			[
				"BRAM_IMUX24_0",
				"INT_INTERFACE_BRAM_IMUX24"
			],
			[
				"BRAM_IMUX24_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX24"
			],
			[
				"BRAM_IMUX25_0",
				"INT_INTERFACE_BRAM_IMUX25"
			],
			[
				"BRAM_IMUX25_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX25"
			],
			[
				"BRAM_IMUX26_0",
				"INT_INTERFACE_BRAM_IMUX26"
			],
			[
				"BRAM_IMUX26_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX26"
			],
			[
				"BRAM_IMUX27_0",
				"INT_INTERFACE_BRAM_IMUX27"
			],
			[
				"BRAM_IMUX27_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX27"
			],
			[
				"BRAM_IMUX28_0",
				"INT_INTERFACE_BRAM_IMUX28"
			],
			[
				"BRAM_IMUX28_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX28"
			],
			[
				"BRAM_IMUX29_0",
				"INT_INTERFACE_BRAM_IMUX29"
			],
			[
				"BRAM_IMUX29_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX29"
			],
			[
				"BRAM_IMUX2_0",
				"INT_INTERFACE_BRAM_IMUX2"
			],
			[
				"BRAM_IMUX2_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX2"
			],
			[
				"BRAM_IMUX30_0",
				"INT_INTERFACE_BRAM_IMUX30"
			],
			[
				"BRAM_IMUX30_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX30"
			],
			[
				"BRAM_IMUX31_0",
				"INT_INTERFACE_BRAM_IMUX31"
			],
			[
				"BRAM_IMUX31_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX31"
			],
			[
				"BRAM_IMUX32_0",
				"INT_INTERFACE_BRAM_IMUX32"
			],
			[
				"BRAM_IMUX32_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX32"
			],
			[
				"BRAM_IMUX33_0",
				"INT_INTERFACE_BRAM_IMUX33"
			],
			[
				"BRAM_IMUX33_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX33"
			],
			[
				"BRAM_IMUX34_0",
				"INT_INTERFACE_BRAM_IMUX34"
			],
			[
				"BRAM_IMUX34_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX34"
			],
			[
				"BRAM_IMUX35_0",
				"INT_INTERFACE_BRAM_IMUX35"
			],
			[
				"BRAM_IMUX35_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX35"
			],
			[
				"BRAM_IMUX36_0",
				"INT_INTERFACE_BRAM_IMUX36"
			],
			[
				"BRAM_IMUX36_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX36"
			],
			[
				"BRAM_IMUX37_0",
				"INT_INTERFACE_BRAM_IMUX37"
			],
			[
				"BRAM_IMUX37_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX37"
			],
			[
				"BRAM_IMUX38_0",
				"INT_INTERFACE_BRAM_IMUX38"
			],
			[
				"BRAM_IMUX38_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX38"
			],
			[
				"BRAM_IMUX39_0",
				"INT_INTERFACE_BRAM_IMUX39"
			],
			[
				"BRAM_IMUX39_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX39"
			],
			[
				"BRAM_IMUX3_0",
				"INT_INTERFACE_BRAM_IMUX3"
			],
			[
				"BRAM_IMUX3_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX3"
			],
			[
				"BRAM_IMUX40_0",
				"INT_INTERFACE_BRAM_IMUX40"
			],
			[
				"BRAM_IMUX40_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX40"
			],
			[
				"BRAM_IMUX41_0",
				"INT_INTERFACE_BRAM_IMUX41"
			],
			[
				"BRAM_IMUX41_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX41"
			],
			[
				"BRAM_IMUX42_0",
				"INT_INTERFACE_BRAM_IMUX42"
			],
			[
				"BRAM_IMUX42_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX42"
			],
			[
				"BRAM_IMUX43_0",
				"INT_INTERFACE_BRAM_IMUX43"
			],
			[
				"BRAM_IMUX43_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX43"
			],
			[
				"BRAM_IMUX44_0",
				"INT_INTERFACE_BRAM_IMUX44"
			],
			[
				"BRAM_IMUX44_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX44"
			],
			[
				"BRAM_IMUX45_0",
				"INT_INTERFACE_BRAM_IMUX45"
			],
			[
				"BRAM_IMUX45_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX45"
			],
			[
				"BRAM_IMUX46_0",
				"INT_INTERFACE_BRAM_IMUX46"
			],
			[
				"BRAM_IMUX46_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX46"
			],
			[
				"BRAM_IMUX47_0",
				"INT_INTERFACE_BRAM_IMUX47"
			],
			[
				"BRAM_IMUX47_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX47"
			],
			[
				"BRAM_IMUX4_0",
				"INT_INTERFACE_BRAM_IMUX4"
			],
			[
				"BRAM_IMUX4_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX4"
			],
			[
				"BRAM_IMUX5_0",
				"INT_INTERFACE_BRAM_IMUX5"
			],
			[
				"BRAM_IMUX5_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX5"
			],
			[
				"BRAM_IMUX6_0",
				"INT_INTERFACE_BRAM_IMUX6"
			],
			[
				"BRAM_IMUX6_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX6"
			],
			[
				"BRAM_IMUX7_0",
				"INT_INTERFACE_BRAM_IMUX7"
			],
			[
				"BRAM_IMUX7_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX7"
			],
			[
				"BRAM_IMUX8_0",
				"INT_INTERFACE_BRAM_IMUX8"
			],
			[
				"BRAM_IMUX8_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX8"
			],
			[
				"BRAM_IMUX9_0",
				"INT_INTERFACE_BRAM_IMUX9"
			],
			[
				"BRAM_IMUX9_UTURN_0",
				"INT_INTERFACE_BRAM_UTURN_IMUX9"
			],
			[
				"BRAM_LH10_0",
				"INT_INTERFACE_LH10"
			],
			[
				"BRAM_LH11_0",
				"INT_INTERFACE_LH11"
			],
			[
				"BRAM_LH12_0",
				"INT_INTERFACE_LH12"
			],
			[
				"BRAM_LH1_0",
				"INT_INTERFACE_LH1"
			],
			[
				"BRAM_LH2_0",
				"INT_INTERFACE_LH2"
			],
			[
				"BRAM_LH3_0",
				"INT_INTERFACE_LH3"
			],
			[
				"BRAM_LH4_0",
				"INT_INTERFACE_LH4"
			],
			[
				"BRAM_LH5_0",
				"INT_INTERFACE_LH5"
			],
			[
				"BRAM_LH6_0",
				"INT_INTERFACE_LH6"
			],
			[
				"BRAM_LH7_0",
				"INT_INTERFACE_LH7"
			],
			[
				"BRAM_LH8_0",
				"INT_INTERFACE_LH8"
			],
			[
				"BRAM_LH9_0",
				"INT_INTERFACE_LH9"
			],
			[
				"BRAM_LOGIC_OUTS_B0_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B0"
			],
			[
				"BRAM_LOGIC_OUTS_B10_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B10"
			],
			[
				"BRAM_LOGIC_OUTS_B11_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B11"
			],
			[
				"BRAM_LOGIC_OUTS_B12_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B12"
			],
			[
				"BRAM_LOGIC_OUTS_B13_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B13"
			],
			[
				"BRAM_LOGIC_OUTS_B14_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B14"
			],
			[
				"BRAM_LOGIC_OUTS_B15_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B15"
			],
			[
				"BRAM_LOGIC_OUTS_B16_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B16"
			],
			[
				"BRAM_LOGIC_OUTS_B17_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B17"
			],
			[
				"BRAM_LOGIC_OUTS_B18_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B18"
			],
			[
				"BRAM_LOGIC_OUTS_B19_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B19"
			],
			[
				"BRAM_LOGIC_OUTS_B1_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B1"
			],
			[
				"BRAM_LOGIC_OUTS_B20_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B20"
			],
			[
				"BRAM_LOGIC_OUTS_B21_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B21"
			],
			[
				"BRAM_LOGIC_OUTS_B22_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B22"
			],
			[
				"BRAM_LOGIC_OUTS_B23_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B23"
			],
			[
				"BRAM_LOGIC_OUTS_B2_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B2"
			],
			[
				"BRAM_LOGIC_OUTS_B3_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B3"
			],
			[
				"BRAM_LOGIC_OUTS_B4_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B4"
			],
			[
				"BRAM_LOGIC_OUTS_B5_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B5"
			],
			[
				"BRAM_LOGIC_OUTS_B6_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B6"
			],
			[
				"BRAM_LOGIC_OUTS_B7_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B7"
			],
			[
				"BRAM_LOGIC_OUTS_B8_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B8"
			],
			[
				"BRAM_LOGIC_OUTS_B9_0",
				"INT_INTERFACE_LOGIC_OUTS_L_B9"
			],
			[
				"BRAM_NE2A0_0",
				"INT_INTERFACE_NE2A0"
			],
			[
				"BRAM_NE2A1_0",
				"INT_INTERFACE_NE2A1"
			],
			[
				"BRAM_NE2A2_0",
				"INT_INTERFACE_NE2A2"
			],
			[
				"BRAM_NE2A3_0",
				"INT_INTERFACE_NE2A3"
			],
			[
				"BRAM_NE4BEG0_0",
				"INT_INTERFACE_NE4BEG0"
			],
			[
				"BRAM_NE4BEG1_0",
				"INT_INTERFACE_NE4BEG1"
			],
			[
				"BRAM_NE4BEG2_0",
				"INT_INTERFACE_NE4BEG2"
			],
			[
				"BRAM_NE4BEG3_0",
				"INT_INTERFACE_NE4BEG3"
			],
			[
				"BRAM_NE4C0_0",
				"INT_INTERFACE_NE4C0"
			],
			[
				"BRAM_NE4C1_0",
				"INT_INTERFACE_NE4C1"
			],
			[
				"BRAM_NE4C2_0",
				"INT_INTERFACE_NE4C2"
			],
			[
				"BRAM_NE4C3_0",
				"INT_INTERFACE_NE4C3"
			],
			[
				"BRAM_NW2A0_0",
				"INT_INTERFACE_NW2A0"
			],
			[
				"BRAM_NW2A1_0",
				"INT_INTERFACE_NW2A1"
			],
			[
				"BRAM_NW2A2_0",
				"INT_INTERFACE_NW2A2"
			],
			[
				"BRAM_NW2A3_0",
				"INT_INTERFACE_NW2A3"
			],
			[
				"BRAM_NW4A0_0",
				"INT_INTERFACE_NW4A0"
			],
			[
				"BRAM_NW4A1_0",
				"INT_INTERFACE_NW4A1"
			],
			[
				"BRAM_NW4A2_0",
				"INT_INTERFACE_NW4A2"
			],
			[
				"BRAM_NW4A3_0",
				"INT_INTERFACE_NW4A3"
			],
			[
				"BRAM_NW4END0_0",
				"INT_INTERFACE_NW4END0"
			],
			[
				"BRAM_NW4END1_0",
				"INT_INTERFACE_NW4END1"
			],
			[
				"BRAM_NW4END2_0",
				"INT_INTERFACE_NW4END2"
			],
			[
				"BRAM_NW4END3_0",
				"INT_INTERFACE_NW4END3"
			],
			[
				"BRAM_SE2A0_0",
				"INT_INTERFACE_SE2A0"
			],
			[
				"BRAM_SE2A1_0",
				"INT_INTERFACE_SE2A1"
			],
			[
				"BRAM_SE2A2_0",
				"INT_INTERFACE_SE2A2"
			],
			[
				"BRAM_SE2A3_0",
				"INT_INTERFACE_SE2A3"
			],
			[
				"BRAM_SE4BEG0_0",
				"INT_INTERFACE_SE4BEG0"
			],
			[
				"BRAM_SE4BEG1_0",
				"INT_INTERFACE_SE4BEG1"
			],
			[
				"BRAM_SE4BEG2_0",
				"INT_INTERFACE_SE4BEG2"
			],
			[
				"BRAM_SE4BEG3_0",
				"INT_INTERFACE_SE4BEG3"
			],
			[
				"BRAM_SE4C0_0",
				"INT_INTERFACE_SE4C0"
			],
			[
				"BRAM_SE4C1_0",
				"INT_INTERFACE_SE4C1"
			],
			[
				"BRAM_SE4C2_0",
				"INT_INTERFACE_SE4C2"
			],
			[
				"BRAM_SE4C3_0",
				"INT_INTERFACE_SE4C3"
			],
			[
				"BRAM_SW2A0_0",
				"INT_INTERFACE_SW2A0"
			],
			[
				"BRAM_SW2A1_0",
				"INT_INTERFACE_SW2A1"
			],
			[
				"BRAM_SW2A2_0",
				"INT_INTERFACE_SW2A2"
			],
			[
				"BRAM_SW2A3_0",
				"INT_INTERFACE_SW2A3"
			],
			[
				"BRAM_SW4A0_0",
				"INT_INTERFACE_SW4A0"
			],
			[
				"BRAM_SW4A1_0",
				"INT_INTERFACE_SW4A1"
			],
			[
				"BRAM_SW4A2_0",
				"INT_INTERFACE_SW4A2"
			],
			[
				"BRAM_SW4A3_0",
				"INT_INTERFACE_SW4A3"
			],
			[
				"BRAM_SW4END0_0",
				"INT_INTERFACE_SW4END0"
			],
			[
				"BRAM_SW4END1_0",
				"INT_INTERFACE_SW4END1"
			],
			[
				"BRAM_SW4END2_0",
				"INT_INTERFACE_SW4END2"
			],
			[
				"BRAM_SW4END3_0",
				"INT_INTERFACE_SW4END3"
			],
			[
				"BRAM_WL1END0_0",
				"INT_INTERFACE_WL1END0"
			],
			[
				"BRAM_WL1END1_0",
				"INT_INTERFACE_WL1END1"
			],
			[
				"BRAM_WL1END2_0",
				"INT_INTERFACE_WL1END2"
			],
			[
				"BRAM_WL1END3_0",
				"INT_INTERFACE_WL1END3"
			],
			[
				"BRAM_WR1END0_0",
				"INT_INTERFACE_WR1END0"
			],
			[
				"BRAM_WR1END1_0",
				"INT_INTERFACE_WR1END1"
			],
			[
				"BRAM_WR1END2_0",
				"INT_INTERFACE_WR1END2"
			],
			[
				"BRAM_WR1END3_0",
				"INT_INTERFACE_WR1END3"
			],
			[
				"BRAM_WW2A0_0",
				"INT_INTERFACE_WW2A0"
			],
			[
				"BRAM_WW2A1_0",
				"INT_INTERFACE_WW2A1"
			],
			[
				"BRAM_WW2A2_0",
				"INT_INTERFACE_WW2A2"
			],
			[
				"BRAM_WW2A3_0",
				"INT_INTERFACE_WW2A3"
			],
			[
				"BRAM_WW2END0_0",
				"INT_INTERFACE_WW2END0"
			],
			[
				"BRAM_WW2END1_0",
				"INT_INTERFACE_WW2END1"
			],
			[
				"BRAM_WW2END2_0",
				"INT_INTERFACE_WW2END2"
			],
			[
				"BRAM_WW2END3_0",
				"INT_INTERFACE_WW2END3"
			],
			[
				"BRAM_WW4A0_0",
				"INT_INTERFACE_WW4A0"
			],
			[
				"BRAM_WW4A1_0",
				"INT_INTERFACE_WW4A1"
			],
			[
				"BRAM_WW4A2_0",
				"INT_INTERFACE_WW4A2"
			],
			[
				"BRAM_WW4A3_0",
				"INT_INTERFACE_WW4A3"
			],
			[
				"BRAM_WW4B0_0",
				"INT_INTERFACE_WW4B0"
			],
			[
				"BRAM_WW4B1_0",
				"INT_INTERFACE_WW4B1"
			],
			[
				"BRAM_WW4B2_0",
				"INT_INTERFACE_WW4B2"
			],
			[
				"BRAM_WW4B3_0",
				"INT_INTERFACE_WW4B3"
			],
			[
				"BRAM_WW4C0_0",
				"INT_INTERFACE_WW4C0"
			],
			[
				"BRAM_WW4C1_0",
				"INT_INTERFACE_WW4C1"
			],
			[
				"BRAM_WW4C2_0",
				"INT_INTERFACE_WW4C2"
			],
			[
				"BRAM_WW4C3_0",
				"INT_INTERFACE_WW4C3"
			],
			[
				"BRAM_WW4END0_0",
				"INT_INTERFACE_WW4END0"
			],
			[
				"BRAM_WW4END1_0",
				"INT_INTERFACE_WW4END1"
			],
			[
				"BRAM_WW4END2_0",
				"INT_INTERFACE_WW4END2"
			],
			[
				"BRAM_WW4END3_0",
				"INT_INTERFACE_WW4END3"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"BRAM_L",
			"BRKH_BRAM"
		],
		"wire_pairs": [
			[
				"BRAM_CASCINBOT_ADDRARDADDRU0",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU0"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU1",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU1"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU10",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU10"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU11",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU11"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU12",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU12"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU13",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU13"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU14",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU14"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU2",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU2"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU3",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU3"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU4",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU4"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU5",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU5"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU6",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU6"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU7",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU7"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU8",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU8"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU9",
				"BRKH_BRAM_CASCOUT_L_ADDRARDADDRU9"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU0",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU0"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU1",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU1"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU10",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU10"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU11",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU11"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU12",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU12"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU13",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU13"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU14",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU14"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU2",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU2"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU3",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU3"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU4",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU4"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU5",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU5"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU6",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU6"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU7",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU7"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU8",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU8"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU9",
				"BRKH_BRAM_CASCOUT_L_ADDRBWRADDRU9"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU0",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU0"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU1",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU1"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU10",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU10"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU11",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU11"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU12",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU12"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU13",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU13"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU14",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU14"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU2",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU2"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU3",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU3"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU4",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU4"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU5",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU5"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU6",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU6"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU7",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU7"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU8",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU8"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU9",
				"BRKH_BRAM_CASCIN_L_ADDRARDADDRU9"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU0",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU0"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU1",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU1"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU10",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU10"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU11",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU11"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU12",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU12"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU13",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU13"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU14",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU14"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU2",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU2"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU3",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU3"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU4",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU4"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU5",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU5"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU6",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU6"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU7",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU7"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU8",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU8"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU9",
				"BRKH_BRAM_CASCIN_L_ADDRBWRADDRU9"
			],
			[
				"BRAM_FIFO36_CASCADEINA",
				"BRKH_BRAM_CASCADEA_L"
			],
			[
				"BRAM_FIFO36_CASCADEINB",
				"BRKH_BRAM_CASCADEB_L"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"BRAM_L",
			"HCLK_BRAM"
		],
		"wire_pairs": [
			[
				"BRAM_CASCINBOT_ADDRARDADDRU0",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU0"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU1",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU1"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU10",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU10"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU11",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU11"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU12",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU12"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU13",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU13"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU14",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU14"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU2",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU2"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU3",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU3"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU4",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU4"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU5",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU5"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU6",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU6"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU7",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU7"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU8",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU8"
			],
			[
				"BRAM_CASCINBOT_ADDRARDADDRU9",
				"HCLK_BRAM_CASCOUT_L_ADDRARDADDRU9"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU0",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU0"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU1",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU1"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU10",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU10"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU11",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU11"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU12",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU12"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU13",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU13"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU14",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU14"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU2",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU2"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU3",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU3"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU4",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU4"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU5",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU5"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU6",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU6"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU7",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU7"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU8",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU8"
			],
			[
				"BRAM_CASCINBOT_ADDRBWRADDRU9",
				"HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU9"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU0",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU0"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU1",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU1"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU10",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU10"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU11",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU11"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU12",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU12"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU13",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU13"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU14",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU14"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU2",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU2"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU3",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU3"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU4",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU4"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU5",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU5"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU6",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU6"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU7",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU7"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU8",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU8"
			],
			[
				"BRAM_CASCOUT_ADDRARDADDRU9",
				"HCLK_BRAM_CASCIN_L_ADDRARDADDRU9"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU0",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU0"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU1",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU1"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU10",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU10"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU11",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU11"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU12",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU12"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU13",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU13"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU14",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU14"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU2",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU2"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU3",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU3"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU4",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU4"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU5",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU5"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU6",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU6"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU7",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU7"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU8",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU8"
			],
			[
				"BRAM_CASCOUT_ADDRBWRADDRU9",
				"HCLK_BRAM_CASCIN_L_ADDRBWRADDRU9"
			],
			[
				"BRAM_FIFO36_CASCADEINA",
				"HCLK_BRAM_CASCADEA_L"
			],
			[
				"BRAM_FIFO36_CASCADEINB",
				"HCLK_BRAM_CASCADEB_L"
			],
			[
				"BRAM_PMVBRAM_O",
				"HCLK_BRAM_PMVBRAM_O"
			],
			[
				"BRAM_PMVBRAM_ODIV2",
				"HCLK_BRAM_PMVBRAM_ODIV2"
			],
			[
				"BRAM_PMVBRAM_ODIV4",
				"HCLK_BRAM_PMVBRAM_ODIV4"
			],
			[
				"BRAM_PMVBRAM_SELECT1",
				"HCLK_BRAM_PMVBRAM_SELECT1"
			],
			[
				"BRAM_PMVBRAM_SELECT2",
				"HCLK_BRAM_PMVBRAM_SELECT2"
			],
			[
				"BRAM_PMVBRAM_SELECT3",
				"HCLK_BRAM_PMVBRAM_SELECT3"
			],
			[
				"BRAM_PMVBRAM_SELECT4",
				"HCLK_BRAM_PMVBRAM_SELECT4"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"BRKH_CLB",
			"CLBLL_L"
		],
		"wire_pairs": [
			[
				"BRKH_CLB_COUT0_L",
				"CLBLL_LL_COUT_N"
			],
			[
				"BRKH_CLB_COUT1_L",
				"CLBLL_L_COUT_N"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"BRKH_CLB",
			"CLBLM_L"
		],
		"wire_pairs": [
			[
				"BRKH_CLB_COUT0_L",
				"CLBLM_M_COUT_N"
			],
			[
				"BRKH_CLB_COUT1_L",
				"CLBLM_L_COUT_N"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"BRKH_CLB",
			"CLBLM_R"
		],
		"wire_pairs": [
			[
				"BRKH_CLB_COUT0_R",
				"CLBLM_L_COUT_N"
			],
			[
				"BRKH_CLB_COUT1_R",
				"CLBLM_M_COUT_N"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"BRKH_INT",
			"BRKH_INT"
		],
		"wire_pairs": [
			[
				"BRKH_INT_NE2BEG0",
				"BRKH_INT_NE2END_S3_0"
			],
			[
				"BRKH_INT_NW2END_S0_0",
				"BRKH_INT_NW2BEG0"
			],
			[
				"BRKH_INT_NW6END_S0_0",
				"BRKH_INT_NW6D0"
			],
			[
				"BRKH_INT_SW2END3",
				"BRKH_INT_SW2A3"
			],
			[
				"BRKH_INT_SW6END3",
				"BRKH_INT_SW6E3"
			],
			[
				"BRKH_INT_WL1END3",
				"BRKH_INT_WL1BEG3"
			],
			[
				"BRKH_INT_WR1END_S1_0",
				"BRKH_INT_WR1BEG_S0"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"BRKH_INT",
			"INT_L"
		],
		"wire_pairs": [
			[
				"BRKH_INT_BYP_BOUNCE2",
				"BYP_BOUNCE2"
			],
			[
				"BRKH_INT_BYP_BOUNCE3",
				"BYP_BOUNCE3"
			],
			[
				"BRKH_INT_BYP_BOUNCE6",
				"BYP_BOUNCE6"
			],
			[
				"BRKH_INT_BYP_BOUNCE7",
				"BYP_BOUNCE7"
			],
			[
				"BRKH_INT_EL1BEG3",
				"EL1BEG3"
			],
			[
				"BRKH_INT_EL1END_S3_0",
				"EL1END_S3_0"
			],
			[
				"BRKH_INT_ER1BEG_S0",
				"ER1BEG_S0"
			],
			[
				"BRKH_INT_ER1END3",
				"ER1END3"
			],
			[
				"BRKH_INT_FAN_BOUNCE_S3_0",
				"FAN_BOUNCE_S3_0"
			],
			[
				"BRKH_INT_FAN_BOUNCE_S3_2",
				"FAN_BOUNCE_S3_2"
			],
			[
				"BRKH_INT_FAN_BOUNCE_S3_4",
				"FAN_BOUNCE_S3_4"
			],
			[
				"BRKH_INT_FAN_BOUNCE_S3_6",
				"FAN_BOUNCE_S3_6"
			],
			[
				"BRKH_INT_LVB_L1",
				"LVB_L0"
			],
			[
				"BRKH_INT_LVB_L10",
				"LVB_L9"
			],
			[
				"BRKH_INT_LVB_L11",
				"LVB_L10"
			],
			[
				"BRKH_INT_LVB_L12",
				"LVB_L11"
			],
			[
				"BRKH_INT_LVB_L2",
				"LVB_L1"
			],
			[
				"BRKH_INT_LVB_L3",
				"LVB_L2"
			],
			[
				"BRKH_INT_LVB_L4",
				"LVB_L3"
			],
			[
				"BRKH_INT_LVB_L5",
				"LVB_L4"
			],
			[
				"BRKH_INT_LVB_L6",
				"LVB_L5"
			],
			[
				"BRKH_INT_LVB_L7",
				"LVB_L6"
			],
			[
				"BRKH_INT_LVB_L8",
				"LVB_L7"
			],
			[
				"BRKH_INT_LVB_L9",
				"LVB_L8"
			],
			[
				"BRKH_INT_L_LV0",
				"LV_L0"
			],
			[
				"BRKH_INT_L_LV1",
				"LV_L1"
			],
			[
				"BRKH_INT_L_LV10",
				"LV_L10"
			],
			[
				"BRKH_INT_L_LV11",
				"LV_L11"
			],
			[
				"BRKH_INT_L_LV12",
				"LV_L12"
			],
			[
				"BRKH_INT_L_LV13",
				"LV_L13"
			],
			[
				"BRKH_INT_L_LV14",
				"LV_L14"
			],
			[
				"BRKH_INT_L_LV15",
				"LV_L15"
			],
			[
				"BRKH_INT_L_LV16",
				"LV_L16"
			],
			[
				"BRKH_INT_L_LV17",
				"LV_L17"
			],
			[
				"BRKH_INT_L_LV2",
				"LV_L2"
			],
			[
				"BRKH_INT_L_LV3",
				"LV_L3"
			],
			[
				"BRKH_INT_L_LV4",
				"LV_L4"
			],
			[
				"BRKH_INT_L_LV5",
				"LV_L5"
			],
			[
				"BRKH_INT_L_LV6",
				"LV_L6"
			],
			[
				"BRKH_INT_L_LV7",
				"LV_L7"
			],
			[
				"BRKH_INT_L_LV8",
				"LV_L8"
			],
			[
				"BRKH_INT_L_LV9",
				"LV_L9"
			],
			[
				"BRKH_INT_NE2BEG0",
				"NE2BEG0"
			],
			[
				"BRKH_INT_NE2BEG1",
				"NE2BEG1"
			],
			[
				"BRKH_INT_NE2BEG2",
				"NE2BEG2"
			],
			[
				"BRKH_INT_NE2BEG3",
				"NE2BEG3"
			],
			[
				"BRKH_INT_NE2END_S3_0",
				"NE2END_S3_0"
			],
			[
				"BRKH_INT_NE6A0",
				"NE6A0"
			],
			[
				"BRKH_INT_NE6A1",
				"NE6A1"
			],
			[
				"BRKH_INT_NE6A2",
				"NE6A2"
			],
			[
				"BRKH_INT_NE6A3",
				"NE6A3"
			],
			[
				"BRKH_INT_NE6B0",
				"NE6B0"
			],
			[
				"BRKH_INT_NE6B1",
				"NE6B1"
			],
			[
				"BRKH_INT_NE6B2",
				"NE6B2"
			],
			[
				"BRKH_INT_NE6B3",
				"NE6B3"
			],
			[
				"BRKH_INT_NE6C0",
				"NE6C0"
			],
			[
				"BRKH_INT_NE6C1",
				"NE6C1"
			],
			[
				"BRKH_INT_NE6C2",
				"NE6C2"
			],
			[
				"BRKH_INT_NE6C3",
				"NE6C3"
			],
			[
				"BRKH_INT_NE6D0",
				"NE6D0"
			],
			[
				"BRKH_INT_NE6D1",
				"NE6D1"
			],
			[
				"BRKH_INT_NE6D2",
				"NE6D2"
			],
			[
				"BRKH_INT_NE6D3",
				"NE6D3"
			],
			[
				"BRKH_INT_NL1BEG0",
				"NL1BEG0"
			],
			[
				"BRKH_INT_NL1BEG1",
				"NL1BEG1"
			],
			[
				"BRKH_INT_NL1BEG2",
				"NL1BEG2"
			],
			[
				"BRKH_INT_NL1END_S3_0",
				"NL1END_S3_0"
			],
			[
				"BRKH_INT_NN2A1",
				"NN2A1"
			],
			[
				"BRKH_INT_NN2A2",
				"NN2A2"
			],
			[
				"BRKH_INT_NN2A3",
				"NN2A3"
			],
			[
				"BRKH_INT_NN2BEG0",
				"NN2BEG0"
			],
			[
				"BRKH_INT_NN2BEG1",
				"NN2BEG1"
			],
			[
				"BRKH_INT_NN2BEG2",
				"NN2BEG2"
			],
			[
				"BRKH_INT_NN2BEG3",
				"NN2BEG3"
			],
			[
				"BRKH_INT_NN2END_S2_0",
				"NN2A0"
			],
			[
				"BRKH_INT_NN6A0",
				"NN6A0"
			],
			[
				"BRKH_INT_NN6A1",
				"NN6A1"
			],
			[
				"BRKH_INT_NN6A2",
				"NN6A2"
			],
			[
				"BRKH_INT_NN6A3",
				"NN6A3"
			],
			[
				"BRKH_INT_NN6B0",
				"NN6B0"
			],
			[
				"BRKH_INT_NN6B1",
				"NN6B1"
			],
			[
				"BRKH_INT_NN6B2",
				"NN6B2"
			],
			[
				"BRKH_INT_NN6B3",
				"NN6B3"
			],
			[
				"BRKH_INT_NN6BEG0",
				"NN6BEG0"
			],
			[
				"BRKH_INT_NN6BEG1",
				"NN6BEG1"
			],
			[
				"BRKH_INT_NN6BEG2",
				"NN6BEG2"
			],
			[
				"BRKH_INT_NN6BEG3",
				"NN6BEG3"
			],
			[
				"BRKH_INT_NN6C0",
				"NN6C0"
			],
			[
				"BRKH_INT_NN6C1",
				"NN6C1"
			],
			[
				"BRKH_INT_NN6C2",
				"NN6C2"
			],
			[
				"BRKH_INT_NN6C3",
				"NN6C3"
			],
			[
				"BRKH_INT_NN6D0",
				"NN6D0"
			],
			[
				"BRKH_INT_NN6D1",
				"NN6D1"
			],
			[
				"BRKH_INT_NN6D2",
				"NN6D2"
			],
			[
				"BRKH_INT_NN6D3",
				"NN6D3"
			],
			[
				"BRKH_INT_NN6E1",
				"NN6E1"
			],
			[
				"BRKH_INT_NN6E2",
				"NN6E2"
			],
			[
				"BRKH_INT_NN6E3",
				"NN6E3"
			],
			[
				"BRKH_INT_NN6END_S1_0",
				"NN6E0"
			],
			[
				"BRKH_INT_NR1BEG0",
				"NR1BEG0"
			],
			[
				"BRKH_INT_NR1BEG1",
				"NR1BEG1"
			],
			[
				"BRKH_INT_NR1BEG2",
				"NR1BEG2"
			],
			[
				"BRKH_INT_NR1BEG3",
				"NR1BEG3"
			],
			[
				"BRKH_INT_NW2BEG0",
				"NW2BEG0"
			],
			[
				"BRKH_INT_NW2BEG1",
				"NW2BEG1"
			],
			[
				"BRKH_INT_NW2BEG2",
				"NW2BEG2"
			],
			[
				"BRKH_INT_NW2BEG3",
				"NW2BEG3"
			],
			[
				"BRKH_INT_NW2END_S0_0",
				"NW2END_S0_0"
			],
			[
				"BRKH_INT_NW6A0",
				"NW6A0"
			],
			[
				"BRKH_INT_NW6A1",
				"NW6A1"
			],
			[
				"BRKH_INT_NW6A2",
				"NW6A2"
			],
			[
				"BRKH_INT_NW6A3",
				"NW6A3"
			],
			[
				"BRKH_INT_NW6B0",
				"NW6B0"
			],
			[
				"BRKH_INT_NW6B1",
				"NW6B1"
			],
			[
				"BRKH_INT_NW6B2",
				"NW6B2"
			],
			[
				"BRKH_INT_NW6B3",
				"NW6B3"
			],
			[
				"BRKH_INT_NW6C0",
				"NW6C0"
			],
			[
				"BRKH_INT_NW6C1",
				"NW6C1"
			],
			[
				"BRKH_INT_NW6C2",
				"NW6C2"
			],
			[
				"BRKH_INT_NW6C3",
				"NW6C3"
			],
			[
				"BRKH_INT_NW6D0",
				"NW6D0"
			],
			[
				"BRKH_INT_NW6D1",
				"NW6D1"
			],
			[
				"BRKH_INT_NW6D2",
				"NW6D2"
			],
			[
				"BRKH_INT_NW6D3",
				"NW6D3"
			],
			[
				"BRKH_INT_NW6END_S0_0",
				"NW6END_S0_0"
			],
			[
				"BRKH_INT_SE2A0",
				"SE2A0"
			],
			[
				"BRKH_INT_SE2A1",
				"SE2A1"
			],
			[
				"BRKH_INT_SE2A2",
				"SE2A2"
			],
			[
				"BRKH_INT_SE2A3",
				"SE2A3"
			],
			[
				"BRKH_INT_SE6B0",
				"SE6B0"
			],
			[
				"BRKH_INT_SE6B1",
				"SE6B1"
			],
			[
				"BRKH_INT_SE6B2",
				"SE6B2"
			],
			[
				"BRKH_INT_SE6B3",
				"SE6B3"
			],
			[
				"BRKH_INT_SE6C0",
				"SE6C0"
			],
			[
				"BRKH_INT_SE6C1",
				"SE6C1"
			],
			[
				"BRKH_INT_SE6C2",
				"SE6C2"
			],
			[
				"BRKH_INT_SE6C3",
				"SE6C3"
			],
			[
				"BRKH_INT_SE6D0",
				"SE6D0"
			],
			[
				"BRKH_INT_SE6D1",
				"SE6D1"
			],
			[
				"BRKH_INT_SE6D2",
				"SE6D2"
			],
			[
				"BRKH_INT_SE6D3",
				"SE6D3"
			],
			[
				"BRKH_INT_SE6E0",
				"SE6E0"
			],
			[
				"BRKH_INT_SE6E1",
				"SE6E1"
			],
			[
				"BRKH_INT_SE6E2",
				"SE6E2"
			],
			[
				"BRKH_INT_SE6E3",
				"SE6E3"
			],
			[
				"BRKH_INT_SL1END0",
				"SL1END0"
			],
			[
				"BRKH_INT_SL1END1",
				"SL1END1"
			],
			[
				"BRKH_INT_SL1END2",
				"SL1END2"
			],
			[
				"BRKH_INT_SL1END3",
				"SL1END3"
			],
			[
				"BRKH_INT_SR1END1",
				"SR1END1"
			],
			[
				"BRKH_INT_SR1END2",
				"SR1END2"
			],
			[
				"BRKH_INT_SR1END_N3_3",
				"SR1END3"
			],
			[
				"BRKH_INT_SS2A0",
				"SS2A0"
			],
			[
				"BRKH_INT_SS2A1",
				"SS2A1"
			],
			[
				"BRKH_INT_SS2A2",
				"SS2A2"
			],
			[
				"BRKH_INT_SS2A3",
				"SS2A3"
			],
			[
				"BRKH_INT_SS2END0",
				"SS2END0"
			],
			[
				"BRKH_INT_SS2END1",
				"SS2END1"
			],
			[
				"BRKH_INT_SS2END2",
				"SS2END2"
			],
			[
				"BRKH_INT_SS2END_N0_3",
				"SS2END3"
			],
			[
				"BRKH_INT_SS6A0",
				"SS6A0"
			],
			[
				"BRKH_INT_SS6A1",
				"SS6A1"
			],
			[
				"BRKH_INT_SS6A2",
				"SS6A2"
			],
			[
				"BRKH_INT_SS6A3",
				"SS6A3"
			],
			[
				"BRKH_INT_SS6B0",
				"SS6B0"
			],
			[
				"BRKH_INT_SS6B1",
				"SS6B1"
			],
			[
				"BRKH_INT_SS6B2",
				"SS6B2"
			],
			[
				"BRKH_INT_SS6B3",
				"SS6B3"
			],
			[
				"BRKH_INT_SS6C0",
				"SS6C0"
			],
			[
				"BRKH_INT_SS6C1",
				"SS6C1"
			],
			[
				"BRKH_INT_SS6C2",
				"SS6C2"
			],
			[
				"BRKH_INT_SS6C3",
				"SS6C3"
			],
			[
				"BRKH_INT_SS6D0",
				"SS6D0"
			],
			[
				"BRKH_INT_SS6D1",
				"SS6D1"
			],
			[
				"BRKH_INT_SS6D2",
				"SS6D2"
			],
			[
				"BRKH_INT_SS6D3",
				"SS6D3"
			],
			[
				"BRKH_INT_SS6E0",
				"SS6E0"
			],
			[
				"BRKH_INT_SS6E1",
				"SS6E1"
			],
			[
				"BRKH_INT_SS6E2",
				"SS6E2"
			],
			[
				"BRKH_INT_SS6E3",
				"SS6E3"
			],
			[
				"BRKH_INT_SS6END0",
				"SS6END0"
			],
			[
				"BRKH_INT_SS6END1",
				"SS6END1"
			],
			[
				"BRKH_INT_SS6END2",
				"SS6END2"
			],
			[
				"BRKH_INT_SS6END_N0_3",
				"SS6END3"
			],
			[
				"BRKH_INT_SW2A0",
				"SW2A0"
			],
			[
				"BRKH_INT_SW2A1",
				"SW2A1"
			],
			[
				"BRKH_INT_SW2A2",
				"SW2A2"
			],
			[
				"BRKH_INT_SW2A3",
				"SW2A3"
			],
			[
				"BRKH_INT_SW2END3",
				"SW2END3"
			],
			[
				"BRKH_INT_SW6B0",
				"SW6B0"
			],
			[
				"BRKH_INT_SW6B1",
				"SW6B1"
			],
			[
				"BRKH_INT_SW6B2",
				"SW6B2"
			],
			[
				"BRKH_INT_SW6B3",
				"SW6B3"
			],
			[
				"BRKH_INT_SW6C0",
				"SW6C0"
			],
			[
				"BRKH_INT_SW6C1",
				"SW6C1"
			],
			[
				"BRKH_INT_SW6C2",
				"SW6C2"
			],
			[
				"BRKH_INT_SW6C3",
				"SW6C3"
			],
			[
				"BRKH_INT_SW6D0",
				"SW6D0"
			],
			[
				"BRKH_INT_SW6D1",
				"SW6D1"
			],
			[
				"BRKH_INT_SW6D2",
				"SW6D2"
			],
			[
				"BRKH_INT_SW6D3",
				"SW6D3"
			],
			[
				"BRKH_INT_SW6E0",
				"SW6E0"
			],
			[
				"BRKH_INT_SW6E1",
				"SW6E1"
			],
			[
				"BRKH_INT_SW6E2",
				"SW6E2"
			],
			[
				"BRKH_INT_SW6E3",
				"SW6E3"
			],
			[
				"BRKH_INT_SW6END3",
				"SW6END3"
			],
			[
				"BRKH_INT_WL1BEG3",
				"WL1BEG3"
			],
			[
				"BRKH_INT_WL1END3",
				"WL1END3"
			],
			[
				"BRKH_INT_WR1BEG_S0",
				"WR1BEG_S0"
			],
			[
				"BRKH_INT_WR1END_S1_0",
				"WR1END_S1_0"
			],
			[
				"BRKH_INT_WW2END3",
				"WW2END3"
			],
			[
				"BRKH_INT_WW4END_S0_0",
				"WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"BRKH_INT",
			"INT_R"
		],
		"wire_pairs": [
			[
				"BRKH_INT_BYP_BOUNCE2",
				"BYP_BOUNCE2"
			],
			[
				"BRKH_INT_BYP_BOUNCE3",
				"BYP_BOUNCE3"
			],
			[
				"BRKH_INT_BYP_BOUNCE6",
				"BYP_BOUNCE6"
			],
			[
				"BRKH_INT_BYP_BOUNCE7",
				"BYP_BOUNCE7"
			],
			[
				"BRKH_INT_EL1BEG3",
				"EL1BEG3"
			],
			[
				"BRKH_INT_EL1END_S3_0",
				"EL1END_S3_0"
			],
			[
				"BRKH_INT_ER1BEG_S0",
				"ER1BEG_S0"
			],
			[
				"BRKH_INT_ER1END3",
				"ER1END3"
			],
			[
				"BRKH_INT_FAN_BOUNCE_S3_0",
				"FAN_BOUNCE_S3_0"
			],
			[
				"BRKH_INT_FAN_BOUNCE_S3_2",
				"FAN_BOUNCE_S3_2"
			],
			[
				"BRKH_INT_FAN_BOUNCE_S3_4",
				"FAN_BOUNCE_S3_4"
			],
			[
				"BRKH_INT_FAN_BOUNCE_S3_6",
				"FAN_BOUNCE_S3_6"
			],
			[
				"BRKH_INT_LV0",
				"LV0"
			],
			[
				"BRKH_INT_LV1",
				"LV1"
			],
			[
				"BRKH_INT_LV10",
				"LV10"
			],
			[
				"BRKH_INT_LV11",
				"LV11"
			],
			[
				"BRKH_INT_LV12",
				"LV12"
			],
			[
				"BRKH_INT_LV13",
				"LV13"
			],
			[
				"BRKH_INT_LV14",
				"LV14"
			],
			[
				"BRKH_INT_LV15",
				"LV15"
			],
			[
				"BRKH_INT_LV16",
				"LV16"
			],
			[
				"BRKH_INT_LV17",
				"LV17"
			],
			[
				"BRKH_INT_LV2",
				"LV2"
			],
			[
				"BRKH_INT_LV3",
				"LV3"
			],
			[
				"BRKH_INT_LV4",
				"LV4"
			],
			[
				"BRKH_INT_LV5",
				"LV5"
			],
			[
				"BRKH_INT_LV6",
				"LV6"
			],
			[
				"BRKH_INT_LV7",
				"LV7"
			],
			[
				"BRKH_INT_LV8",
				"LV8"
			],
			[
				"BRKH_INT_LV9",
				"LV9"
			],
			[
				"BRKH_INT_LVB1",
				"LVB0"
			],
			[
				"BRKH_INT_LVB10",
				"LVB9"
			],
			[
				"BRKH_INT_LVB11",
				"LVB10"
			],
			[
				"BRKH_INT_LVB12",
				"LVB11"
			],
			[
				"BRKH_INT_LVB2",
				"LVB1"
			],
			[
				"BRKH_INT_LVB3",
				"LVB2"
			],
			[
				"BRKH_INT_LVB4",
				"LVB3"
			],
			[
				"BRKH_INT_LVB5",
				"LVB4"
			],
			[
				"BRKH_INT_LVB6",
				"LVB5"
			],
			[
				"BRKH_INT_LVB7",
				"LVB6"
			],
			[
				"BRKH_INT_LVB8",
				"LVB7"
			],
			[
				"BRKH_INT_LVB9",
				"LVB8"
			],
			[
				"BRKH_INT_NE2BEG0",
				"NE2BEG0"
			],
			[
				"BRKH_INT_NE2BEG1",
				"NE2BEG1"
			],
			[
				"BRKH_INT_NE2BEG2",
				"NE2BEG2"
			],
			[
				"BRKH_INT_NE2BEG3",
				"NE2BEG3"
			],
			[
				"BRKH_INT_NE2END_S3_0",
				"NE2END_S3_0"
			],
			[
				"BRKH_INT_NE6A0",
				"NE6A0"
			],
			[
				"BRKH_INT_NE6A1",
				"NE6A1"
			],
			[
				"BRKH_INT_NE6A2",
				"NE6A2"
			],
			[
				"BRKH_INT_NE6A3",
				"NE6A3"
			],
			[
				"BRKH_INT_NE6B0",
				"NE6B0"
			],
			[
				"BRKH_INT_NE6B1",
				"NE6B1"
			],
			[
				"BRKH_INT_NE6B2",
				"NE6B2"
			],
			[
				"BRKH_INT_NE6B3",
				"NE6B3"
			],
			[
				"BRKH_INT_NE6C0",
				"NE6C0"
			],
			[
				"BRKH_INT_NE6C1",
				"NE6C1"
			],
			[
				"BRKH_INT_NE6C2",
				"NE6C2"
			],
			[
				"BRKH_INT_NE6C3",
				"NE6C3"
			],
			[
				"BRKH_INT_NE6D0",
				"NE6D0"
			],
			[
				"BRKH_INT_NE6D1",
				"NE6D1"
			],
			[
				"BRKH_INT_NE6D2",
				"NE6D2"
			],
			[
				"BRKH_INT_NE6D3",
				"NE6D3"
			],
			[
				"BRKH_INT_NL1BEG0",
				"NL1BEG0"
			],
			[
				"BRKH_INT_NL1BEG1",
				"NL1BEG1"
			],
			[
				"BRKH_INT_NL1BEG2",
				"NL1BEG2"
			],
			[
				"BRKH_INT_NL1END_S3_0",
				"NL1END_S3_0"
			],
			[
				"BRKH_INT_NN2A1",
				"NN2A1"
			],
			[
				"BRKH_INT_NN2A2",
				"NN2A2"
			],
			[
				"BRKH_INT_NN2A3",
				"NN2A3"
			],
			[
				"BRKH_INT_NN2BEG0",
				"NN2BEG0"
			],
			[
				"BRKH_INT_NN2BEG1",
				"NN2BEG1"
			],
			[
				"BRKH_INT_NN2BEG2",
				"NN2BEG2"
			],
			[
				"BRKH_INT_NN2BEG3",
				"NN2BEG3"
			],
			[
				"BRKH_INT_NN2END_S2_0",
				"NN2A0"
			],
			[
				"BRKH_INT_NN6A0",
				"NN6A0"
			],
			[
				"BRKH_INT_NN6A1",
				"NN6A1"
			],
			[
				"BRKH_INT_NN6A2",
				"NN6A2"
			],
			[
				"BRKH_INT_NN6A3",
				"NN6A3"
			],
			[
				"BRKH_INT_NN6B0",
				"NN6B0"
			],
			[
				"BRKH_INT_NN6B1",
				"NN6B1"
			],
			[
				"BRKH_INT_NN6B2",
				"NN6B2"
			],
			[
				"BRKH_INT_NN6B3",
				"NN6B3"
			],
			[
				"BRKH_INT_NN6BEG0",
				"NN6BEG0"
			],
			[
				"BRKH_INT_NN6BEG1",
				"NN6BEG1"
			],
			[
				"BRKH_INT_NN6BEG2",
				"NN6BEG2"
			],
			[
				"BRKH_INT_NN6BEG3",
				"NN6BEG3"
			],
			[
				"BRKH_INT_NN6C0",
				"NN6C0"
			],
			[
				"BRKH_INT_NN6C1",
				"NN6C1"
			],
			[
				"BRKH_INT_NN6C2",
				"NN6C2"
			],
			[
				"BRKH_INT_NN6C3",
				"NN6C3"
			],
			[
				"BRKH_INT_NN6D0",
				"NN6D0"
			],
			[
				"BRKH_INT_NN6D1",
				"NN6D1"
			],
			[
				"BRKH_INT_NN6D2",
				"NN6D2"
			],
			[
				"BRKH_INT_NN6D3",
				"NN6D3"
			],
			[
				"BRKH_INT_NN6E1",
				"NN6E1"
			],
			[
				"BRKH_INT_NN6E2",
				"NN6E2"
			],
			[
				"BRKH_INT_NN6E3",
				"NN6E3"
			],
			[
				"BRKH_INT_NN6END_S1_0",
				"NN6E0"
			],
			[
				"BRKH_INT_NR1BEG0",
				"NR1BEG0"
			],
			[
				"BRKH_INT_NR1BEG1",
				"NR1BEG1"
			],
			[
				"BRKH_INT_NR1BEG2",
				"NR1BEG2"
			],
			[
				"BRKH_INT_NR1BEG3",
				"NR1BEG3"
			],
			[
				"BRKH_INT_NW2BEG0",
				"NW2BEG0"
			],
			[
				"BRKH_INT_NW2BEG1",
				"NW2BEG1"
			],
			[
				"BRKH_INT_NW2BEG2",
				"NW2BEG2"
			],
			[
				"BRKH_INT_NW2BEG3",
				"NW2BEG3"
			],
			[
				"BRKH_INT_NW2END_S0_0",
				"NW2END_S0_0"
			],
			[
				"BRKH_INT_NW6A0",
				"NW6A0"
			],
			[
				"BRKH_INT_NW6A1",
				"NW6A1"
			],
			[
				"BRKH_INT_NW6A2",
				"NW6A2"
			],
			[
				"BRKH_INT_NW6A3",
				"NW6A3"
			],
			[
				"BRKH_INT_NW6B0",
				"NW6B0"
			],
			[
				"BRKH_INT_NW6B1",
				"NW6B1"
			],
			[
				"BRKH_INT_NW6B2",
				"NW6B2"
			],
			[
				"BRKH_INT_NW6B3",
				"NW6B3"
			],
			[
				"BRKH_INT_NW6C0",
				"NW6C0"
			],
			[
				"BRKH_INT_NW6C1",
				"NW6C1"
			],
			[
				"BRKH_INT_NW6C2",
				"NW6C2"
			],
			[
				"BRKH_INT_NW6C3",
				"NW6C3"
			],
			[
				"BRKH_INT_NW6D0",
				"NW6D0"
			],
			[
				"BRKH_INT_NW6D1",
				"NW6D1"
			],
			[
				"BRKH_INT_NW6D2",
				"NW6D2"
			],
			[
				"BRKH_INT_NW6D3",
				"NW6D3"
			],
			[
				"BRKH_INT_NW6END_S0_0",
				"NW6END_S0_0"
			],
			[
				"BRKH_INT_SE2A0",
				"SE2A0"
			],
			[
				"BRKH_INT_SE2A1",
				"SE2A1"
			],
			[
				"BRKH_INT_SE2A2",
				"SE2A2"
			],
			[
				"BRKH_INT_SE2A3",
				"SE2A3"
			],
			[
				"BRKH_INT_SE6B0",
				"SE6B0"
			],
			[
				"BRKH_INT_SE6B1",
				"SE6B1"
			],
			[
				"BRKH_INT_SE6B2",
				"SE6B2"
			],
			[
				"BRKH_INT_SE6B3",
				"SE6B3"
			],
			[
				"BRKH_INT_SE6C0",
				"SE6C0"
			],
			[
				"BRKH_INT_SE6C1",
				"SE6C1"
			],
			[
				"BRKH_INT_SE6C2",
				"SE6C2"
			],
			[
				"BRKH_INT_SE6C3",
				"SE6C3"
			],
			[
				"BRKH_INT_SE6D0",
				"SE6D0"
			],
			[
				"BRKH_INT_SE6D1",
				"SE6D1"
			],
			[
				"BRKH_INT_SE6D2",
				"SE6D2"
			],
			[
				"BRKH_INT_SE6D3",
				"SE6D3"
			],
			[
				"BRKH_INT_SE6E0",
				"SE6E0"
			],
			[
				"BRKH_INT_SE6E1",
				"SE6E1"
			],
			[
				"BRKH_INT_SE6E2",
				"SE6E2"
			],
			[
				"BRKH_INT_SE6E3",
				"SE6E3"
			],
			[
				"BRKH_INT_SL1END0",
				"SL1END0"
			],
			[
				"BRKH_INT_SL1END1",
				"SL1END1"
			],
			[
				"BRKH_INT_SL1END2",
				"SL1END2"
			],
			[
				"BRKH_INT_SL1END3",
				"SL1END3"
			],
			[
				"BRKH_INT_SR1END1",
				"SR1END1"
			],
			[
				"BRKH_INT_SR1END2",
				"SR1END2"
			],
			[
				"BRKH_INT_SR1END_N3_3",
				"SR1END3"
			],
			[
				"BRKH_INT_SS2A0",
				"SS2A0"
			],
			[
				"BRKH_INT_SS2A1",
				"SS2A1"
			],
			[
				"BRKH_INT_SS2A2",
				"SS2A2"
			],
			[
				"BRKH_INT_SS2A3",
				"SS2A3"
			],
			[
				"BRKH_INT_SS2END0",
				"SS2END0"
			],
			[
				"BRKH_INT_SS2END1",
				"SS2END1"
			],
			[
				"BRKH_INT_SS2END2",
				"SS2END2"
			],
			[
				"BRKH_INT_SS2END_N0_3",
				"SS2END3"
			],
			[
				"BRKH_INT_SS6A0",
				"SS6A0"
			],
			[
				"BRKH_INT_SS6A1",
				"SS6A1"
			],
			[
				"BRKH_INT_SS6A2",
				"SS6A2"
			],
			[
				"BRKH_INT_SS6A3",
				"SS6A3"
			],
			[
				"BRKH_INT_SS6B0",
				"SS6B0"
			],
			[
				"BRKH_INT_SS6B1",
				"SS6B1"
			],
			[
				"BRKH_INT_SS6B2",
				"SS6B2"
			],
			[
				"BRKH_INT_SS6B3",
				"SS6B3"
			],
			[
				"BRKH_INT_SS6C0",
				"SS6C0"
			],
			[
				"BRKH_INT_SS6C1",
				"SS6C1"
			],
			[
				"BRKH_INT_SS6C2",
				"SS6C2"
			],
			[
				"BRKH_INT_SS6C3",
				"SS6C3"
			],
			[
				"BRKH_INT_SS6D0",
				"SS6D0"
			],
			[
				"BRKH_INT_SS6D1",
				"SS6D1"
			],
			[
				"BRKH_INT_SS6D2",
				"SS6D2"
			],
			[
				"BRKH_INT_SS6D3",
				"SS6D3"
			],
			[
				"BRKH_INT_SS6E0",
				"SS6E0"
			],
			[
				"BRKH_INT_SS6E1",
				"SS6E1"
			],
			[
				"BRKH_INT_SS6E2",
				"SS6E2"
			],
			[
				"BRKH_INT_SS6E3",
				"SS6E3"
			],
			[
				"BRKH_INT_SS6END0",
				"SS6END0"
			],
			[
				"BRKH_INT_SS6END1",
				"SS6END1"
			],
			[
				"BRKH_INT_SS6END2",
				"SS6END2"
			],
			[
				"BRKH_INT_SS6END_N0_3",
				"SS6END3"
			],
			[
				"BRKH_INT_SW2A0",
				"SW2A0"
			],
			[
				"BRKH_INT_SW2A1",
				"SW2A1"
			],
			[
				"BRKH_INT_SW2A2",
				"SW2A2"
			],
			[
				"BRKH_INT_SW2A3",
				"SW2A3"
			],
			[
				"BRKH_INT_SW2END3",
				"SW2END3"
			],
			[
				"BRKH_INT_SW6B0",
				"SW6B0"
			],
			[
				"BRKH_INT_SW6B1",
				"SW6B1"
			],
			[
				"BRKH_INT_SW6B2",
				"SW6B2"
			],
			[
				"BRKH_INT_SW6B3",
				"SW6B3"
			],
			[
				"BRKH_INT_SW6C0",
				"SW6C0"
			],
			[
				"BRKH_INT_SW6C1",
				"SW6C1"
			],
			[
				"BRKH_INT_SW6C2",
				"SW6C2"
			],
			[
				"BRKH_INT_SW6C3",
				"SW6C3"
			],
			[
				"BRKH_INT_SW6D0",
				"SW6D0"
			],
			[
				"BRKH_INT_SW6D1",
				"SW6D1"
			],
			[
				"BRKH_INT_SW6D2",
				"SW6D2"
			],
			[
				"BRKH_INT_SW6D3",
				"SW6D3"
			],
			[
				"BRKH_INT_SW6E0",
				"SW6E0"
			],
			[
				"BRKH_INT_SW6E1",
				"SW6E1"
			],
			[
				"BRKH_INT_SW6E2",
				"SW6E2"
			],
			[
				"BRKH_INT_SW6E3",
				"SW6E3"
			],
			[
				"BRKH_INT_SW6END3",
				"SW6END3"
			],
			[
				"BRKH_INT_WL1BEG3",
				"WL1BEG3"
			],
			[
				"BRKH_INT_WL1END3",
				"WL1END3"
			],
			[
				"BRKH_INT_WR1BEG_S0",
				"WR1BEG_S0"
			],
			[
				"BRKH_INT_WR1END_S1_0",
				"WR1END_S1_0"
			],
			[
				"BRKH_INT_WW2END3",
				"WW2END3"
			],
			[
				"BRKH_INT_WW4END_S0_0",
				"WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"CLBLL_L",
			"BRKH_CLB"
		],
		"wire_pairs": [
			[
				"CLBLL_LL_CIN",
				"BRKH_CLB_COUT0_L"
			],
			[
				"CLBLL_L_CIN",
				"BRKH_CLB_COUT1_L"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"CLBLL_L",
			"CLBLL_L"
		],
		"wire_pairs": [
			[
				"CLBLL_LL_CIN",
				"CLBLL_LL_COUT_N"
			],
			[
				"CLBLL_L_CIN",
				"CLBLL_L_COUT_N"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"CLBLL_L",
			"HCLK_CLB"
		],
		"wire_pairs": [
			[
				"CLBLL_LL_CIN",
				"HCLK_CLB_COUT0_L"
			],
			[
				"CLBLL_L_CIN",
				"HCLK_CLB_COUT1_L"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"CLBLL_L",
			"INT_L"
		],
		"wire_pairs": [
			[
				"CLBLL_BYP0",
				"BYP_L0"
			],
			[
				"CLBLL_BYP1",
				"BYP_L1"
			],
			[
				"CLBLL_BYP2",
				"BYP_L2"
			],
			[
				"CLBLL_BYP3",
				"BYP_L3"
			],
			[
				"CLBLL_BYP4",
				"BYP_L4"
			],
			[
				"CLBLL_BYP5",
				"BYP_L5"
			],
			[
				"CLBLL_BYP6",
				"BYP_L6"
			],
			[
				"CLBLL_BYP7",
				"BYP_L7"
			],
			[
				"CLBLL_CLK0",
				"CLK_L0"
			],
			[
				"CLBLL_CLK1",
				"CLK_L1"
			],
			[
				"CLBLL_CTRL0",
				"CTRL_L0"
			],
			[
				"CLBLL_CTRL1",
				"CTRL_L1"
			],
			[
				"CLBLL_EE2A0",
				"EE2END0"
			],
			[
				"CLBLL_EE2A1",
				"EE2END1"
			],
			[
				"CLBLL_EE2A2",
				"EE2END2"
			],
			[
				"CLBLL_EE2A3",
				"EE2END3"
			],
			[
				"CLBLL_EE2BEG0",
				"EE2A0"
			],
			[
				"CLBLL_EE2BEG1",
				"EE2A1"
			],
			[
				"CLBLL_EE2BEG2",
				"EE2A2"
			],
			[
				"CLBLL_EE2BEG3",
				"EE2A3"
			],
			[
				"CLBLL_EE4A0",
				"EE4B0"
			],
			[
				"CLBLL_EE4A1",
				"EE4B1"
			],
			[
				"CLBLL_EE4A2",
				"EE4B2"
			],
			[
				"CLBLL_EE4A3",
				"EE4B3"
			],
			[
				"CLBLL_EE4B0",
				"EE4C0"
			],
			[
				"CLBLL_EE4B1",
				"EE4C1"
			],
			[
				"CLBLL_EE4B2",
				"EE4C2"
			],
			[
				"CLBLL_EE4B3",
				"EE4C3"
			],
			[
				"CLBLL_EE4BEG0",
				"EE4A0"
			],
			[
				"CLBLL_EE4BEG1",
				"EE4A1"
			],
			[
				"CLBLL_EE4BEG2",
				"EE4A2"
			],
			[
				"CLBLL_EE4BEG3",
				"EE4A3"
			],
			[
				"CLBLL_EE4C0",
				"EE4END0"
			],
			[
				"CLBLL_EE4C1",
				"EE4END1"
			],
			[
				"CLBLL_EE4C2",
				"EE4END2"
			],
			[
				"CLBLL_EE4C3",
				"EE4END3"
			],
			[
				"CLBLL_EL1BEG0",
				"EL1END0"
			],
			[
				"CLBLL_EL1BEG1",
				"EL1END1"
			],
			[
				"CLBLL_EL1BEG2",
				"EL1END2"
			],
			[
				"CLBLL_EL1BEG3",
				"EL1END3"
			],
			[
				"CLBLL_ER1BEG0",
				"ER1END0"
			],
			[
				"CLBLL_ER1BEG1",
				"ER1END1"
			],
			[
				"CLBLL_ER1BEG2",
				"ER1END2"
			],
			[
				"CLBLL_ER1BEG3",
				"ER1END3"
			],
			[
				"CLBLL_FAN0",
				"FAN_L0"
			],
			[
				"CLBLL_FAN1",
				"FAN_L1"
			],
			[
				"CLBLL_FAN2",
				"FAN_L2"
			],
			[
				"CLBLL_FAN3",
				"FAN_L3"
			],
			[
				"CLBLL_FAN4",
				"FAN_L4"
			],
			[
				"CLBLL_FAN5",
				"FAN_L5"
			],
			[
				"CLBLL_FAN6",
				"FAN_L6"
			],
			[
				"CLBLL_FAN7",
				"FAN_L7"
			],
			[
				"CLBLL_IMUX0",
				"IMUX_L0"
			],
			[
				"CLBLL_IMUX1",
				"IMUX_L1"
			],
			[
				"CLBLL_IMUX10",
				"IMUX_L10"
			],
			[
				"CLBLL_IMUX11",
				"IMUX_L11"
			],
			[
				"CLBLL_IMUX12",
				"IMUX_L12"
			],
			[
				"CLBLL_IMUX13",
				"IMUX_L13"
			],
			[
				"CLBLL_IMUX14",
				"IMUX_L14"
			],
			[
				"CLBLL_IMUX15",
				"IMUX_L15"
			],
			[
				"CLBLL_IMUX16",
				"IMUX_L16"
			],
			[
				"CLBLL_IMUX17",
				"IMUX_L17"
			],
			[
				"CLBLL_IMUX18",
				"IMUX_L18"
			],
			[
				"CLBLL_IMUX19",
				"IMUX_L19"
			],
			[
				"CLBLL_IMUX2",
				"IMUX_L2"
			],
			[
				"CLBLL_IMUX20",
				"IMUX_L20"
			],
			[
				"CLBLL_IMUX21",
				"IMUX_L21"
			],
			[
				"CLBLL_IMUX22",
				"IMUX_L22"
			],
			[
				"CLBLL_IMUX23",
				"IMUX_L23"
			],
			[
				"CLBLL_IMUX24",
				"IMUX_L24"
			],
			[
				"CLBLL_IMUX25",
				"IMUX_L25"
			],
			[
				"CLBLL_IMUX26",
				"IMUX_L26"
			],
			[
				"CLBLL_IMUX27",
				"IMUX_L27"
			],
			[
				"CLBLL_IMUX28",
				"IMUX_L28"
			],
			[
				"CLBLL_IMUX29",
				"IMUX_L29"
			],
			[
				"CLBLL_IMUX3",
				"IMUX_L3"
			],
			[
				"CLBLL_IMUX30",
				"IMUX_L30"
			],
			[
				"CLBLL_IMUX31",
				"IMUX_L31"
			],
			[
				"CLBLL_IMUX32",
				"IMUX_L32"
			],
			[
				"CLBLL_IMUX33",
				"IMUX_L33"
			],
			[
				"CLBLL_IMUX34",
				"IMUX_L34"
			],
			[
				"CLBLL_IMUX35",
				"IMUX_L35"
			],
			[
				"CLBLL_IMUX36",
				"IMUX_L36"
			],
			[
				"CLBLL_IMUX37",
				"IMUX_L37"
			],
			[
				"CLBLL_IMUX38",
				"IMUX_L38"
			],
			[
				"CLBLL_IMUX39",
				"IMUX_L39"
			],
			[
				"CLBLL_IMUX4",
				"IMUX_L4"
			],
			[
				"CLBLL_IMUX40",
				"IMUX_L40"
			],
			[
				"CLBLL_IMUX41",
				"IMUX_L41"
			],
			[
				"CLBLL_IMUX42",
				"IMUX_L42"
			],
			[
				"CLBLL_IMUX43",
				"IMUX_L43"
			],
			[
				"CLBLL_IMUX44",
				"IMUX_L44"
			],
			[
				"CLBLL_IMUX45",
				"IMUX_L45"
			],
			[
				"CLBLL_IMUX46",
				"IMUX_L46"
			],
			[
				"CLBLL_IMUX47",
				"IMUX_L47"
			],
			[
				"CLBLL_IMUX5",
				"IMUX_L5"
			],
			[
				"CLBLL_IMUX6",
				"IMUX_L6"
			],
			[
				"CLBLL_IMUX7",
				"IMUX_L7"
			],
			[
				"CLBLL_IMUX8",
				"IMUX_L8"
			],
			[
				"CLBLL_IMUX9",
				"IMUX_L9"
			],
			[
				"CLBLL_LH10",
				"LH9"
			],
			[
				"CLBLL_LH11",
				"LH10"
			],
			[
				"CLBLL_LH12",
				"LH11"
			],
			[
				"CLBLL_LH5",
				"LH4"
			],
			[
				"CLBLL_LH6",
				"LH5"
			],
			[
				"CLBLL_LH8",
				"LH7"
			],
			[
				"CLBLL_LH9",
				"LH8"
			],
			[
				"CLBLL_LOGIC_OUTS0",
				"LOGIC_OUTS_L0"
			],
			[
				"CLBLL_LOGIC_OUTS1",
				"LOGIC_OUTS_L1"
			],
			[
				"CLBLL_LOGIC_OUTS10",
				"LOGIC_OUTS_L10"
			],
			[
				"CLBLL_LOGIC_OUTS11",
				"LOGIC_OUTS_L11"
			],
			[
				"CLBLL_LOGIC_OUTS12",
				"LOGIC_OUTS_L12"
			],
			[
				"CLBLL_LOGIC_OUTS13",
				"LOGIC_OUTS_L13"
			],
			[
				"CLBLL_LOGIC_OUTS14",
				"LOGIC_OUTS_L14"
			],
			[
				"CLBLL_LOGIC_OUTS15",
				"LOGIC_OUTS_L15"
			],
			[
				"CLBLL_LOGIC_OUTS16",
				"LOGIC_OUTS_L16"
			],
			[
				"CLBLL_LOGIC_OUTS17",
				"LOGIC_OUTS_L17"
			],
			[
				"CLBLL_LOGIC_OUTS18",
				"LOGIC_OUTS_L18"
			],
			[
				"CLBLL_LOGIC_OUTS19",
				"LOGIC_OUTS_L19"
			],
			[
				"CLBLL_LOGIC_OUTS2",
				"LOGIC_OUTS_L2"
			],
			[
				"CLBLL_LOGIC_OUTS20",
				"LOGIC_OUTS_L20"
			],
			[
				"CLBLL_LOGIC_OUTS21",
				"LOGIC_OUTS_L21"
			],
			[
				"CLBLL_LOGIC_OUTS22",
				"LOGIC_OUTS_L22"
			],
			[
				"CLBLL_LOGIC_OUTS23",
				"LOGIC_OUTS_L23"
			],
			[
				"CLBLL_LOGIC_OUTS3",
				"LOGIC_OUTS_L3"
			],
			[
				"CLBLL_LOGIC_OUTS4",
				"LOGIC_OUTS_L4"
			],
			[
				"CLBLL_LOGIC_OUTS5",
				"LOGIC_OUTS_L5"
			],
			[
				"CLBLL_LOGIC_OUTS6",
				"LOGIC_OUTS_L6"
			],
			[
				"CLBLL_LOGIC_OUTS7",
				"LOGIC_OUTS_L7"
			],
			[
				"CLBLL_LOGIC_OUTS8",
				"LOGIC_OUTS_L8"
			],
			[
				"CLBLL_LOGIC_OUTS9",
				"LOGIC_OUTS_L9"
			],
			[
				"CLBLL_NE2A0",
				"NE2END0"
			],
			[
				"CLBLL_NE2A1",
				"NE2END1"
			],
			[
				"CLBLL_NE2A2",
				"NE2END2"
			],
			[
				"CLBLL_NE2A3",
				"NE2END3"
			],
			[
				"CLBLL_NE4BEG0",
				"NE6A0"
			],
			[
				"CLBLL_NE4BEG1",
				"NE6A1"
			],
			[
				"CLBLL_NE4BEG2",
				"NE6A2"
			],
			[
				"CLBLL_NE4BEG3",
				"NE6A3"
			],
			[
				"CLBLL_NE4C0",
				"NE6END0"
			],
			[
				"CLBLL_NE4C1",
				"NE6END1"
			],
			[
				"CLBLL_NE4C2",
				"NE6END2"
			],
			[
				"CLBLL_NE4C3",
				"NE6END3"
			],
			[
				"CLBLL_NW2A0",
				"NW2A0"
			],
			[
				"CLBLL_NW2A1",
				"NW2A1"
			],
			[
				"CLBLL_NW2A2",
				"NW2A2"
			],
			[
				"CLBLL_NW2A3",
				"NW2A3"
			],
			[
				"CLBLL_NW4A0",
				"NW6BEG0"
			],
			[
				"CLBLL_NW4A1",
				"NW6BEG1"
			],
			[
				"CLBLL_NW4A2",
				"NW6BEG2"
			],
			[
				"CLBLL_NW4A3",
				"NW6BEG3"
			],
			[
				"CLBLL_NW4END0",
				"NW6E0"
			],
			[
				"CLBLL_NW4END1",
				"NW6E1"
			],
			[
				"CLBLL_NW4END2",
				"NW6E2"
			],
			[
				"CLBLL_NW4END3",
				"NW6E3"
			],
			[
				"CLBLL_SE2A0",
				"SE2END0"
			],
			[
				"CLBLL_SE2A1",
				"SE2END1"
			],
			[
				"CLBLL_SE2A2",
				"SE2END2"
			],
			[
				"CLBLL_SE2A3",
				"SE2END3"
			],
			[
				"CLBLL_SE4BEG0",
				"SE6A0"
			],
			[
				"CLBLL_SE4BEG1",
				"SE6A1"
			],
			[
				"CLBLL_SE4BEG2",
				"SE6A2"
			],
			[
				"CLBLL_SE4BEG3",
				"SE6A3"
			],
			[
				"CLBLL_SE4C0",
				"SE6END0"
			],
			[
				"CLBLL_SE4C1",
				"SE6END1"
			],
			[
				"CLBLL_SE4C2",
				"SE6END2"
			],
			[
				"CLBLL_SE4C3",
				"SE6END3"
			],
			[
				"CLBLL_SW2A0",
				"SW2A0"
			],
			[
				"CLBLL_SW2A1",
				"SW2A1"
			],
			[
				"CLBLL_SW2A2",
				"SW2A2"
			],
			[
				"CLBLL_SW2A3",
				"SW2A3"
			],
			[
				"CLBLL_SW4A0",
				"SW6BEG0"
			],
			[
				"CLBLL_SW4A1",
				"SW6BEG1"
			],
			[
				"CLBLL_SW4A2",
				"SW6BEG2"
			],
			[
				"CLBLL_SW4A3",
				"SW6BEG3"
			],
			[
				"CLBLL_SW4END0",
				"SW6E0"
			],
			[
				"CLBLL_SW4END1",
				"SW6E1"
			],
			[
				"CLBLL_SW4END2",
				"SW6E2"
			],
			[
				"CLBLL_SW4END3",
				"SW6E3"
			],
			[
				"CLBLL_WL1END0",
				"WL1BEG0"
			],
			[
				"CLBLL_WL1END1",
				"WL1BEG1"
			],
			[
				"CLBLL_WL1END2",
				"WL1BEG2"
			],
			[
				"CLBLL_WL1END3",
				"WL1BEG3"
			],
			[
				"CLBLL_WR1END0",
				"WR1BEG0"
			],
			[
				"CLBLL_WR1END1",
				"WR1BEG1"
			],
			[
				"CLBLL_WR1END2",
				"WR1BEG2"
			],
			[
				"CLBLL_WR1END3",
				"WR1BEG3"
			],
			[
				"CLBLL_WW2A0",
				"WW2BEG0"
			],
			[
				"CLBLL_WW2A1",
				"WW2BEG1"
			],
			[
				"CLBLL_WW2A2",
				"WW2BEG2"
			],
			[
				"CLBLL_WW2A3",
				"WW2BEG3"
			],
			[
				"CLBLL_WW2END0",
				"WW2A0"
			],
			[
				"CLBLL_WW2END1",
				"WW2A1"
			],
			[
				"CLBLL_WW2END2",
				"WW2A2"
			],
			[
				"CLBLL_WW2END3",
				"WW2A3"
			],
			[
				"CLBLL_WW4A0",
				"WW4BEG0"
			],
			[
				"CLBLL_WW4A1",
				"WW4BEG1"
			],
			[
				"CLBLL_WW4A2",
				"WW4BEG2"
			],
			[
				"CLBLL_WW4A3",
				"WW4BEG3"
			],
			[
				"CLBLL_WW4B0",
				"WW4A0"
			],
			[
				"CLBLL_WW4B1",
				"WW4A1"
			],
			[
				"CLBLL_WW4B2",
				"WW4A2"
			],
			[
				"CLBLL_WW4B3",
				"WW4A3"
			],
			[
				"CLBLL_WW4C0",
				"WW4B0"
			],
			[
				"CLBLL_WW4C1",
				"WW4B1"
			],
			[
				"CLBLL_WW4C2",
				"WW4B2"
			],
			[
				"CLBLL_WW4C3",
				"WW4B3"
			],
			[
				"CLBLL_WW4END0",
				"WW4C0"
			],
			[
				"CLBLL_WW4END1",
				"WW4C1"
			],
			[
				"CLBLL_WW4END2",
				"WW4C2"
			],
			[
				"CLBLL_WW4END3",
				"WW4C3"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"CLBLM_L",
			"BRKH_CLB"
		],
		"wire_pairs": [
			[
				"CLBLM_L_CIN",
				"BRKH_CLB_COUT1_L"
			],
			[
				"CLBLM_M_CIN",
				"BRKH_CLB_COUT0_L"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"CLBLM_L",
			"CLBLM_L"
		],
		"wire_pairs": [
			[
				"CLBLM_L_CIN",
				"CLBLM_L_COUT_N"
			],
			[
				"CLBLM_M_CIN",
				"CLBLM_M_COUT_N"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"CLBLM_L",
			"HCLK_CLB"
		],
		"wire_pairs": [
			[
				"CLBLM_L_CIN",
				"HCLK_CLB_COUT1_L"
			],
			[
				"CLBLM_M_CIN",
				"HCLK_CLB_COUT0_L"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"CLBLM_L",
			"INT_L"
		],
		"wire_pairs": [
			[
				"CLBLM_BYP0",
				"BYP_L0"
			],
			[
				"CLBLM_BYP1",
				"BYP_L1"
			],
			[
				"CLBLM_BYP2",
				"BYP_L2"
			],
			[
				"CLBLM_BYP3",
				"BYP_L3"
			],
			[
				"CLBLM_BYP4",
				"BYP_L4"
			],
			[
				"CLBLM_BYP5",
				"BYP_L5"
			],
			[
				"CLBLM_BYP6",
				"BYP_L6"
			],
			[
				"CLBLM_BYP7",
				"BYP_L7"
			],
			[
				"CLBLM_CLK0",
				"CLK_L0"
			],
			[
				"CLBLM_CLK1",
				"CLK_L1"
			],
			[
				"CLBLM_CTRL0",
				"CTRL_L0"
			],
			[
				"CLBLM_CTRL1",
				"CTRL_L1"
			],
			[
				"CLBLM_EE2A0",
				"EE2END0"
			],
			[
				"CLBLM_EE2A1",
				"EE2END1"
			],
			[
				"CLBLM_EE2A2",
				"EE2END2"
			],
			[
				"CLBLM_EE2A3",
				"EE2END3"
			],
			[
				"CLBLM_EE2BEG0",
				"EE2A0"
			],
			[
				"CLBLM_EE2BEG1",
				"EE2A1"
			],
			[
				"CLBLM_EE2BEG2",
				"EE2A2"
			],
			[
				"CLBLM_EE2BEG3",
				"EE2A3"
			],
			[
				"CLBLM_EE4A0",
				"EE4B0"
			],
			[
				"CLBLM_EE4A1",
				"EE4B1"
			],
			[
				"CLBLM_EE4A2",
				"EE4B2"
			],
			[
				"CLBLM_EE4A3",
				"EE4B3"
			],
			[
				"CLBLM_EE4B0",
				"EE4C0"
			],
			[
				"CLBLM_EE4B1",
				"EE4C1"
			],
			[
				"CLBLM_EE4B2",
				"EE4C2"
			],
			[
				"CLBLM_EE4B3",
				"EE4C3"
			],
			[
				"CLBLM_EE4BEG0",
				"EE4A0"
			],
			[
				"CLBLM_EE4BEG1",
				"EE4A1"
			],
			[
				"CLBLM_EE4BEG2",
				"EE4A2"
			],
			[
				"CLBLM_EE4BEG3",
				"EE4A3"
			],
			[
				"CLBLM_EE4C0",
				"EE4END0"
			],
			[
				"CLBLM_EE4C1",
				"EE4END1"
			],
			[
				"CLBLM_EE4C2",
				"EE4END2"
			],
			[
				"CLBLM_EE4C3",
				"EE4END3"
			],
			[
				"CLBLM_EL1BEG0",
				"EL1END0"
			],
			[
				"CLBLM_EL1BEG1",
				"EL1END1"
			],
			[
				"CLBLM_EL1BEG2",
				"EL1END2"
			],
			[
				"CLBLM_EL1BEG3",
				"EL1END3"
			],
			[
				"CLBLM_ER1BEG0",
				"ER1END0"
			],
			[
				"CLBLM_ER1BEG1",
				"ER1END1"
			],
			[
				"CLBLM_ER1BEG2",
				"ER1END2"
			],
			[
				"CLBLM_ER1BEG3",
				"ER1END3"
			],
			[
				"CLBLM_FAN0",
				"FAN_L0"
			],
			[
				"CLBLM_FAN1",
				"FAN_L1"
			],
			[
				"CLBLM_FAN2",
				"FAN_L2"
			],
			[
				"CLBLM_FAN3",
				"FAN_L3"
			],
			[
				"CLBLM_FAN4",
				"FAN_L4"
			],
			[
				"CLBLM_FAN5",
				"FAN_L5"
			],
			[
				"CLBLM_FAN6",
				"FAN_L6"
			],
			[
				"CLBLM_FAN7",
				"FAN_L7"
			],
			[
				"CLBLM_IMUX0",
				"IMUX_L0"
			],
			[
				"CLBLM_IMUX1",
				"IMUX_L1"
			],
			[
				"CLBLM_IMUX10",
				"IMUX_L10"
			],
			[
				"CLBLM_IMUX11",
				"IMUX_L11"
			],
			[
				"CLBLM_IMUX12",
				"IMUX_L12"
			],
			[
				"CLBLM_IMUX13",
				"IMUX_L13"
			],
			[
				"CLBLM_IMUX14",
				"IMUX_L14"
			],
			[
				"CLBLM_IMUX15",
				"IMUX_L15"
			],
			[
				"CLBLM_IMUX16",
				"IMUX_L16"
			],
			[
				"CLBLM_IMUX17",
				"IMUX_L17"
			],
			[
				"CLBLM_IMUX18",
				"IMUX_L18"
			],
			[
				"CLBLM_IMUX19",
				"IMUX_L19"
			],
			[
				"CLBLM_IMUX2",
				"IMUX_L2"
			],
			[
				"CLBLM_IMUX20",
				"IMUX_L20"
			],
			[
				"CLBLM_IMUX21",
				"IMUX_L21"
			],
			[
				"CLBLM_IMUX22",
				"IMUX_L22"
			],
			[
				"CLBLM_IMUX23",
				"IMUX_L23"
			],
			[
				"CLBLM_IMUX24",
				"IMUX_L24"
			],
			[
				"CLBLM_IMUX25",
				"IMUX_L25"
			],
			[
				"CLBLM_IMUX26",
				"IMUX_L26"
			],
			[
				"CLBLM_IMUX27",
				"IMUX_L27"
			],
			[
				"CLBLM_IMUX28",
				"IMUX_L28"
			],
			[
				"CLBLM_IMUX29",
				"IMUX_L29"
			],
			[
				"CLBLM_IMUX3",
				"IMUX_L3"
			],
			[
				"CLBLM_IMUX30",
				"IMUX_L30"
			],
			[
				"CLBLM_IMUX31",
				"IMUX_L31"
			],
			[
				"CLBLM_IMUX32",
				"IMUX_L32"
			],
			[
				"CLBLM_IMUX33",
				"IMUX_L33"
			],
			[
				"CLBLM_IMUX34",
				"IMUX_L34"
			],
			[
				"CLBLM_IMUX35",
				"IMUX_L35"
			],
			[
				"CLBLM_IMUX36",
				"IMUX_L36"
			],
			[
				"CLBLM_IMUX37",
				"IMUX_L37"
			],
			[
				"CLBLM_IMUX38",
				"IMUX_L38"
			],
			[
				"CLBLM_IMUX39",
				"IMUX_L39"
			],
			[
				"CLBLM_IMUX4",
				"IMUX_L4"
			],
			[
				"CLBLM_IMUX40",
				"IMUX_L40"
			],
			[
				"CLBLM_IMUX41",
				"IMUX_L41"
			],
			[
				"CLBLM_IMUX42",
				"IMUX_L42"
			],
			[
				"CLBLM_IMUX43",
				"IMUX_L43"
			],
			[
				"CLBLM_IMUX44",
				"IMUX_L44"
			],
			[
				"CLBLM_IMUX45",
				"IMUX_L45"
			],
			[
				"CLBLM_IMUX46",
				"IMUX_L46"
			],
			[
				"CLBLM_IMUX47",
				"IMUX_L47"
			],
			[
				"CLBLM_IMUX5",
				"IMUX_L5"
			],
			[
				"CLBLM_IMUX6",
				"IMUX_L6"
			],
			[
				"CLBLM_IMUX7",
				"IMUX_L7"
			],
			[
				"CLBLM_IMUX8",
				"IMUX_L8"
			],
			[
				"CLBLM_IMUX9",
				"IMUX_L9"
			],
			[
				"CLBLM_LH1",
				"LH0"
			],
			[
				"CLBLM_LH10",
				"LH9"
			],
			[
				"CLBLM_LH11",
				"LH10"
			],
			[
				"CLBLM_LH12",
				"LH11"
			],
			[
				"CLBLM_LH2",
				"LH1"
			],
			[
				"CLBLM_LH3",
				"LH2"
			],
			[
				"CLBLM_LH4",
				"LH3"
			],
			[
				"CLBLM_LH5",
				"LH4"
			],
			[
				"CLBLM_LH6",
				"LH5"
			],
			[
				"CLBLM_LH7",
				"LH6"
			],
			[
				"CLBLM_LH8",
				"LH7"
			],
			[
				"CLBLM_LH9",
				"LH8"
			],
			[
				"CLBLM_LOGIC_OUTS0",
				"LOGIC_OUTS_L0"
			],
			[
				"CLBLM_LOGIC_OUTS1",
				"LOGIC_OUTS_L1"
			],
			[
				"CLBLM_LOGIC_OUTS10",
				"LOGIC_OUTS_L10"
			],
			[
				"CLBLM_LOGIC_OUTS11",
				"LOGIC_OUTS_L11"
			],
			[
				"CLBLM_LOGIC_OUTS12",
				"LOGIC_OUTS_L12"
			],
			[
				"CLBLM_LOGIC_OUTS13",
				"LOGIC_OUTS_L13"
			],
			[
				"CLBLM_LOGIC_OUTS14",
				"LOGIC_OUTS_L14"
			],
			[
				"CLBLM_LOGIC_OUTS15",
				"LOGIC_OUTS_L15"
			],
			[
				"CLBLM_LOGIC_OUTS16",
				"LOGIC_OUTS_L16"
			],
			[
				"CLBLM_LOGIC_OUTS17",
				"LOGIC_OUTS_L17"
			],
			[
				"CLBLM_LOGIC_OUTS18",
				"LOGIC_OUTS_L18"
			],
			[
				"CLBLM_LOGIC_OUTS19",
				"LOGIC_OUTS_L19"
			],
			[
				"CLBLM_LOGIC_OUTS2",
				"LOGIC_OUTS_L2"
			],
			[
				"CLBLM_LOGIC_OUTS20",
				"LOGIC_OUTS_L20"
			],
			[
				"CLBLM_LOGIC_OUTS21",
				"LOGIC_OUTS_L21"
			],
			[
				"CLBLM_LOGIC_OUTS22",
				"LOGIC_OUTS_L22"
			],
			[
				"CLBLM_LOGIC_OUTS23",
				"LOGIC_OUTS_L23"
			],
			[
				"CLBLM_LOGIC_OUTS3",
				"LOGIC_OUTS_L3"
			],
			[
				"CLBLM_LOGIC_OUTS4",
				"LOGIC_OUTS_L4"
			],
			[
				"CLBLM_LOGIC_OUTS5",
				"LOGIC_OUTS_L5"
			],
			[
				"CLBLM_LOGIC_OUTS6",
				"LOGIC_OUTS_L6"
			],
			[
				"CLBLM_LOGIC_OUTS7",
				"LOGIC_OUTS_L7"
			],
			[
				"CLBLM_LOGIC_OUTS8",
				"LOGIC_OUTS_L8"
			],
			[
				"CLBLM_LOGIC_OUTS9",
				"LOGIC_OUTS_L9"
			],
			[
				"CLBLM_NE2A0",
				"NE2END0"
			],
			[
				"CLBLM_NE2A1",
				"NE2END1"
			],
			[
				"CLBLM_NE2A2",
				"NE2END2"
			],
			[
				"CLBLM_NE2A3",
				"NE2END3"
			],
			[
				"CLBLM_NE4BEG0",
				"NE6A0"
			],
			[
				"CLBLM_NE4BEG1",
				"NE6A1"
			],
			[
				"CLBLM_NE4BEG2",
				"NE6A2"
			],
			[
				"CLBLM_NE4BEG3",
				"NE6A3"
			],
			[
				"CLBLM_NE4C0",
				"NE6END0"
			],
			[
				"CLBLM_NE4C1",
				"NE6END1"
			],
			[
				"CLBLM_NE4C2",
				"NE6END2"
			],
			[
				"CLBLM_NE4C3",
				"NE6END3"
			],
			[
				"CLBLM_NW2A0",
				"NW2A0"
			],
			[
				"CLBLM_NW2A1",
				"NW2A1"
			],
			[
				"CLBLM_NW2A2",
				"NW2A2"
			],
			[
				"CLBLM_NW2A3",
				"NW2A3"
			],
			[
				"CLBLM_NW4A0",
				"NW6BEG0"
			],
			[
				"CLBLM_NW4A1",
				"NW6BEG1"
			],
			[
				"CLBLM_NW4A2",
				"NW6BEG2"
			],
			[
				"CLBLM_NW4A3",
				"NW6BEG3"
			],
			[
				"CLBLM_NW4END0",
				"NW6E0"
			],
			[
				"CLBLM_NW4END1",
				"NW6E1"
			],
			[
				"CLBLM_NW4END2",
				"NW6E2"
			],
			[
				"CLBLM_NW4END3",
				"NW6E3"
			],
			[
				"CLBLM_SE2A0",
				"SE2END0"
			],
			[
				"CLBLM_SE2A1",
				"SE2END1"
			],
			[
				"CLBLM_SE2A2",
				"SE2END2"
			],
			[
				"CLBLM_SE2A3",
				"SE2END3"
			],
			[
				"CLBLM_SE4BEG0",
				"SE6A0"
			],
			[
				"CLBLM_SE4BEG1",
				"SE6A1"
			],
			[
				"CLBLM_SE4BEG2",
				"SE6A2"
			],
			[
				"CLBLM_SE4BEG3",
				"SE6A3"
			],
			[
				"CLBLM_SE4C0",
				"SE6END0"
			],
			[
				"CLBLM_SE4C1",
				"SE6END1"
			],
			[
				"CLBLM_SE4C2",
				"SE6END2"
			],
			[
				"CLBLM_SE4C3",
				"SE6END3"
			],
			[
				"CLBLM_SW2A0",
				"SW2A0"
			],
			[
				"CLBLM_SW2A1",
				"SW2A1"
			],
			[
				"CLBLM_SW2A2",
				"SW2A2"
			],
			[
				"CLBLM_SW2A3",
				"SW2A3"
			],
			[
				"CLBLM_SW4A0",
				"SW6BEG0"
			],
			[
				"CLBLM_SW4A1",
				"SW6BEG1"
			],
			[
				"CLBLM_SW4A2",
				"SW6BEG2"
			],
			[
				"CLBLM_SW4A3",
				"SW6BEG3"
			],
			[
				"CLBLM_SW4END0",
				"SW6E0"
			],
			[
				"CLBLM_SW4END1",
				"SW6E1"
			],
			[
				"CLBLM_SW4END2",
				"SW6E2"
			],
			[
				"CLBLM_SW4END3",
				"SW6E3"
			],
			[
				"CLBLM_WL1END0",
				"WL1BEG0"
			],
			[
				"CLBLM_WL1END1",
				"WL1BEG1"
			],
			[
				"CLBLM_WL1END2",
				"WL1BEG2"
			],
			[
				"CLBLM_WL1END3",
				"WL1BEG3"
			],
			[
				"CLBLM_WR1END0",
				"WR1BEG0"
			],
			[
				"CLBLM_WR1END1",
				"WR1BEG1"
			],
			[
				"CLBLM_WR1END2",
				"WR1BEG2"
			],
			[
				"CLBLM_WR1END3",
				"WR1BEG3"
			],
			[
				"CLBLM_WW2A0",
				"WW2BEG0"
			],
			[
				"CLBLM_WW2A1",
				"WW2BEG1"
			],
			[
				"CLBLM_WW2A2",
				"WW2BEG2"
			],
			[
				"CLBLM_WW2A3",
				"WW2BEG3"
			],
			[
				"CLBLM_WW2END0",
				"WW2A0"
			],
			[
				"CLBLM_WW2END1",
				"WW2A1"
			],
			[
				"CLBLM_WW2END2",
				"WW2A2"
			],
			[
				"CLBLM_WW2END3",
				"WW2A3"
			],
			[
				"CLBLM_WW4A0",
				"WW4BEG0"
			],
			[
				"CLBLM_WW4A1",
				"WW4BEG1"
			],
			[
				"CLBLM_WW4A2",
				"WW4BEG2"
			],
			[
				"CLBLM_WW4A3",
				"WW4BEG3"
			],
			[
				"CLBLM_WW4B0",
				"WW4A0"
			],
			[
				"CLBLM_WW4B1",
				"WW4A1"
			],
			[
				"CLBLM_WW4B2",
				"WW4A2"
			],
			[
				"CLBLM_WW4B3",
				"WW4A3"
			],
			[
				"CLBLM_WW4C0",
				"WW4B0"
			],
			[
				"CLBLM_WW4C1",
				"WW4B1"
			],
			[
				"CLBLM_WW4C2",
				"WW4B2"
			],
			[
				"CLBLM_WW4C3",
				"WW4B3"
			],
			[
				"CLBLM_WW4END0",
				"WW4C0"
			],
			[
				"CLBLM_WW4END1",
				"WW4C1"
			],
			[
				"CLBLM_WW4END2",
				"WW4C2"
			],
			[
				"CLBLM_WW4END3",
				"WW4C3"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"CLBLM_R",
			"BRKH_CLB"
		],
		"wire_pairs": [
			[
				"CLBLM_L_CIN",
				"BRKH_CLB_COUT0_R"
			],
			[
				"CLBLM_M_CIN",
				"BRKH_CLB_COUT1_R"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"CLBLM_R",
			"CLBLL_L"
		],
		"wire_pairs": [
			[
				"CLBLM_EE2A0",
				"CLBLL_EE2A0"
			],
			[
				"CLBLM_EE2A1",
				"CLBLL_EE2A1"
			],
			[
				"CLBLM_EE2A2",
				"CLBLL_EE2A2"
			],
			[
				"CLBLM_EE2A3",
				"CLBLL_EE2A3"
			],
			[
				"CLBLM_EE2BEG0",
				"CLBLL_EE2BEG0"
			],
			[
				"CLBLM_EE2BEG1",
				"CLBLL_EE2BEG1"
			],
			[
				"CLBLM_EE2BEG2",
				"CLBLL_EE2BEG2"
			],
			[
				"CLBLM_EE2BEG3",
				"CLBLL_EE2BEG3"
			],
			[
				"CLBLM_EE4A0",
				"CLBLL_EE4A0"
			],
			[
				"CLBLM_EE4A1",
				"CLBLL_EE4A1"
			],
			[
				"CLBLM_EE4A2",
				"CLBLL_EE4A2"
			],
			[
				"CLBLM_EE4A3",
				"CLBLL_EE4A3"
			],
			[
				"CLBLM_EE4B0",
				"CLBLL_EE4B0"
			],
			[
				"CLBLM_EE4B1",
				"CLBLL_EE4B1"
			],
			[
				"CLBLM_EE4B2",
				"CLBLL_EE4B2"
			],
			[
				"CLBLM_EE4B3",
				"CLBLL_EE4B3"
			],
			[
				"CLBLM_EE4BEG0",
				"CLBLL_EE4BEG0"
			],
			[
				"CLBLM_EE4BEG1",
				"CLBLL_EE4BEG1"
			],
			[
				"CLBLM_EE4BEG2",
				"CLBLL_EE4BEG2"
			],
			[
				"CLBLM_EE4BEG3",
				"CLBLL_EE4BEG3"
			],
			[
				"CLBLM_EE4C0",
				"CLBLL_EE4C0"
			],
			[
				"CLBLM_EE4C1",
				"CLBLL_EE4C1"
			],
			[
				"CLBLM_EE4C2",
				"CLBLL_EE4C2"
			],
			[
				"CLBLM_EE4C3",
				"CLBLL_EE4C3"
			],
			[
				"CLBLM_EL1BEG0",
				"CLBLL_EL1BEG0"
			],
			[
				"CLBLM_EL1BEG1",
				"CLBLL_EL1BEG1"
			],
			[
				"CLBLM_EL1BEG2",
				"CLBLL_EL1BEG2"
			],
			[
				"CLBLM_EL1BEG3",
				"CLBLL_EL1BEG3"
			],
			[
				"CLBLM_ER1BEG0",
				"CLBLL_ER1BEG0"
			],
			[
				"CLBLM_ER1BEG1",
				"CLBLL_ER1BEG1"
			],
			[
				"CLBLM_ER1BEG2",
				"CLBLL_ER1BEG2"
			],
			[
				"CLBLM_ER1BEG3",
				"CLBLL_ER1BEG3"
			],
			[
				"CLBLM_LH10",
				"CLBLL_LH10"
			],
			[
				"CLBLM_LH11",
				"CLBLL_LH11"
			],
			[
				"CLBLM_LH12",
				"CLBLL_LH12"
			],
			[
				"CLBLM_LH3",
				"CLBLL_LH3"
			],
			[
				"CLBLM_LH4",
				"CLBLL_LH4"
			],
			[
				"CLBLM_LH5",
				"CLBLL_LH5"
			],
			[
				"CLBLM_LH6",
				"CLBLL_LH6"
			],
			[
				"CLBLM_LH7",
				"CLBLL_LH7"
			],
			[
				"CLBLM_LH8",
				"CLBLL_LH8"
			],
			[
				"CLBLM_LH9",
				"CLBLL_LH9"
			],
			[
				"CLBLM_NE2A0",
				"CLBLL_NE2A0"
			],
			[
				"CLBLM_NE2A1",
				"CLBLL_NE2A1"
			],
			[
				"CLBLM_NE2A2",
				"CLBLL_NE2A2"
			],
			[
				"CLBLM_NE2A3",
				"CLBLL_NE2A3"
			],
			[
				"CLBLM_NE4BEG0",
				"CLBLL_NE4BEG0"
			],
			[
				"CLBLM_NE4BEG1",
				"CLBLL_NE4BEG1"
			],
			[
				"CLBLM_NE4BEG2",
				"CLBLL_NE4BEG2"
			],
			[
				"CLBLM_NE4BEG3",
				"CLBLL_NE4BEG3"
			],
			[
				"CLBLM_NE4C0",
				"CLBLL_NE4C0"
			],
			[
				"CLBLM_NE4C1",
				"CLBLL_NE4C1"
			],
			[
				"CLBLM_NE4C2",
				"CLBLL_NE4C2"
			],
			[
				"CLBLM_NE4C3",
				"CLBLL_NE4C3"
			],
			[
				"CLBLM_NW2A0",
				"CLBLL_NW2A0"
			],
			[
				"CLBLM_NW2A1",
				"CLBLL_NW2A1"
			],
			[
				"CLBLM_NW2A2",
				"CLBLL_NW2A2"
			],
			[
				"CLBLM_NW2A3",
				"CLBLL_NW2A3"
			],
			[
				"CLBLM_NW4A0",
				"CLBLL_NW4A0"
			],
			[
				"CLBLM_NW4A1",
				"CLBLL_NW4A1"
			],
			[
				"CLBLM_NW4A2",
				"CLBLL_NW4A2"
			],
			[
				"CLBLM_NW4A3",
				"CLBLL_NW4A3"
			],
			[
				"CLBLM_NW4END0",
				"CLBLL_NW4END0"
			],
			[
				"CLBLM_NW4END1",
				"CLBLL_NW4END1"
			],
			[
				"CLBLM_NW4END2",
				"CLBLL_NW4END2"
			],
			[
				"CLBLM_NW4END3",
				"CLBLL_NW4END3"
			],
			[
				"CLBLM_SE2A0",
				"CLBLL_SE2A0"
			],
			[
				"CLBLM_SE2A1",
				"CLBLL_SE2A1"
			],
			[
				"CLBLM_SE2A2",
				"CLBLL_SE2A2"
			],
			[
				"CLBLM_SE2A3",
				"CLBLL_SE2A3"
			],
			[
				"CLBLM_SE4BEG0",
				"CLBLL_SE4BEG0"
			],
			[
				"CLBLM_SE4BEG1",
				"CLBLL_SE4BEG1"
			],
			[
				"CLBLM_SE4BEG2",
				"CLBLL_SE4BEG2"
			],
			[
				"CLBLM_SE4BEG3",
				"CLBLL_SE4BEG3"
			],
			[
				"CLBLM_SE4C0",
				"CLBLL_SE4C0"
			],
			[
				"CLBLM_SE4C1",
				"CLBLL_SE4C1"
			],
			[
				"CLBLM_SE4C2",
				"CLBLL_SE4C2"
			],
			[
				"CLBLM_SE4C3",
				"CLBLL_SE4C3"
			],
			[
				"CLBLM_SW2A0",
				"CLBLL_SW2A0"
			],
			[
				"CLBLM_SW2A1",
				"CLBLL_SW2A1"
			],
			[
				"CLBLM_SW2A2",
				"CLBLL_SW2A2"
			],
			[
				"CLBLM_SW2A3",
				"CLBLL_SW2A3"
			],
			[
				"CLBLM_SW4A0",
				"CLBLL_SW4A0"
			],
			[
				"CLBLM_SW4A1",
				"CLBLL_SW4A1"
			],
			[
				"CLBLM_SW4A2",
				"CLBLL_SW4A2"
			],
			[
				"CLBLM_SW4A3",
				"CLBLL_SW4A3"
			],
			[
				"CLBLM_SW4END0",
				"CLBLL_SW4END0"
			],
			[
				"CLBLM_SW4END1",
				"CLBLL_SW4END1"
			],
			[
				"CLBLM_SW4END2",
				"CLBLL_SW4END2"
			],
			[
				"CLBLM_SW4END3",
				"CLBLL_SW4END3"
			],
			[
				"CLBLM_WL1END0",
				"CLBLL_WL1END0"
			],
			[
				"CLBLM_WL1END1",
				"CLBLL_WL1END1"
			],
			[
				"CLBLM_WL1END2",
				"CLBLL_WL1END2"
			],
			[
				"CLBLM_WL1END3",
				"CLBLL_WL1END3"
			],
			[
				"CLBLM_WR1END0",
				"CLBLL_WR1END0"
			],
			[
				"CLBLM_WR1END1",
				"CLBLL_WR1END1"
			],
			[
				"CLBLM_WR1END2",
				"CLBLL_WR1END2"
			],
			[
				"CLBLM_WR1END3",
				"CLBLL_WR1END3"
			],
			[
				"CLBLM_WW2A0",
				"CLBLL_WW2A0"
			],
			[
				"CLBLM_WW2A1",
				"CLBLL_WW2A1"
			],
			[
				"CLBLM_WW2A2",
				"CLBLL_WW2A2"
			],
			[
				"CLBLM_WW2A3",
				"CLBLL_WW2A3"
			],
			[
				"CLBLM_WW2END0",
				"CLBLL_WW2END0"
			],
			[
				"CLBLM_WW2END1",
				"CLBLL_WW2END1"
			],
			[
				"CLBLM_WW2END2",
				"CLBLL_WW2END2"
			],
			[
				"CLBLM_WW2END3",
				"CLBLL_WW2END3"
			],
			[
				"CLBLM_WW4A0",
				"CLBLL_WW4A0"
			],
			[
				"CLBLM_WW4A1",
				"CLBLL_WW4A1"
			],
			[
				"CLBLM_WW4A2",
				"CLBLL_WW4A2"
			],
			[
				"CLBLM_WW4A3",
				"CLBLL_WW4A3"
			],
			[
				"CLBLM_WW4B0",
				"CLBLL_WW4B0"
			],
			[
				"CLBLM_WW4B1",
				"CLBLL_WW4B1"
			],
			[
				"CLBLM_WW4B2",
				"CLBLL_WW4B2"
			],
			[
				"CLBLM_WW4B3",
				"CLBLL_WW4B3"
			],
			[
				"CLBLM_WW4C0",
				"CLBLL_WW4C0"
			],
			[
				"CLBLM_WW4C1",
				"CLBLL_WW4C1"
			],
			[
				"CLBLM_WW4C2",
				"CLBLL_WW4C2"
			],
			[
				"CLBLM_WW4C3",
				"CLBLL_WW4C3"
			],
			[
				"CLBLM_WW4END0",
				"CLBLL_WW4END0"
			],
			[
				"CLBLM_WW4END1",
				"CLBLL_WW4END1"
			],
			[
				"CLBLM_WW4END2",
				"CLBLL_WW4END2"
			],
			[
				"CLBLM_WW4END3",
				"CLBLL_WW4END3"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"CLBLM_R",
			"CLBLM_L"
		],
		"wire_pairs": [
			[
				"CLBLM_EE2A0",
				"CLBLM_EE2A0"
			],
			[
				"CLBLM_EE2A1",
				"CLBLM_EE2A1"
			],
			[
				"CLBLM_EE2A2",
				"CLBLM_EE2A2"
			],
			[
				"CLBLM_EE2A3",
				"CLBLM_EE2A3"
			],
			[
				"CLBLM_EE2BEG0",
				"CLBLM_EE2BEG0"
			],
			[
				"CLBLM_EE2BEG1",
				"CLBLM_EE2BEG1"
			],
			[
				"CLBLM_EE2BEG2",
				"CLBLM_EE2BEG2"
			],
			[
				"CLBLM_EE2BEG3",
				"CLBLM_EE2BEG3"
			],
			[
				"CLBLM_EE4A0",
				"CLBLM_EE4A0"
			],
			[
				"CLBLM_EE4A1",
				"CLBLM_EE4A1"
			],
			[
				"CLBLM_EE4A2",
				"CLBLM_EE4A2"
			],
			[
				"CLBLM_EE4A3",
				"CLBLM_EE4A3"
			],
			[
				"CLBLM_EE4B0",
				"CLBLM_EE4B0"
			],
			[
				"CLBLM_EE4B1",
				"CLBLM_EE4B1"
			],
			[
				"CLBLM_EE4B2",
				"CLBLM_EE4B2"
			],
			[
				"CLBLM_EE4B3",
				"CLBLM_EE4B3"
			],
			[
				"CLBLM_EE4BEG0",
				"CLBLM_EE4BEG0"
			],
			[
				"CLBLM_EE4BEG1",
				"CLBLM_EE4BEG1"
			],
			[
				"CLBLM_EE4BEG2",
				"CLBLM_EE4BEG2"
			],
			[
				"CLBLM_EE4BEG3",
				"CLBLM_EE4BEG3"
			],
			[
				"CLBLM_EE4C0",
				"CLBLM_EE4C0"
			],
			[
				"CLBLM_EE4C1",
				"CLBLM_EE4C1"
			],
			[
				"CLBLM_EE4C2",
				"CLBLM_EE4C2"
			],
			[
				"CLBLM_EE4C3",
				"CLBLM_EE4C3"
			],
			[
				"CLBLM_EL1BEG0",
				"CLBLM_EL1BEG0"
			],
			[
				"CLBLM_EL1BEG1",
				"CLBLM_EL1BEG1"
			],
			[
				"CLBLM_EL1BEG2",
				"CLBLM_EL1BEG2"
			],
			[
				"CLBLM_EL1BEG3",
				"CLBLM_EL1BEG3"
			],
			[
				"CLBLM_ER1BEG0",
				"CLBLM_ER1BEG0"
			],
			[
				"CLBLM_ER1BEG1",
				"CLBLM_ER1BEG1"
			],
			[
				"CLBLM_ER1BEG2",
				"CLBLM_ER1BEG2"
			],
			[
				"CLBLM_ER1BEG3",
				"CLBLM_ER1BEG3"
			],
			[
				"CLBLM_LH1",
				"CLBLM_LH1"
			],
			[
				"CLBLM_LH10",
				"CLBLM_LH10"
			],
			[
				"CLBLM_LH11",
				"CLBLM_LH11"
			],
			[
				"CLBLM_LH12",
				"CLBLM_LH12"
			],
			[
				"CLBLM_LH2",
				"CLBLM_LH2"
			],
			[
				"CLBLM_LH3",
				"CLBLM_LH3"
			],
			[
				"CLBLM_LH4",
				"CLBLM_LH4"
			],
			[
				"CLBLM_LH5",
				"CLBLM_LH5"
			],
			[
				"CLBLM_LH6",
				"CLBLM_LH6"
			],
			[
				"CLBLM_LH7",
				"CLBLM_LH7"
			],
			[
				"CLBLM_LH8",
				"CLBLM_LH8"
			],
			[
				"CLBLM_LH9",
				"CLBLM_LH9"
			],
			[
				"CLBLM_NE2A0",
				"CLBLM_NE2A0"
			],
			[
				"CLBLM_NE2A1",
				"CLBLM_NE2A1"
			],
			[
				"CLBLM_NE2A2",
				"CLBLM_NE2A2"
			],
			[
				"CLBLM_NE2A3",
				"CLBLM_NE2A3"
			],
			[
				"CLBLM_NE4BEG0",
				"CLBLM_NE4BEG0"
			],
			[
				"CLBLM_NE4BEG1",
				"CLBLM_NE4BEG1"
			],
			[
				"CLBLM_NE4BEG2",
				"CLBLM_NE4BEG2"
			],
			[
				"CLBLM_NE4BEG3",
				"CLBLM_NE4BEG3"
			],
			[
				"CLBLM_NE4C0",
				"CLBLM_NE4C0"
			],
			[
				"CLBLM_NE4C1",
				"CLBLM_NE4C1"
			],
			[
				"CLBLM_NE4C2",
				"CLBLM_NE4C2"
			],
			[
				"CLBLM_NE4C3",
				"CLBLM_NE4C3"
			],
			[
				"CLBLM_NW2A0",
				"CLBLM_NW2A0"
			],
			[
				"CLBLM_NW2A1",
				"CLBLM_NW2A1"
			],
			[
				"CLBLM_NW2A2",
				"CLBLM_NW2A2"
			],
			[
				"CLBLM_NW2A3",
				"CLBLM_NW2A3"
			],
			[
				"CLBLM_NW4A0",
				"CLBLM_NW4A0"
			],
			[
				"CLBLM_NW4A1",
				"CLBLM_NW4A1"
			],
			[
				"CLBLM_NW4A2",
				"CLBLM_NW4A2"
			],
			[
				"CLBLM_NW4A3",
				"CLBLM_NW4A3"
			],
			[
				"CLBLM_NW4END0",
				"CLBLM_NW4END0"
			],
			[
				"CLBLM_NW4END1",
				"CLBLM_NW4END1"
			],
			[
				"CLBLM_NW4END2",
				"CLBLM_NW4END2"
			],
			[
				"CLBLM_NW4END3",
				"CLBLM_NW4END3"
			],
			[
				"CLBLM_SE2A0",
				"CLBLM_SE2A0"
			],
			[
				"CLBLM_SE2A1",
				"CLBLM_SE2A1"
			],
			[
				"CLBLM_SE2A2",
				"CLBLM_SE2A2"
			],
			[
				"CLBLM_SE2A3",
				"CLBLM_SE2A3"
			],
			[
				"CLBLM_SE4BEG0",
				"CLBLM_SE4BEG0"
			],
			[
				"CLBLM_SE4BEG1",
				"CLBLM_SE4BEG1"
			],
			[
				"CLBLM_SE4BEG2",
				"CLBLM_SE4BEG2"
			],
			[
				"CLBLM_SE4BEG3",
				"CLBLM_SE4BEG3"
			],
			[
				"CLBLM_SE4C0",
				"CLBLM_SE4C0"
			],
			[
				"CLBLM_SE4C1",
				"CLBLM_SE4C1"
			],
			[
				"CLBLM_SE4C2",
				"CLBLM_SE4C2"
			],
			[
				"CLBLM_SE4C3",
				"CLBLM_SE4C3"
			],
			[
				"CLBLM_SW2A0",
				"CLBLM_SW2A0"
			],
			[
				"CLBLM_SW2A1",
				"CLBLM_SW2A1"
			],
			[
				"CLBLM_SW2A2",
				"CLBLM_SW2A2"
			],
			[
				"CLBLM_SW2A3",
				"CLBLM_SW2A3"
			],
			[
				"CLBLM_SW4A0",
				"CLBLM_SW4A0"
			],
			[
				"CLBLM_SW4A1",
				"CLBLM_SW4A1"
			],
			[
				"CLBLM_SW4A2",
				"CLBLM_SW4A2"
			],
			[
				"CLBLM_SW4A3",
				"CLBLM_SW4A3"
			],
			[
				"CLBLM_SW4END0",
				"CLBLM_SW4END0"
			],
			[
				"CLBLM_SW4END1",
				"CLBLM_SW4END1"
			],
			[
				"CLBLM_SW4END2",
				"CLBLM_SW4END2"
			],
			[
				"CLBLM_SW4END3",
				"CLBLM_SW4END3"
			],
			[
				"CLBLM_WL1END0",
				"CLBLM_WL1END0"
			],
			[
				"CLBLM_WL1END1",
				"CLBLM_WL1END1"
			],
			[
				"CLBLM_WL1END2",
				"CLBLM_WL1END2"
			],
			[
				"CLBLM_WL1END3",
				"CLBLM_WL1END3"
			],
			[
				"CLBLM_WR1END0",
				"CLBLM_WR1END0"
			],
			[
				"CLBLM_WR1END1",
				"CLBLM_WR1END1"
			],
			[
				"CLBLM_WR1END2",
				"CLBLM_WR1END2"
			],
			[
				"CLBLM_WR1END3",
				"CLBLM_WR1END3"
			],
			[
				"CLBLM_WW2A0",
				"CLBLM_WW2A0"
			],
			[
				"CLBLM_WW2A1",
				"CLBLM_WW2A1"
			],
			[
				"CLBLM_WW2A2",
				"CLBLM_WW2A2"
			],
			[
				"CLBLM_WW2A3",
				"CLBLM_WW2A3"
			],
			[
				"CLBLM_WW2END0",
				"CLBLM_WW2END0"
			],
			[
				"CLBLM_WW2END1",
				"CLBLM_WW2END1"
			],
			[
				"CLBLM_WW2END2",
				"CLBLM_WW2END2"
			],
			[
				"CLBLM_WW2END3",
				"CLBLM_WW2END3"
			],
			[
				"CLBLM_WW4A0",
				"CLBLM_WW4A0"
			],
			[
				"CLBLM_WW4A1",
				"CLBLM_WW4A1"
			],
			[
				"CLBLM_WW4A2",
				"CLBLM_WW4A2"
			],
			[
				"CLBLM_WW4A3",
				"CLBLM_WW4A3"
			],
			[
				"CLBLM_WW4B0",
				"CLBLM_WW4B0"
			],
			[
				"CLBLM_WW4B1",
				"CLBLM_WW4B1"
			],
			[
				"CLBLM_WW4B2",
				"CLBLM_WW4B2"
			],
			[
				"CLBLM_WW4B3",
				"CLBLM_WW4B3"
			],
			[
				"CLBLM_WW4C0",
				"CLBLM_WW4C0"
			],
			[
				"CLBLM_WW4C1",
				"CLBLM_WW4C1"
			],
			[
				"CLBLM_WW4C2",
				"CLBLM_WW4C2"
			],
			[
				"CLBLM_WW4C3",
				"CLBLM_WW4C3"
			],
			[
				"CLBLM_WW4END0",
				"CLBLM_WW4END0"
			],
			[
				"CLBLM_WW4END1",
				"CLBLM_WW4END1"
			],
			[
				"CLBLM_WW4END2",
				"CLBLM_WW4END2"
			],
			[
				"CLBLM_WW4END3",
				"CLBLM_WW4END3"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"CLBLM_R",
			"CLBLM_R"
		],
		"wire_pairs": [
			[
				"CLBLM_L_CIN",
				"CLBLM_L_COUT_N"
			],
			[
				"CLBLM_M_CIN",
				"CLBLM_M_COUT_N"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"CLBLM_R",
			"HCLK_CLB"
		],
		"wire_pairs": [
			[
				"CLBLM_L_CIN",
				"HCLK_CLB_COUT0_R"
			],
			[
				"CLBLM_M_CIN",
				"HCLK_CLB_COUT1_R"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"CLBLM_R",
			"VBRK"
		],
		"wire_pairs": [
			[
				"CLBLM_EE2A0",
				"VBRK_EE2A0"
			],
			[
				"CLBLM_EE2A1",
				"VBRK_EE2A1"
			],
			[
				"CLBLM_EE2A2",
				"VBRK_EE2A2"
			],
			[
				"CLBLM_EE2A3",
				"VBRK_EE2A3"
			],
			[
				"CLBLM_EE2BEG0",
				"VBRK_EE2BEG0"
			],
			[
				"CLBLM_EE2BEG1",
				"VBRK_EE2BEG1"
			],
			[
				"CLBLM_EE2BEG2",
				"VBRK_EE2BEG2"
			],
			[
				"CLBLM_EE2BEG3",
				"VBRK_EE2BEG3"
			],
			[
				"CLBLM_EE4A0",
				"VBRK_EE4A0"
			],
			[
				"CLBLM_EE4A1",
				"VBRK_EE4A1"
			],
			[
				"CLBLM_EE4A2",
				"VBRK_EE4A2"
			],
			[
				"CLBLM_EE4A3",
				"VBRK_EE4A3"
			],
			[
				"CLBLM_EE4B0",
				"VBRK_EE4B0"
			],
			[
				"CLBLM_EE4B1",
				"VBRK_EE4B1"
			],
			[
				"CLBLM_EE4B2",
				"VBRK_EE4B2"
			],
			[
				"CLBLM_EE4B3",
				"VBRK_EE4B3"
			],
			[
				"CLBLM_EE4BEG0",
				"VBRK_EE4BEG0"
			],
			[
				"CLBLM_EE4BEG1",
				"VBRK_EE4BEG1"
			],
			[
				"CLBLM_EE4BEG2",
				"VBRK_EE4BEG2"
			],
			[
				"CLBLM_EE4BEG3",
				"VBRK_EE4BEG3"
			],
			[
				"CLBLM_EE4C0",
				"VBRK_EE4C0"
			],
			[
				"CLBLM_EE4C1",
				"VBRK_EE4C1"
			],
			[
				"CLBLM_EE4C2",
				"VBRK_EE4C2"
			],
			[
				"CLBLM_EE4C3",
				"VBRK_EE4C3"
			],
			[
				"CLBLM_EL1BEG0",
				"VBRK_EL1BEG0"
			],
			[
				"CLBLM_EL1BEG1",
				"VBRK_EL1BEG1"
			],
			[
				"CLBLM_EL1BEG2",
				"VBRK_EL1BEG2"
			],
			[
				"CLBLM_EL1BEG3",
				"VBRK_EL1BEG3"
			],
			[
				"CLBLM_ER1BEG0",
				"VBRK_ER1BEG0"
			],
			[
				"CLBLM_ER1BEG1",
				"VBRK_ER1BEG1"
			],
			[
				"CLBLM_ER1BEG2",
				"VBRK_ER1BEG2"
			],
			[
				"CLBLM_ER1BEG3",
				"VBRK_ER1BEG3"
			],
			[
				"CLBLM_LH1",
				"VBRK_LH1"
			],
			[
				"CLBLM_LH10",
				"VBRK_LH10"
			],
			[
				"CLBLM_LH11",
				"VBRK_LH11"
			],
			[
				"CLBLM_LH12",
				"VBRK_LH12"
			],
			[
				"CLBLM_LH2",
				"VBRK_LH2"
			],
			[
				"CLBLM_LH3",
				"VBRK_LH3"
			],
			[
				"CLBLM_LH4",
				"VBRK_LH4"
			],
			[
				"CLBLM_LH5",
				"VBRK_LH5"
			],
			[
				"CLBLM_LH6",
				"VBRK_LH6"
			],
			[
				"CLBLM_LH7",
				"VBRK_LH7"
			],
			[
				"CLBLM_LH8",
				"VBRK_LH8"
			],
			[
				"CLBLM_LH9",
				"VBRK_LH9"
			],
			[
				"CLBLM_NE2A0",
				"VBRK_NE2A0"
			],
			[
				"CLBLM_NE2A1",
				"VBRK_NE2A1"
			],
			[
				"CLBLM_NE2A2",
				"VBRK_NE2A2"
			],
			[
				"CLBLM_NE2A3",
				"VBRK_NE2A3"
			],
			[
				"CLBLM_NE4BEG0",
				"VBRK_NE4BEG0"
			],
			[
				"CLBLM_NE4BEG1",
				"VBRK_NE4BEG1"
			],
			[
				"CLBLM_NE4BEG2",
				"VBRK_NE4BEG2"
			],
			[
				"CLBLM_NE4BEG3",
				"VBRK_NE4BEG3"
			],
			[
				"CLBLM_NE4C0",
				"VBRK_NE4C0"
			],
			[
				"CLBLM_NE4C1",
				"VBRK_NE4C1"
			],
			[
				"CLBLM_NE4C2",
				"VBRK_NE4C2"
			],
			[
				"CLBLM_NE4C3",
				"VBRK_NE4C3"
			],
			[
				"CLBLM_NW2A0",
				"VBRK_NW2A0"
			],
			[
				"CLBLM_NW2A1",
				"VBRK_NW2A1"
			],
			[
				"CLBLM_NW2A2",
				"VBRK_NW2A2"
			],
			[
				"CLBLM_NW2A3",
				"VBRK_NW2A3"
			],
			[
				"CLBLM_NW4A0",
				"VBRK_NW4A0"
			],
			[
				"CLBLM_NW4A1",
				"VBRK_NW4A1"
			],
			[
				"CLBLM_NW4A2",
				"VBRK_NW4A2"
			],
			[
				"CLBLM_NW4A3",
				"VBRK_NW4A3"
			],
			[
				"CLBLM_NW4END0",
				"VBRK_NW4END0"
			],
			[
				"CLBLM_NW4END1",
				"VBRK_NW4END1"
			],
			[
				"CLBLM_NW4END2",
				"VBRK_NW4END2"
			],
			[
				"CLBLM_NW4END3",
				"VBRK_NW4END3"
			],
			[
				"CLBLM_SE2A0",
				"VBRK_SE2A0"
			],
			[
				"CLBLM_SE2A1",
				"VBRK_SE2A1"
			],
			[
				"CLBLM_SE2A2",
				"VBRK_SE2A2"
			],
			[
				"CLBLM_SE2A3",
				"VBRK_SE2A3"
			],
			[
				"CLBLM_SE4BEG0",
				"VBRK_SE4BEG0"
			],
			[
				"CLBLM_SE4BEG1",
				"VBRK_SE4BEG1"
			],
			[
				"CLBLM_SE4BEG2",
				"VBRK_SE4BEG2"
			],
			[
				"CLBLM_SE4BEG3",
				"VBRK_SE4BEG3"
			],
			[
				"CLBLM_SE4C0",
				"VBRK_SE4C0"
			],
			[
				"CLBLM_SE4C1",
				"VBRK_SE4C1"
			],
			[
				"CLBLM_SE4C2",
				"VBRK_SE4C2"
			],
			[
				"CLBLM_SE4C3",
				"VBRK_SE4C3"
			],
			[
				"CLBLM_SW2A0",
				"VBRK_SW2A0"
			],
			[
				"CLBLM_SW2A1",
				"VBRK_SW2A1"
			],
			[
				"CLBLM_SW2A2",
				"VBRK_SW2A2"
			],
			[
				"CLBLM_SW2A3",
				"VBRK_SW2A3"
			],
			[
				"CLBLM_SW4A0",
				"VBRK_SW4A0"
			],
			[
				"CLBLM_SW4A1",
				"VBRK_SW4A1"
			],
			[
				"CLBLM_SW4A2",
				"VBRK_SW4A2"
			],
			[
				"CLBLM_SW4A3",
				"VBRK_SW4A3"
			],
			[
				"CLBLM_SW4END0",
				"VBRK_SW4END0"
			],
			[
				"CLBLM_SW4END1",
				"VBRK_SW4END1"
			],
			[
				"CLBLM_SW4END2",
				"VBRK_SW4END2"
			],
			[
				"CLBLM_SW4END3",
				"VBRK_SW4END3"
			],
			[
				"CLBLM_WL1END0",
				"VBRK_WL1END0"
			],
			[
				"CLBLM_WL1END1",
				"VBRK_WL1END1"
			],
			[
				"CLBLM_WL1END2",
				"VBRK_WL1END2"
			],
			[
				"CLBLM_WL1END3",
				"VBRK_WL1END3"
			],
			[
				"CLBLM_WR1END0",
				"VBRK_WR1END0"
			],
			[
				"CLBLM_WR1END1",
				"VBRK_WR1END1"
			],
			[
				"CLBLM_WR1END2",
				"VBRK_WR1END2"
			],
			[
				"CLBLM_WR1END3",
				"VBRK_WR1END3"
			],
			[
				"CLBLM_WW2A0",
				"VBRK_WW2A0"
			],
			[
				"CLBLM_WW2A1",
				"VBRK_WW2A1"
			],
			[
				"CLBLM_WW2A2",
				"VBRK_WW2A2"
			],
			[
				"CLBLM_WW2A3",
				"VBRK_WW2A3"
			],
			[
				"CLBLM_WW2END0",
				"VBRK_WW2END0"
			],
			[
				"CLBLM_WW2END1",
				"VBRK_WW2END1"
			],
			[
				"CLBLM_WW2END2",
				"VBRK_WW2END2"
			],
			[
				"CLBLM_WW2END3",
				"VBRK_WW2END3"
			],
			[
				"CLBLM_WW4A0",
				"VBRK_WW4A0"
			],
			[
				"CLBLM_WW4A1",
				"VBRK_WW4A1"
			],
			[
				"CLBLM_WW4A2",
				"VBRK_WW4A2"
			],
			[
				"CLBLM_WW4A3",
				"VBRK_WW4A3"
			],
			[
				"CLBLM_WW4B0",
				"VBRK_WW4B0"
			],
			[
				"CLBLM_WW4B1",
				"VBRK_WW4B1"
			],
			[
				"CLBLM_WW4B2",
				"VBRK_WW4B2"
			],
			[
				"CLBLM_WW4B3",
				"VBRK_WW4B3"
			],
			[
				"CLBLM_WW4C0",
				"VBRK_WW4C0"
			],
			[
				"CLBLM_WW4C1",
				"VBRK_WW4C1"
			],
			[
				"CLBLM_WW4C2",
				"VBRK_WW4C2"
			],
			[
				"CLBLM_WW4C3",
				"VBRK_WW4C3"
			],
			[
				"CLBLM_WW4END0",
				"VBRK_WW4END0"
			],
			[
				"CLBLM_WW4END1",
				"VBRK_WW4END1"
			],
			[
				"CLBLM_WW4END2",
				"VBRK_WW4END2"
			],
			[
				"CLBLM_WW4END3",
				"VBRK_WW4END3"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"DSP_R",
			"BRKH_DSP_R"
		],
		"wire_pairs": [
			[
				"DSP_0_ACIN0",
				"BRKH_DSP_ACIN0"
			],
			[
				"DSP_0_ACIN1",
				"BRKH_DSP_ACIN1"
			],
			[
				"DSP_0_ACIN10",
				"BRKH_DSP_ACIN10"
			],
			[
				"DSP_0_ACIN11",
				"BRKH_DSP_ACIN11"
			],
			[
				"DSP_0_ACIN12",
				"BRKH_DSP_ACIN12"
			],
			[
				"DSP_0_ACIN13",
				"BRKH_DSP_ACIN13"
			],
			[
				"DSP_0_ACIN14",
				"BRKH_DSP_ACIN14"
			],
			[
				"DSP_0_ACIN15",
				"BRKH_DSP_ACIN15"
			],
			[
				"DSP_0_ACIN16",
				"BRKH_DSP_ACIN16"
			],
			[
				"DSP_0_ACIN17",
				"BRKH_DSP_ACIN17"
			],
			[
				"DSP_0_ACIN18",
				"BRKH_DSP_ACIN18"
			],
			[
				"DSP_0_ACIN19",
				"BRKH_DSP_ACIN19"
			],
			[
				"DSP_0_ACIN2",
				"BRKH_DSP_ACIN2"
			],
			[
				"DSP_0_ACIN20",
				"BRKH_DSP_ACIN20"
			],
			[
				"DSP_0_ACIN21",
				"BRKH_DSP_ACIN21"
			],
			[
				"DSP_0_ACIN22",
				"BRKH_DSP_ACIN22"
			],
			[
				"DSP_0_ACIN23",
				"BRKH_DSP_ACIN23"
			],
			[
				"DSP_0_ACIN24",
				"BRKH_DSP_ACIN24"
			],
			[
				"DSP_0_ACIN25",
				"BRKH_DSP_ACIN25"
			],
			[
				"DSP_0_ACIN26",
				"BRKH_DSP_ACIN26"
			],
			[
				"DSP_0_ACIN27",
				"BRKH_DSP_ACIN27"
			],
			[
				"DSP_0_ACIN28",
				"BRKH_DSP_ACIN28"
			],
			[
				"DSP_0_ACIN29",
				"BRKH_DSP_ACIN29"
			],
			[
				"DSP_0_ACIN3",
				"BRKH_DSP_ACIN3"
			],
			[
				"DSP_0_ACIN4",
				"BRKH_DSP_ACIN4"
			],
			[
				"DSP_0_ACIN5",
				"BRKH_DSP_ACIN5"
			],
			[
				"DSP_0_ACIN6",
				"BRKH_DSP_ACIN6"
			],
			[
				"DSP_0_ACIN7",
				"BRKH_DSP_ACIN7"
			],
			[
				"DSP_0_ACIN8",
				"BRKH_DSP_ACIN8"
			],
			[
				"DSP_0_ACIN9",
				"BRKH_DSP_ACIN9"
			],
			[
				"DSP_0_BCIN0",
				"BRKH_DSP_BCIN0"
			],
			[
				"DSP_0_BCIN1",
				"BRKH_DSP_BCIN1"
			],
			[
				"DSP_0_BCIN10",
				"BRKH_DSP_BCIN10"
			],
			[
				"DSP_0_BCIN11",
				"BRKH_DSP_BCIN11"
			],
			[
				"DSP_0_BCIN12",
				"BRKH_DSP_BCIN12"
			],
			[
				"DSP_0_BCIN13",
				"BRKH_DSP_BCIN13"
			],
			[
				"DSP_0_BCIN14",
				"BRKH_DSP_BCIN14"
			],
			[
				"DSP_0_BCIN15",
				"BRKH_DSP_BCIN15"
			],
			[
				"DSP_0_BCIN16",
				"BRKH_DSP_BCIN16"
			],
			[
				"DSP_0_BCIN17",
				"BRKH_DSP_BCIN17"
			],
			[
				"DSP_0_BCIN2",
				"BRKH_DSP_BCIN2"
			],
			[
				"DSP_0_BCIN3",
				"BRKH_DSP_BCIN3"
			],
			[
				"DSP_0_BCIN4",
				"BRKH_DSP_BCIN4"
			],
			[
				"DSP_0_BCIN5",
				"BRKH_DSP_BCIN5"
			],
			[
				"DSP_0_BCIN6",
				"BRKH_DSP_BCIN6"
			],
			[
				"DSP_0_BCIN7",
				"BRKH_DSP_BCIN7"
			],
			[
				"DSP_0_BCIN8",
				"BRKH_DSP_BCIN8"
			],
			[
				"DSP_0_BCIN9",
				"BRKH_DSP_BCIN9"
			],
			[
				"DSP_0_CARRYCASCIN",
				"BRKH_DSP_CARRYCASCIN"
			],
			[
				"DSP_0_MULTSIGNIN",
				"BRKH_DSP_MULTSIGNIN"
			],
			[
				"DSP_0_PCIN0",
				"BRKH_DSP_PCIN0"
			],
			[
				"DSP_0_PCIN1",
				"BRKH_DSP_PCIN1"
			],
			[
				"DSP_0_PCIN10",
				"BRKH_DSP_PCIN10"
			],
			[
				"DSP_0_PCIN11",
				"BRKH_DSP_PCIN11"
			],
			[
				"DSP_0_PCIN12",
				"BRKH_DSP_PCIN12"
			],
			[
				"DSP_0_PCIN13",
				"BRKH_DSP_PCIN13"
			],
			[
				"DSP_0_PCIN14",
				"BRKH_DSP_PCIN14"
			],
			[
				"DSP_0_PCIN15",
				"BRKH_DSP_PCIN15"
			],
			[
				"DSP_0_PCIN16",
				"BRKH_DSP_PCIN16"
			],
			[
				"DSP_0_PCIN17",
				"BRKH_DSP_PCIN17"
			],
			[
				"DSP_0_PCIN18",
				"BRKH_DSP_PCIN18"
			],
			[
				"DSP_0_PCIN19",
				"BRKH_DSP_PCIN19"
			],
			[
				"DSP_0_PCIN2",
				"BRKH_DSP_PCIN2"
			],
			[
				"DSP_0_PCIN20",
				"BRKH_DSP_PCIN20"
			],
			[
				"DSP_0_PCIN21",
				"BRKH_DSP_PCIN21"
			],
			[
				"DSP_0_PCIN22",
				"BRKH_DSP_PCIN22"
			],
			[
				"DSP_0_PCIN23",
				"BRKH_DSP_PCIN23"
			],
			[
				"DSP_0_PCIN24",
				"BRKH_DSP_PCIN24"
			],
			[
				"DSP_0_PCIN25",
				"BRKH_DSP_PCIN25"
			],
			[
				"DSP_0_PCIN26",
				"BRKH_DSP_PCIN26"
			],
			[
				"DSP_0_PCIN27",
				"BRKH_DSP_PCIN27"
			],
			[
				"DSP_0_PCIN28",
				"BRKH_DSP_PCIN28"
			],
			[
				"DSP_0_PCIN29",
				"BRKH_DSP_PCIN29"
			],
			[
				"DSP_0_PCIN3",
				"BRKH_DSP_PCIN3"
			],
			[
				"DSP_0_PCIN30",
				"BRKH_DSP_PCIN30"
			],
			[
				"DSP_0_PCIN31",
				"BRKH_DSP_PCIN31"
			],
			[
				"DSP_0_PCIN32",
				"BRKH_DSP_PCIN32"
			],
			[
				"DSP_0_PCIN33",
				"BRKH_DSP_PCIN33"
			],
			[
				"DSP_0_PCIN34",
				"BRKH_DSP_PCIN34"
			],
			[
				"DSP_0_PCIN35",
				"BRKH_DSP_PCIN35"
			],
			[
				"DSP_0_PCIN36",
				"BRKH_DSP_PCIN36"
			],
			[
				"DSP_0_PCIN37",
				"BRKH_DSP_PCIN37"
			],
			[
				"DSP_0_PCIN38",
				"BRKH_DSP_PCIN38"
			],
			[
				"DSP_0_PCIN39",
				"BRKH_DSP_PCIN39"
			],
			[
				"DSP_0_PCIN4",
				"BRKH_DSP_PCIN4"
			],
			[
				"DSP_0_PCIN40",
				"BRKH_DSP_PCIN40"
			],
			[
				"DSP_0_PCIN41",
				"BRKH_DSP_PCIN41"
			],
			[
				"DSP_0_PCIN42",
				"BRKH_DSP_PCIN42"
			],
			[
				"DSP_0_PCIN43",
				"BRKH_DSP_PCIN43"
			],
			[
				"DSP_0_PCIN44",
				"BRKH_DSP_PCIN44"
			],
			[
				"DSP_0_PCIN45",
				"BRKH_DSP_PCIN45"
			],
			[
				"DSP_0_PCIN46",
				"BRKH_DSP_PCIN46"
			],
			[
				"DSP_0_PCIN47",
				"BRKH_DSP_PCIN47"
			],
			[
				"DSP_0_PCIN5",
				"BRKH_DSP_PCIN5"
			],
			[
				"DSP_0_PCIN6",
				"BRKH_DSP_PCIN6"
			],
			[
				"DSP_0_PCIN7",
				"BRKH_DSP_PCIN7"
			],
			[
				"DSP_0_PCIN8",
				"BRKH_DSP_PCIN8"
			],
			[
				"DSP_0_PCIN9",
				"BRKH_DSP_PCIN9"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"DSP_R",
			"HCLK_DSP_R"
		],
		"wire_pairs": [
			[
				"DSP_0_ACIN0",
				"HCLK_DSP_ACIN0"
			],
			[
				"DSP_0_ACIN1",
				"HCLK_DSP_ACIN1"
			],
			[
				"DSP_0_ACIN10",
				"HCLK_DSP_ACIN10"
			],
			[
				"DSP_0_ACIN11",
				"HCLK_DSP_ACIN11"
			],
			[
				"DSP_0_ACIN12",
				"HCLK_DSP_ACIN12"
			],
			[
				"DSP_0_ACIN13",
				"HCLK_DSP_ACIN13"
			],
			[
				"DSP_0_ACIN14",
				"HCLK_DSP_ACIN14"
			],
			[
				"DSP_0_ACIN15",
				"HCLK_DSP_ACIN15"
			],
			[
				"DSP_0_ACIN16",
				"HCLK_DSP_ACIN16"
			],
			[
				"DSP_0_ACIN17",
				"HCLK_DSP_ACIN17"
			],
			[
				"DSP_0_ACIN18",
				"HCLK_DSP_ACIN18"
			],
			[
				"DSP_0_ACIN19",
				"HCLK_DSP_ACIN19"
			],
			[
				"DSP_0_ACIN2",
				"HCLK_DSP_ACIN2"
			],
			[
				"DSP_0_ACIN20",
				"HCLK_DSP_ACIN20"
			],
			[
				"DSP_0_ACIN21",
				"HCLK_DSP_ACIN21"
			],
			[
				"DSP_0_ACIN22",
				"HCLK_DSP_ACIN22"
			],
			[
				"DSP_0_ACIN23",
				"HCLK_DSP_ACIN23"
			],
			[
				"DSP_0_ACIN24",
				"HCLK_DSP_ACIN24"
			],
			[
				"DSP_0_ACIN25",
				"HCLK_DSP_ACIN25"
			],
			[
				"DSP_0_ACIN26",
				"HCLK_DSP_ACIN26"
			],
			[
				"DSP_0_ACIN27",
				"HCLK_DSP_ACIN27"
			],
			[
				"DSP_0_ACIN28",
				"HCLK_DSP_ACIN28"
			],
			[
				"DSP_0_ACIN29",
				"HCLK_DSP_ACIN29"
			],
			[
				"DSP_0_ACIN3",
				"HCLK_DSP_ACIN3"
			],
			[
				"DSP_0_ACIN4",
				"HCLK_DSP_ACIN4"
			],
			[
				"DSP_0_ACIN5",
				"HCLK_DSP_ACIN5"
			],
			[
				"DSP_0_ACIN6",
				"HCLK_DSP_ACIN6"
			],
			[
				"DSP_0_ACIN7",
				"HCLK_DSP_ACIN7"
			],
			[
				"DSP_0_ACIN8",
				"HCLK_DSP_ACIN8"
			],
			[
				"DSP_0_ACIN9",
				"HCLK_DSP_ACIN9"
			],
			[
				"DSP_0_BCIN0",
				"HCLK_DSP_BCIN0"
			],
			[
				"DSP_0_BCIN1",
				"HCLK_DSP_BCIN1"
			],
			[
				"DSP_0_BCIN10",
				"HCLK_DSP_BCIN10"
			],
			[
				"DSP_0_BCIN11",
				"HCLK_DSP_BCIN11"
			],
			[
				"DSP_0_BCIN12",
				"HCLK_DSP_BCIN12"
			],
			[
				"DSP_0_BCIN13",
				"HCLK_DSP_BCIN13"
			],
			[
				"DSP_0_BCIN14",
				"HCLK_DSP_BCIN14"
			],
			[
				"DSP_0_BCIN15",
				"HCLK_DSP_BCIN15"
			],
			[
				"DSP_0_BCIN16",
				"HCLK_DSP_BCIN16"
			],
			[
				"DSP_0_BCIN17",
				"HCLK_DSP_BCIN17"
			],
			[
				"DSP_0_BCIN2",
				"HCLK_DSP_BCIN2"
			],
			[
				"DSP_0_BCIN3",
				"HCLK_DSP_BCIN3"
			],
			[
				"DSP_0_BCIN4",
				"HCLK_DSP_BCIN4"
			],
			[
				"DSP_0_BCIN5",
				"HCLK_DSP_BCIN5"
			],
			[
				"DSP_0_BCIN6",
				"HCLK_DSP_BCIN6"
			],
			[
				"DSP_0_BCIN7",
				"HCLK_DSP_BCIN7"
			],
			[
				"DSP_0_BCIN8",
				"HCLK_DSP_BCIN8"
			],
			[
				"DSP_0_BCIN9",
				"HCLK_DSP_BCIN9"
			],
			[
				"DSP_0_CARRYCASCIN",
				"HCLK_DSP_CARRYCASCIN"
			],
			[
				"DSP_0_MULTSIGNIN",
				"HCLK_DSP_MULTSIGNIN"
			],
			[
				"DSP_0_PCIN0",
				"HCLK_DSP_PCIN0"
			],
			[
				"DSP_0_PCIN1",
				"HCLK_DSP_PCIN1"
			],
			[
				"DSP_0_PCIN10",
				"HCLK_DSP_PCIN10"
			],
			[
				"DSP_0_PCIN11",
				"HCLK_DSP_PCIN11"
			],
			[
				"DSP_0_PCIN12",
				"HCLK_DSP_PCIN12"
			],
			[
				"DSP_0_PCIN13",
				"HCLK_DSP_PCIN13"
			],
			[
				"DSP_0_PCIN14",
				"HCLK_DSP_PCIN14"
			],
			[
				"DSP_0_PCIN15",
				"HCLK_DSP_PCIN15"
			],
			[
				"DSP_0_PCIN16",
				"HCLK_DSP_PCIN16"
			],
			[
				"DSP_0_PCIN17",
				"HCLK_DSP_PCIN17"
			],
			[
				"DSP_0_PCIN18",
				"HCLK_DSP_PCIN18"
			],
			[
				"DSP_0_PCIN19",
				"HCLK_DSP_PCIN19"
			],
			[
				"DSP_0_PCIN2",
				"HCLK_DSP_PCIN2"
			],
			[
				"DSP_0_PCIN20",
				"HCLK_DSP_PCIN20"
			],
			[
				"DSP_0_PCIN21",
				"HCLK_DSP_PCIN21"
			],
			[
				"DSP_0_PCIN22",
				"HCLK_DSP_PCIN22"
			],
			[
				"DSP_0_PCIN23",
				"HCLK_DSP_PCIN23"
			],
			[
				"DSP_0_PCIN24",
				"HCLK_DSP_PCIN24"
			],
			[
				"DSP_0_PCIN25",
				"HCLK_DSP_PCIN25"
			],
			[
				"DSP_0_PCIN26",
				"HCLK_DSP_PCIN26"
			],
			[
				"DSP_0_PCIN27",
				"HCLK_DSP_PCIN27"
			],
			[
				"DSP_0_PCIN28",
				"HCLK_DSP_PCIN28"
			],
			[
				"DSP_0_PCIN29",
				"HCLK_DSP_PCIN29"
			],
			[
				"DSP_0_PCIN3",
				"HCLK_DSP_PCIN3"
			],
			[
				"DSP_0_PCIN30",
				"HCLK_DSP_PCIN30"
			],
			[
				"DSP_0_PCIN31",
				"HCLK_DSP_PCIN31"
			],
			[
				"DSP_0_PCIN32",
				"HCLK_DSP_PCIN32"
			],
			[
				"DSP_0_PCIN33",
				"HCLK_DSP_PCIN33"
			],
			[
				"DSP_0_PCIN34",
				"HCLK_DSP_PCIN34"
			],
			[
				"DSP_0_PCIN35",
				"HCLK_DSP_PCIN35"
			],
			[
				"DSP_0_PCIN36",
				"HCLK_DSP_PCIN36"
			],
			[
				"DSP_0_PCIN37",
				"HCLK_DSP_PCIN37"
			],
			[
				"DSP_0_PCIN38",
				"HCLK_DSP_PCIN38"
			],
			[
				"DSP_0_PCIN39",
				"HCLK_DSP_PCIN39"
			],
			[
				"DSP_0_PCIN4",
				"HCLK_DSP_PCIN4"
			],
			[
				"DSP_0_PCIN40",
				"HCLK_DSP_PCIN40"
			],
			[
				"DSP_0_PCIN41",
				"HCLK_DSP_PCIN41"
			],
			[
				"DSP_0_PCIN42",
				"HCLK_DSP_PCIN42"
			],
			[
				"DSP_0_PCIN43",
				"HCLK_DSP_PCIN43"
			],
			[
				"DSP_0_PCIN44",
				"HCLK_DSP_PCIN44"
			],
			[
				"DSP_0_PCIN45",
				"HCLK_DSP_PCIN45"
			],
			[
				"DSP_0_PCIN46",
				"HCLK_DSP_PCIN46"
			],
			[
				"DSP_0_PCIN47",
				"HCLK_DSP_PCIN47"
			],
			[
				"DSP_0_PCIN5",
				"HCLK_DSP_PCIN5"
			],
			[
				"DSP_0_PCIN6",
				"HCLK_DSP_PCIN6"
			],
			[
				"DSP_0_PCIN7",
				"HCLK_DSP_PCIN7"
			],
			[
				"DSP_0_PCIN8",
				"HCLK_DSP_PCIN8"
			],
			[
				"DSP_0_PCIN9",
				"HCLK_DSP_PCIN9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"DSP_R",
			"VBRK"
		],
		"wire_pairs": [
			[
				"DSP_EE2A0_0",
				"VBRK_EE2A0"
			],
			[
				"DSP_EE2A1_0",
				"VBRK_EE2A1"
			],
			[
				"DSP_EE2A2_0",
				"VBRK_EE2A2"
			],
			[
				"DSP_EE2A3_0",
				"VBRK_EE2A3"
			],
			[
				"DSP_EE2BEG0_0",
				"VBRK_EE2BEG0"
			],
			[
				"DSP_EE2BEG1_0",
				"VBRK_EE2BEG1"
			],
			[
				"DSP_EE2BEG2_0",
				"VBRK_EE2BEG2"
			],
			[
				"DSP_EE2BEG3_0",
				"VBRK_EE2BEG3"
			],
			[
				"DSP_EE4A0_0",
				"VBRK_EE4A0"
			],
			[
				"DSP_EE4A1_0",
				"VBRK_EE4A1"
			],
			[
				"DSP_EE4A2_0",
				"VBRK_EE4A2"
			],
			[
				"DSP_EE4A3_0",
				"VBRK_EE4A3"
			],
			[
				"DSP_EE4B0_0",
				"VBRK_EE4B0"
			],
			[
				"DSP_EE4B1_0",
				"VBRK_EE4B1"
			],
			[
				"DSP_EE4B2_0",
				"VBRK_EE4B2"
			],
			[
				"DSP_EE4B3_0",
				"VBRK_EE4B3"
			],
			[
				"DSP_EE4BEG0_0",
				"VBRK_EE4BEG0"
			],
			[
				"DSP_EE4BEG1_0",
				"VBRK_EE4BEG1"
			],
			[
				"DSP_EE4BEG2_0",
				"VBRK_EE4BEG2"
			],
			[
				"DSP_EE4BEG3_0",
				"VBRK_EE4BEG3"
			],
			[
				"DSP_EE4C0_0",
				"VBRK_EE4C0"
			],
			[
				"DSP_EE4C1_0",
				"VBRK_EE4C1"
			],
			[
				"DSP_EE4C2_0",
				"VBRK_EE4C2"
			],
			[
				"DSP_EE4C3_0",
				"VBRK_EE4C3"
			],
			[
				"DSP_EL1BEG0_0",
				"VBRK_EL1BEG0"
			],
			[
				"DSP_EL1BEG1_0",
				"VBRK_EL1BEG1"
			],
			[
				"DSP_EL1BEG2_0",
				"VBRK_EL1BEG2"
			],
			[
				"DSP_EL1BEG3_0",
				"VBRK_EL1BEG3"
			],
			[
				"DSP_ER1BEG0_0",
				"VBRK_ER1BEG0"
			],
			[
				"DSP_ER1BEG1_0",
				"VBRK_ER1BEG1"
			],
			[
				"DSP_ER1BEG2_0",
				"VBRK_ER1BEG2"
			],
			[
				"DSP_ER1BEG3_0",
				"VBRK_ER1BEG3"
			],
			[
				"DSP_LH10_0",
				"VBRK_LH10"
			],
			[
				"DSP_LH11_0",
				"VBRK_LH11"
			],
			[
				"DSP_LH12_0",
				"VBRK_LH12"
			],
			[
				"DSP_LH1_0",
				"VBRK_LH1"
			],
			[
				"DSP_LH2_0",
				"VBRK_LH2"
			],
			[
				"DSP_LH3_0",
				"VBRK_LH3"
			],
			[
				"DSP_LH4_0",
				"VBRK_LH4"
			],
			[
				"DSP_LH5_0",
				"VBRK_LH5"
			],
			[
				"DSP_LH6_0",
				"VBRK_LH6"
			],
			[
				"DSP_LH7_0",
				"VBRK_LH7"
			],
			[
				"DSP_LH8_0",
				"VBRK_LH8"
			],
			[
				"DSP_LH9_0",
				"VBRK_LH9"
			],
			[
				"DSP_NE2A0_0",
				"VBRK_NE2A0"
			],
			[
				"DSP_NE2A1_0",
				"VBRK_NE2A1"
			],
			[
				"DSP_NE2A2_0",
				"VBRK_NE2A2"
			],
			[
				"DSP_NE2A3_0",
				"VBRK_NE2A3"
			],
			[
				"DSP_NE4BEG0_0",
				"VBRK_NE4BEG0"
			],
			[
				"DSP_NE4BEG1_0",
				"VBRK_NE4BEG1"
			],
			[
				"DSP_NE4BEG2_0",
				"VBRK_NE4BEG2"
			],
			[
				"DSP_NE4BEG3_0",
				"VBRK_NE4BEG3"
			],
			[
				"DSP_NE4C0_0",
				"VBRK_NE4C0"
			],
			[
				"DSP_NE4C1_0",
				"VBRK_NE4C1"
			],
			[
				"DSP_NE4C2_0",
				"VBRK_NE4C2"
			],
			[
				"DSP_NE4C3_0",
				"VBRK_NE4C3"
			],
			[
				"DSP_NW2A0_0",
				"VBRK_NW2A0"
			],
			[
				"DSP_NW2A1_0",
				"VBRK_NW2A1"
			],
			[
				"DSP_NW2A2_0",
				"VBRK_NW2A2"
			],
			[
				"DSP_NW2A3_0",
				"VBRK_NW2A3"
			],
			[
				"DSP_NW4A0_0",
				"VBRK_NW4A0"
			],
			[
				"DSP_NW4A1_0",
				"VBRK_NW4A1"
			],
			[
				"DSP_NW4A2_0",
				"VBRK_NW4A2"
			],
			[
				"DSP_NW4A3_0",
				"VBRK_NW4A3"
			],
			[
				"DSP_NW4END0_0",
				"VBRK_NW4END0"
			],
			[
				"DSP_NW4END1_0",
				"VBRK_NW4END1"
			],
			[
				"DSP_NW4END2_0",
				"VBRK_NW4END2"
			],
			[
				"DSP_NW4END3_0",
				"VBRK_NW4END3"
			],
			[
				"DSP_SE2A0_0",
				"VBRK_SE2A0"
			],
			[
				"DSP_SE2A1_0",
				"VBRK_SE2A1"
			],
			[
				"DSP_SE2A2_0",
				"VBRK_SE2A2"
			],
			[
				"DSP_SE2A3_0",
				"VBRK_SE2A3"
			],
			[
				"DSP_SE4BEG0_0",
				"VBRK_SE4BEG0"
			],
			[
				"DSP_SE4BEG1_0",
				"VBRK_SE4BEG1"
			],
			[
				"DSP_SE4BEG2_0",
				"VBRK_SE4BEG2"
			],
			[
				"DSP_SE4BEG3_0",
				"VBRK_SE4BEG3"
			],
			[
				"DSP_SE4C0_0",
				"VBRK_SE4C0"
			],
			[
				"DSP_SE4C1_0",
				"VBRK_SE4C1"
			],
			[
				"DSP_SE4C2_0",
				"VBRK_SE4C2"
			],
			[
				"DSP_SE4C3_0",
				"VBRK_SE4C3"
			],
			[
				"DSP_SW2A0_0",
				"VBRK_SW2A0"
			],
			[
				"DSP_SW2A1_0",
				"VBRK_SW2A1"
			],
			[
				"DSP_SW2A2_0",
				"VBRK_SW2A2"
			],
			[
				"DSP_SW2A3_0",
				"VBRK_SW2A3"
			],
			[
				"DSP_SW4A0_0",
				"VBRK_SW4A0"
			],
			[
				"DSP_SW4A1_0",
				"VBRK_SW4A1"
			],
			[
				"DSP_SW4A2_0",
				"VBRK_SW4A2"
			],
			[
				"DSP_SW4A3_0",
				"VBRK_SW4A3"
			],
			[
				"DSP_SW4END0_0",
				"VBRK_SW4END0"
			],
			[
				"DSP_SW4END1_0",
				"VBRK_SW4END1"
			],
			[
				"DSP_SW4END2_0",
				"VBRK_SW4END2"
			],
			[
				"DSP_SW4END3_0",
				"VBRK_SW4END3"
			],
			[
				"DSP_WL1END0_0",
				"VBRK_WL1END0"
			],
			[
				"DSP_WL1END1_0",
				"VBRK_WL1END1"
			],
			[
				"DSP_WL1END2_0",
				"VBRK_WL1END2"
			],
			[
				"DSP_WL1END3_0",
				"VBRK_WL1END3"
			],
			[
				"DSP_WR1END0_0",
				"VBRK_WR1END0"
			],
			[
				"DSP_WR1END1_0",
				"VBRK_WR1END1"
			],
			[
				"DSP_WR1END2_0",
				"VBRK_WR1END2"
			],
			[
				"DSP_WR1END3_0",
				"VBRK_WR1END3"
			],
			[
				"DSP_WW2A0_0",
				"VBRK_WW2A0"
			],
			[
				"DSP_WW2A1_0",
				"VBRK_WW2A1"
			],
			[
				"DSP_WW2A2_0",
				"VBRK_WW2A2"
			],
			[
				"DSP_WW2A3_0",
				"VBRK_WW2A3"
			],
			[
				"DSP_WW2END0_0",
				"VBRK_WW2END0"
			],
			[
				"DSP_WW2END1_0",
				"VBRK_WW2END1"
			],
			[
				"DSP_WW2END2_0",
				"VBRK_WW2END2"
			],
			[
				"DSP_WW2END3_0",
				"VBRK_WW2END3"
			],
			[
				"DSP_WW4A0_0",
				"VBRK_WW4A0"
			],
			[
				"DSP_WW4A1_0",
				"VBRK_WW4A1"
			],
			[
				"DSP_WW4A2_0",
				"VBRK_WW4A2"
			],
			[
				"DSP_WW4A3_0",
				"VBRK_WW4A3"
			],
			[
				"DSP_WW4B0_0",
				"VBRK_WW4B0"
			],
			[
				"DSP_WW4B1_0",
				"VBRK_WW4B1"
			],
			[
				"DSP_WW4B2_0",
				"VBRK_WW4B2"
			],
			[
				"DSP_WW4B3_0",
				"VBRK_WW4B3"
			],
			[
				"DSP_WW4C0_0",
				"VBRK_WW4C0"
			],
			[
				"DSP_WW4C1_0",
				"VBRK_WW4C1"
			],
			[
				"DSP_WW4C2_0",
				"VBRK_WW4C2"
			],
			[
				"DSP_WW4C3_0",
				"VBRK_WW4C3"
			],
			[
				"DSP_WW4END0_0",
				"VBRK_WW4END0"
			],
			[
				"DSP_WW4END1_0",
				"VBRK_WW4END1"
			],
			[
				"DSP_WW4END2_0",
				"VBRK_WW4END2"
			],
			[
				"DSP_WW4END3_0",
				"VBRK_WW4END3"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_BRAM",
			"HCLK_INT_INTERFACE"
		],
		"wire_pairs": [
			[
				"HCLK_BRAM_CK_BUFHCLK0",
				"HCLK_INT_INTERFACE_CK_BUFHCLK0"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK1",
				"HCLK_INT_INTERFACE_CK_BUFHCLK1"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK10",
				"HCLK_INT_INTERFACE_CK_BUFHCLK10"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK11",
				"HCLK_INT_INTERFACE_CK_BUFHCLK11"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK2",
				"HCLK_INT_INTERFACE_CK_BUFHCLK2"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK3",
				"HCLK_INT_INTERFACE_CK_BUFHCLK3"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK4",
				"HCLK_INT_INTERFACE_CK_BUFHCLK4"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK5",
				"HCLK_INT_INTERFACE_CK_BUFHCLK5"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK6",
				"HCLK_INT_INTERFACE_CK_BUFHCLK6"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK7",
				"HCLK_INT_INTERFACE_CK_BUFHCLK7"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK8",
				"HCLK_INT_INTERFACE_CK_BUFHCLK8"
			],
			[
				"HCLK_BRAM_CK_BUFHCLK9",
				"HCLK_INT_INTERFACE_CK_BUFHCLK9"
			],
			[
				"HCLK_BRAM_CK_BUFRCLK0",
				"HCLK_INT_INTERFACE_CK_BUFRCLK0"
			],
			[
				"HCLK_BRAM_CK_BUFRCLK1",
				"HCLK_INT_INTERFACE_CK_BUFRCLK1"
			],
			[
				"HCLK_BRAM_CK_BUFRCLK2",
				"HCLK_INT_INTERFACE_CK_BUFRCLK2"
			],
			[
				"HCLK_BRAM_CK_BUFRCLK3",
				"HCLK_INT_INTERFACE_CK_BUFRCLK3"
			],
			[
				"HCLK_BRAM_CK_IN0",
				"HCLK_INT_INTERFACE_CK_IN0"
			],
			[
				"HCLK_BRAM_CK_IN1",
				"HCLK_INT_INTERFACE_CK_IN1"
			],
			[
				"HCLK_BRAM_CK_IN10",
				"HCLK_INT_INTERFACE_CK_IN10"
			],
			[
				"HCLK_BRAM_CK_IN11",
				"HCLK_INT_INTERFACE_CK_IN11"
			],
			[
				"HCLK_BRAM_CK_IN12",
				"HCLK_INT_INTERFACE_CK_IN12"
			],
			[
				"HCLK_BRAM_CK_IN13",
				"HCLK_INT_INTERFACE_CK_IN13"
			],
			[
				"HCLK_BRAM_CK_IN2",
				"HCLK_INT_INTERFACE_CK_IN2"
			],
			[
				"HCLK_BRAM_CK_IN3",
				"HCLK_INT_INTERFACE_CK_IN3"
			],
			[
				"HCLK_BRAM_CK_IN4",
				"HCLK_INT_INTERFACE_CK_IN4"
			],
			[
				"HCLK_BRAM_CK_IN5",
				"HCLK_INT_INTERFACE_CK_IN5"
			],
			[
				"HCLK_BRAM_CK_IN6",
				"HCLK_INT_INTERFACE_CK_IN6"
			],
			[
				"HCLK_BRAM_CK_IN7",
				"HCLK_INT_INTERFACE_CK_IN7"
			],
			[
				"HCLK_BRAM_CK_IN8",
				"HCLK_INT_INTERFACE_CK_IN8"
			],
			[
				"HCLK_BRAM_CK_IN9",
				"HCLK_INT_INTERFACE_CK_IN9"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"HCLK_CLB",
			"CLBLL_L"
		],
		"wire_pairs": [
			[
				"HCLK_CLB_COUT0_L",
				"CLBLL_LL_COUT_N"
			],
			[
				"HCLK_CLB_COUT1_L",
				"CLBLL_L_COUT_N"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"HCLK_CLB",
			"CLBLM_L"
		],
		"wire_pairs": [
			[
				"HCLK_CLB_COUT0_L",
				"CLBLM_M_COUT_N"
			],
			[
				"HCLK_CLB_COUT1_L",
				"CLBLM_L_COUT_N"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"HCLK_CLB",
			"CLBLM_R"
		],
		"wire_pairs": [
			[
				"HCLK_CLB_COUT0_R",
				"CLBLM_L_COUT_N"
			],
			[
				"HCLK_CLB_COUT1_R",
				"CLBLM_M_COUT_N"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_CLB",
			"HCLK_CLB"
		],
		"wire_pairs": [
			[
				"HCLK_CLB_CK_BUFHCLK0",
				"HCLK_CLB_CK_BUFHCLK0"
			],
			[
				"HCLK_CLB_CK_BUFHCLK1",
				"HCLK_CLB_CK_BUFHCLK1"
			],
			[
				"HCLK_CLB_CK_BUFHCLK10",
				"HCLK_CLB_CK_BUFHCLK10"
			],
			[
				"HCLK_CLB_CK_BUFHCLK11",
				"HCLK_CLB_CK_BUFHCLK11"
			],
			[
				"HCLK_CLB_CK_BUFHCLK2",
				"HCLK_CLB_CK_BUFHCLK2"
			],
			[
				"HCLK_CLB_CK_BUFHCLK3",
				"HCLK_CLB_CK_BUFHCLK3"
			],
			[
				"HCLK_CLB_CK_BUFHCLK4",
				"HCLK_CLB_CK_BUFHCLK4"
			],
			[
				"HCLK_CLB_CK_BUFHCLK5",
				"HCLK_CLB_CK_BUFHCLK5"
			],
			[
				"HCLK_CLB_CK_BUFHCLK6",
				"HCLK_CLB_CK_BUFHCLK6"
			],
			[
				"HCLK_CLB_CK_BUFHCLK7",
				"HCLK_CLB_CK_BUFHCLK7"
			],
			[
				"HCLK_CLB_CK_BUFHCLK8",
				"HCLK_CLB_CK_BUFHCLK8"
			],
			[
				"HCLK_CLB_CK_BUFHCLK9",
				"HCLK_CLB_CK_BUFHCLK9"
			],
			[
				"HCLK_CLB_CK_BUFRCLK0",
				"HCLK_CLB_CK_BUFRCLK0"
			],
			[
				"HCLK_CLB_CK_BUFRCLK1",
				"HCLK_CLB_CK_BUFRCLK1"
			],
			[
				"HCLK_CLB_CK_BUFRCLK2",
				"HCLK_CLB_CK_BUFRCLK2"
			],
			[
				"HCLK_CLB_CK_BUFRCLK3",
				"HCLK_CLB_CK_BUFRCLK3"
			],
			[
				"HCLK_CLB_CK_IN0",
				"HCLK_CLB_CK_IN0"
			],
			[
				"HCLK_CLB_CK_IN1",
				"HCLK_CLB_CK_IN1"
			],
			[
				"HCLK_CLB_CK_IN10",
				"HCLK_CLB_CK_IN10"
			],
			[
				"HCLK_CLB_CK_IN11",
				"HCLK_CLB_CK_IN11"
			],
			[
				"HCLK_CLB_CK_IN12",
				"HCLK_CLB_CK_IN12"
			],
			[
				"HCLK_CLB_CK_IN13",
				"HCLK_CLB_CK_IN13"
			],
			[
				"HCLK_CLB_CK_IN2",
				"HCLK_CLB_CK_IN2"
			],
			[
				"HCLK_CLB_CK_IN3",
				"HCLK_CLB_CK_IN3"
			],
			[
				"HCLK_CLB_CK_IN4",
				"HCLK_CLB_CK_IN4"
			],
			[
				"HCLK_CLB_CK_IN5",
				"HCLK_CLB_CK_IN5"
			],
			[
				"HCLK_CLB_CK_IN6",
				"HCLK_CLB_CK_IN6"
			],
			[
				"HCLK_CLB_CK_IN7",
				"HCLK_CLB_CK_IN7"
			],
			[
				"HCLK_CLB_CK_IN8",
				"HCLK_CLB_CK_IN8"
			],
			[
				"HCLK_CLB_CK_IN9",
				"HCLK_CLB_CK_IN9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_CLB",
			"HCLK_L"
		],
		"wire_pairs": [
			[
				"HCLK_CLB_CK_BUFHCLK0",
				"HCLK_CK_BUFHCLK0"
			],
			[
				"HCLK_CLB_CK_BUFHCLK1",
				"HCLK_CK_BUFHCLK1"
			],
			[
				"HCLK_CLB_CK_BUFHCLK10",
				"HCLK_CK_BUFHCLK10"
			],
			[
				"HCLK_CLB_CK_BUFHCLK11",
				"HCLK_CK_BUFHCLK11"
			],
			[
				"HCLK_CLB_CK_BUFHCLK2",
				"HCLK_CK_BUFHCLK2"
			],
			[
				"HCLK_CLB_CK_BUFHCLK3",
				"HCLK_CK_BUFHCLK3"
			],
			[
				"HCLK_CLB_CK_BUFHCLK4",
				"HCLK_CK_BUFHCLK4"
			],
			[
				"HCLK_CLB_CK_BUFHCLK5",
				"HCLK_CK_BUFHCLK5"
			],
			[
				"HCLK_CLB_CK_BUFHCLK6",
				"HCLK_CK_BUFHCLK6"
			],
			[
				"HCLK_CLB_CK_BUFHCLK7",
				"HCLK_CK_BUFHCLK7"
			],
			[
				"HCLK_CLB_CK_BUFHCLK8",
				"HCLK_CK_BUFHCLK8"
			],
			[
				"HCLK_CLB_CK_BUFHCLK9",
				"HCLK_CK_BUFHCLK9"
			],
			[
				"HCLK_CLB_CK_BUFRCLK0",
				"HCLK_CK_BUFRCLK0"
			],
			[
				"HCLK_CLB_CK_BUFRCLK1",
				"HCLK_CK_BUFRCLK1"
			],
			[
				"HCLK_CLB_CK_BUFRCLK2",
				"HCLK_CK_BUFRCLK2"
			],
			[
				"HCLK_CLB_CK_BUFRCLK3",
				"HCLK_CK_BUFRCLK3"
			],
			[
				"HCLK_CLB_CK_IN0",
				"HCLK_CK_IN0"
			],
			[
				"HCLK_CLB_CK_IN1",
				"HCLK_CK_IN1"
			],
			[
				"HCLK_CLB_CK_IN10",
				"HCLK_CK_IN10"
			],
			[
				"HCLK_CLB_CK_IN11",
				"HCLK_CK_IN11"
			],
			[
				"HCLK_CLB_CK_IN12",
				"HCLK_CK_IN12"
			],
			[
				"HCLK_CLB_CK_IN13",
				"HCLK_CK_IN13"
			],
			[
				"HCLK_CLB_CK_IN2",
				"HCLK_CK_IN2"
			],
			[
				"HCLK_CLB_CK_IN3",
				"HCLK_CK_IN3"
			],
			[
				"HCLK_CLB_CK_IN4",
				"HCLK_CK_IN4"
			],
			[
				"HCLK_CLB_CK_IN5",
				"HCLK_CK_IN5"
			],
			[
				"HCLK_CLB_CK_IN6",
				"HCLK_CK_IN6"
			],
			[
				"HCLK_CLB_CK_IN7",
				"HCLK_CK_IN7"
			],
			[
				"HCLK_CLB_CK_IN8",
				"HCLK_CK_IN8"
			],
			[
				"HCLK_CLB_CK_IN9",
				"HCLK_CK_IN9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_CLB",
			"HCLK_VBRK"
		],
		"wire_pairs": [
			[
				"HCLK_CLB_CK_BUFHCLK0",
				"HCLK_VBRK_CK_BUFHCLK0"
			],
			[
				"HCLK_CLB_CK_BUFHCLK1",
				"HCLK_VBRK_CK_BUFHCLK1"
			],
			[
				"HCLK_CLB_CK_BUFHCLK10",
				"HCLK_VBRK_CK_BUFHCLK10"
			],
			[
				"HCLK_CLB_CK_BUFHCLK11",
				"HCLK_VBRK_CK_BUFHCLK11"
			],
			[
				"HCLK_CLB_CK_BUFHCLK2",
				"HCLK_VBRK_CK_BUFHCLK2"
			],
			[
				"HCLK_CLB_CK_BUFHCLK3",
				"HCLK_VBRK_CK_BUFHCLK3"
			],
			[
				"HCLK_CLB_CK_BUFHCLK4",
				"HCLK_VBRK_CK_BUFHCLK4"
			],
			[
				"HCLK_CLB_CK_BUFHCLK5",
				"HCLK_VBRK_CK_BUFHCLK5"
			],
			[
				"HCLK_CLB_CK_BUFHCLK6",
				"HCLK_VBRK_CK_BUFHCLK6"
			],
			[
				"HCLK_CLB_CK_BUFHCLK7",
				"HCLK_VBRK_CK_BUFHCLK7"
			],
			[
				"HCLK_CLB_CK_BUFHCLK8",
				"HCLK_VBRK_CK_BUFHCLK8"
			],
			[
				"HCLK_CLB_CK_BUFHCLK9",
				"HCLK_VBRK_CK_BUFHCLK9"
			],
			[
				"HCLK_CLB_CK_BUFRCLK0",
				"HCLK_VBRK_CK_BUFRCLK0"
			],
			[
				"HCLK_CLB_CK_BUFRCLK1",
				"HCLK_VBRK_CK_BUFRCLK1"
			],
			[
				"HCLK_CLB_CK_BUFRCLK2",
				"HCLK_VBRK_CK_BUFRCLK2"
			],
			[
				"HCLK_CLB_CK_BUFRCLK3",
				"HCLK_VBRK_CK_BUFRCLK3"
			],
			[
				"HCLK_CLB_CK_IN0",
				"HCLK_VBRK_MUX_CLK0"
			],
			[
				"HCLK_CLB_CK_IN1",
				"HCLK_VBRK_MUX_CLK1"
			],
			[
				"HCLK_CLB_CK_IN10",
				"HCLK_VBRK_MUX_CLK10"
			],
			[
				"HCLK_CLB_CK_IN11",
				"HCLK_VBRK_MUX_CLK11"
			],
			[
				"HCLK_CLB_CK_IN12",
				"HCLK_VBRK_MUX_CLK12"
			],
			[
				"HCLK_CLB_CK_IN13",
				"HCLK_VBRK_MUX_CLK13"
			],
			[
				"HCLK_CLB_CK_IN2",
				"HCLK_VBRK_MUX_CLK2"
			],
			[
				"HCLK_CLB_CK_IN3",
				"HCLK_VBRK_MUX_CLK3"
			],
			[
				"HCLK_CLB_CK_IN4",
				"HCLK_VBRK_MUX_CLK4"
			],
			[
				"HCLK_CLB_CK_IN5",
				"HCLK_VBRK_MUX_CLK5"
			],
			[
				"HCLK_CLB_CK_IN6",
				"HCLK_VBRK_MUX_CLK6"
			],
			[
				"HCLK_CLB_CK_IN7",
				"HCLK_VBRK_MUX_CLK7"
			],
			[
				"HCLK_CLB_CK_IN8",
				"HCLK_VBRK_MUX_CLK8"
			],
			[
				"HCLK_CLB_CK_IN9",
				"HCLK_VBRK_MUX_CLK9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_DSP_R",
			"HCLK_VBRK"
		],
		"wire_pairs": [
			[
				"HCLK_DSP_CK_BUFHCLK0",
				"HCLK_VBRK_CK_BUFHCLK0"
			],
			[
				"HCLK_DSP_CK_BUFHCLK1",
				"HCLK_VBRK_CK_BUFHCLK1"
			],
			[
				"HCLK_DSP_CK_BUFHCLK10",
				"HCLK_VBRK_CK_BUFHCLK10"
			],
			[
				"HCLK_DSP_CK_BUFHCLK11",
				"HCLK_VBRK_CK_BUFHCLK11"
			],
			[
				"HCLK_DSP_CK_BUFHCLK2",
				"HCLK_VBRK_CK_BUFHCLK2"
			],
			[
				"HCLK_DSP_CK_BUFHCLK3",
				"HCLK_VBRK_CK_BUFHCLK3"
			],
			[
				"HCLK_DSP_CK_BUFHCLK4",
				"HCLK_VBRK_CK_BUFHCLK4"
			],
			[
				"HCLK_DSP_CK_BUFHCLK5",
				"HCLK_VBRK_CK_BUFHCLK5"
			],
			[
				"HCLK_DSP_CK_BUFHCLK6",
				"HCLK_VBRK_CK_BUFHCLK6"
			],
			[
				"HCLK_DSP_CK_BUFHCLK7",
				"HCLK_VBRK_CK_BUFHCLK7"
			],
			[
				"HCLK_DSP_CK_BUFHCLK8",
				"HCLK_VBRK_CK_BUFHCLK8"
			],
			[
				"HCLK_DSP_CK_BUFHCLK9",
				"HCLK_VBRK_CK_BUFHCLK9"
			],
			[
				"HCLK_DSP_CK_BUFRCLK0",
				"HCLK_VBRK_CK_BUFRCLK0"
			],
			[
				"HCLK_DSP_CK_BUFRCLK1",
				"HCLK_VBRK_CK_BUFRCLK1"
			],
			[
				"HCLK_DSP_CK_BUFRCLK2",
				"HCLK_VBRK_CK_BUFRCLK2"
			],
			[
				"HCLK_DSP_CK_BUFRCLK3",
				"HCLK_VBRK_CK_BUFRCLK3"
			],
			[
				"HCLK_DSP_CK_IN0",
				"HCLK_VBRK_MUX_CLK0"
			],
			[
				"HCLK_DSP_CK_IN1",
				"HCLK_VBRK_MUX_CLK1"
			],
			[
				"HCLK_DSP_CK_IN10",
				"HCLK_VBRK_MUX_CLK10"
			],
			[
				"HCLK_DSP_CK_IN11",
				"HCLK_VBRK_MUX_CLK11"
			],
			[
				"HCLK_DSP_CK_IN12",
				"HCLK_VBRK_MUX_CLK12"
			],
			[
				"HCLK_DSP_CK_IN13",
				"HCLK_VBRK_MUX_CLK13"
			],
			[
				"HCLK_DSP_CK_IN2",
				"HCLK_VBRK_MUX_CLK2"
			],
			[
				"HCLK_DSP_CK_IN3",
				"HCLK_VBRK_MUX_CLK3"
			],
			[
				"HCLK_DSP_CK_IN4",
				"HCLK_VBRK_MUX_CLK4"
			],
			[
				"HCLK_DSP_CK_IN5",
				"HCLK_VBRK_MUX_CLK5"
			],
			[
				"HCLK_DSP_CK_IN6",
				"HCLK_VBRK_MUX_CLK6"
			],
			[
				"HCLK_DSP_CK_IN7",
				"HCLK_VBRK_MUX_CLK7"
			],
			[
				"HCLK_DSP_CK_IN8",
				"HCLK_VBRK_MUX_CLK8"
			],
			[
				"HCLK_DSP_CK_IN9",
				"HCLK_VBRK_MUX_CLK9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_INT_INTERFACE",
			"HCLK_DSP_R"
		],
		"wire_pairs": [
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK0",
				"HCLK_DSP_CK_BUFHCLK0"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK1",
				"HCLK_DSP_CK_BUFHCLK1"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK10",
				"HCLK_DSP_CK_BUFHCLK10"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK11",
				"HCLK_DSP_CK_BUFHCLK11"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK2",
				"HCLK_DSP_CK_BUFHCLK2"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK3",
				"HCLK_DSP_CK_BUFHCLK3"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK4",
				"HCLK_DSP_CK_BUFHCLK4"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK5",
				"HCLK_DSP_CK_BUFHCLK5"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK6",
				"HCLK_DSP_CK_BUFHCLK6"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK7",
				"HCLK_DSP_CK_BUFHCLK7"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK8",
				"HCLK_DSP_CK_BUFHCLK8"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK9",
				"HCLK_DSP_CK_BUFHCLK9"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFRCLK0",
				"HCLK_DSP_CK_BUFRCLK0"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFRCLK1",
				"HCLK_DSP_CK_BUFRCLK1"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFRCLK2",
				"HCLK_DSP_CK_BUFRCLK2"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFRCLK3",
				"HCLK_DSP_CK_BUFRCLK3"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN0",
				"HCLK_DSP_CK_IN0"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN1",
				"HCLK_DSP_CK_IN1"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN10",
				"HCLK_DSP_CK_IN10"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN11",
				"HCLK_DSP_CK_IN11"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN12",
				"HCLK_DSP_CK_IN12"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN13",
				"HCLK_DSP_CK_IN13"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN2",
				"HCLK_DSP_CK_IN2"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN3",
				"HCLK_DSP_CK_IN3"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN4",
				"HCLK_DSP_CK_IN4"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN5",
				"HCLK_DSP_CK_IN5"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN6",
				"HCLK_DSP_CK_IN6"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN7",
				"HCLK_DSP_CK_IN7"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN8",
				"HCLK_DSP_CK_IN8"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN9",
				"HCLK_DSP_CK_IN9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_INT_INTERFACE",
			"HCLK_L"
		],
		"wire_pairs": [
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK0",
				"HCLK_CK_BUFHCLK0"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK1",
				"HCLK_CK_BUFHCLK1"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK10",
				"HCLK_CK_BUFHCLK10"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK11",
				"HCLK_CK_BUFHCLK11"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK2",
				"HCLK_CK_BUFHCLK2"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK3",
				"HCLK_CK_BUFHCLK3"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK4",
				"HCLK_CK_BUFHCLK4"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK5",
				"HCLK_CK_BUFHCLK5"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK6",
				"HCLK_CK_BUFHCLK6"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK7",
				"HCLK_CK_BUFHCLK7"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK8",
				"HCLK_CK_BUFHCLK8"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFHCLK9",
				"HCLK_CK_BUFHCLK9"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFRCLK0",
				"HCLK_CK_BUFRCLK0"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFRCLK1",
				"HCLK_CK_BUFRCLK1"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFRCLK2",
				"HCLK_CK_BUFRCLK2"
			],
			[
				"HCLK_INT_INTERFACE_CK_BUFRCLK3",
				"HCLK_CK_BUFRCLK3"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN0",
				"HCLK_CK_IN0"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN1",
				"HCLK_CK_IN1"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN10",
				"HCLK_CK_IN10"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN11",
				"HCLK_CK_IN11"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN12",
				"HCLK_CK_IN12"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN13",
				"HCLK_CK_IN13"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN2",
				"HCLK_CK_IN2"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN3",
				"HCLK_CK_IN3"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN4",
				"HCLK_CK_IN4"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN5",
				"HCLK_CK_IN5"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN6",
				"HCLK_CK_IN6"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN7",
				"HCLK_CK_IN7"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN8",
				"HCLK_CK_IN8"
			],
			[
				"HCLK_INT_INTERFACE_CK_IN9",
				"HCLK_CK_IN9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_L",
			"HCLK_R"
		],
		"wire_pairs": [
			[
				"HCLK_CK_BUFHCLK0",
				"HCLK_CK_BUFHCLK0"
			],
			[
				"HCLK_CK_BUFHCLK1",
				"HCLK_CK_BUFHCLK1"
			],
			[
				"HCLK_CK_BUFHCLK10",
				"HCLK_CK_BUFHCLK10"
			],
			[
				"HCLK_CK_BUFHCLK11",
				"HCLK_CK_BUFHCLK11"
			],
			[
				"HCLK_CK_BUFHCLK2",
				"HCLK_CK_BUFHCLK2"
			],
			[
				"HCLK_CK_BUFHCLK3",
				"HCLK_CK_BUFHCLK3"
			],
			[
				"HCLK_CK_BUFHCLK4",
				"HCLK_CK_BUFHCLK4"
			],
			[
				"HCLK_CK_BUFHCLK5",
				"HCLK_CK_BUFHCLK5"
			],
			[
				"HCLK_CK_BUFHCLK6",
				"HCLK_CK_BUFHCLK6"
			],
			[
				"HCLK_CK_BUFHCLK7",
				"HCLK_CK_BUFHCLK7"
			],
			[
				"HCLK_CK_BUFHCLK8",
				"HCLK_CK_BUFHCLK8"
			],
			[
				"HCLK_CK_BUFHCLK9",
				"HCLK_CK_BUFHCLK9"
			],
			[
				"HCLK_CK_BUFRCLK0",
				"HCLK_CK_BUFRCLK0"
			],
			[
				"HCLK_CK_BUFRCLK1",
				"HCLK_CK_BUFRCLK1"
			],
			[
				"HCLK_CK_BUFRCLK2",
				"HCLK_CK_BUFRCLK2"
			],
			[
				"HCLK_CK_BUFRCLK3",
				"HCLK_CK_BUFRCLK3"
			],
			[
				"HCLK_CK_IN0",
				"HCLK_CK_IN0"
			],
			[
				"HCLK_CK_IN1",
				"HCLK_CK_IN1"
			],
			[
				"HCLK_CK_IN10",
				"HCLK_CK_IN10"
			],
			[
				"HCLK_CK_IN11",
				"HCLK_CK_IN11"
			],
			[
				"HCLK_CK_IN12",
				"HCLK_CK_IN12"
			],
			[
				"HCLK_CK_IN13",
				"HCLK_CK_IN13"
			],
			[
				"HCLK_CK_IN2",
				"HCLK_CK_IN2"
			],
			[
				"HCLK_CK_IN3",
				"HCLK_CK_IN3"
			],
			[
				"HCLK_CK_IN4",
				"HCLK_CK_IN4"
			],
			[
				"HCLK_CK_IN5",
				"HCLK_CK_IN5"
			],
			[
				"HCLK_CK_IN6",
				"HCLK_CK_IN6"
			],
			[
				"HCLK_CK_IN7",
				"HCLK_CK_IN7"
			],
			[
				"HCLK_CK_IN8",
				"HCLK_CK_IN8"
			],
			[
				"HCLK_CK_IN9",
				"HCLK_CK_IN9"
			],
			[
				"HCLK_CK_INOUT_L0",
				"HCLK_CK_OUTIN_R4"
			],
			[
				"HCLK_CK_INOUT_L1",
				"HCLK_CK_OUTIN_R5"
			],
			[
				"HCLK_CK_INOUT_L2",
				"HCLK_CK_OUTIN_R6"
			],
			[
				"HCLK_CK_INOUT_L3",
				"HCLK_CK_OUTIN_R7"
			],
			[
				"HCLK_CK_INOUT_L4",
				"HCLK_CK_OUTIN_R0"
			],
			[
				"HCLK_CK_INOUT_L5",
				"HCLK_CK_OUTIN_R1"
			],
			[
				"HCLK_CK_INOUT_L6",
				"HCLK_CK_OUTIN_R2"
			],
			[
				"HCLK_CK_INOUT_L7",
				"HCLK_CK_OUTIN_R3"
			],
			[
				"HCLK_CK_OUTIN_L0",
				"HCLK_CK_INOUT_R0"
			],
			[
				"HCLK_CK_OUTIN_L1",
				"HCLK_CK_INOUT_R1"
			],
			[
				"HCLK_CK_OUTIN_L2",
				"HCLK_CK_INOUT_R2"
			],
			[
				"HCLK_CK_OUTIN_L3",
				"HCLK_CK_INOUT_R3"
			],
			[
				"HCLK_CK_OUTIN_L4",
				"HCLK_CK_INOUT_R4"
			],
			[
				"HCLK_CK_OUTIN_L5",
				"HCLK_CK_INOUT_R5"
			],
			[
				"HCLK_CK_OUTIN_L6",
				"HCLK_CK_INOUT_R6"
			],
			[
				"HCLK_CK_OUTIN_L7",
				"HCLK_CK_INOUT_R7"
			],
			[
				"HCLK_NE2BEG0",
				"HCLK_NE2END_S3_0"
			],
			[
				"HCLK_NW2END_S0_0",
				"HCLK_NW2A0"
			],
			[
				"HCLK_NW6END_S0_0",
				"HCLK_NW6D0"
			],
			[
				"HCLK_SW2END_N0_3",
				"HCLK_SW2A3"
			],
			[
				"HCLK_SW6END3",
				"HCLK_SW6E3"
			],
			[
				"HCLK_WL1END3",
				"HCLK_WL1BEG3"
			],
			[
				"HCLK_WR1END_S1_0",
				"HCLK_WR1BEG_S0"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"HCLK_L",
			"INT_L"
		],
		"wire_pairs": [
			[
				"HCLK_BYP_BOUNCE2",
				"BYP_BOUNCE2"
			],
			[
				"HCLK_BYP_BOUNCE3",
				"BYP_BOUNCE3"
			],
			[
				"HCLK_BYP_BOUNCE6",
				"BYP_BOUNCE6"
			],
			[
				"HCLK_BYP_BOUNCE7",
				"BYP_BOUNCE7"
			],
			[
				"HCLK_EL1BEG3",
				"EL1BEG3"
			],
			[
				"HCLK_EL1END_S3_0",
				"EL1END_S3_0"
			],
			[
				"HCLK_ER1BEG_S0",
				"ER1BEG_S0"
			],
			[
				"HCLK_ER1END3",
				"ER1END3"
			],
			[
				"HCLK_FAN_BOUNCE_S3_0",
				"FAN_BOUNCE_S3_0"
			],
			[
				"HCLK_FAN_BOUNCE_S3_2",
				"FAN_BOUNCE_S3_2"
			],
			[
				"HCLK_FAN_BOUNCE_S3_4",
				"FAN_BOUNCE_S3_4"
			],
			[
				"HCLK_FAN_BOUNCE_S3_6",
				"FAN_BOUNCE_S3_6"
			],
			[
				"HCLK_LEAF_CLK_B_BOTL0",
				"GCLK_L_B6"
			],
			[
				"HCLK_LEAF_CLK_B_BOTL1",
				"GCLK_L_B7"
			],
			[
				"HCLK_LEAF_CLK_B_BOTL2",
				"GCLK_L_B8"
			],
			[
				"HCLK_LEAF_CLK_B_BOTL3",
				"GCLK_L_B9"
			],
			[
				"HCLK_LEAF_CLK_B_BOTL4",
				"GCLK_L_B10"
			],
			[
				"HCLK_LEAF_CLK_B_BOTL5",
				"GCLK_L_B11"
			],
			[
				"HCLK_LV0",
				"LV_L0"
			],
			[
				"HCLK_LV1",
				"LV_L1"
			],
			[
				"HCLK_LV10",
				"LV_L10"
			],
			[
				"HCLK_LV11",
				"LV_L11"
			],
			[
				"HCLK_LV12",
				"LV_L12"
			],
			[
				"HCLK_LV13",
				"LV_L13"
			],
			[
				"HCLK_LV14",
				"LV_L14"
			],
			[
				"HCLK_LV15",
				"LV_L15"
			],
			[
				"HCLK_LV16",
				"LV_L16"
			],
			[
				"HCLK_LV17",
				"LV_L17"
			],
			[
				"HCLK_LV2",
				"LV_L2"
			],
			[
				"HCLK_LV3",
				"LV_L3"
			],
			[
				"HCLK_LV4",
				"LV_L4"
			],
			[
				"HCLK_LV5",
				"LV_L5"
			],
			[
				"HCLK_LV6",
				"LV_L6"
			],
			[
				"HCLK_LV7",
				"LV_L7"
			],
			[
				"HCLK_LV8",
				"LV_L8"
			],
			[
				"HCLK_LV9",
				"LV_L9"
			],
			[
				"HCLK_LVB1",
				"LVB_L0"
			],
			[
				"HCLK_LVB10",
				"LVB_L9"
			],
			[
				"HCLK_LVB11",
				"LVB_L10"
			],
			[
				"HCLK_LVB12",
				"LVB_L11"
			],
			[
				"HCLK_LVB2",
				"LVB_L1"
			],
			[
				"HCLK_LVB3",
				"LVB_L2"
			],
			[
				"HCLK_LVB4",
				"LVB_L3"
			],
			[
				"HCLK_LVB5",
				"LVB_L4"
			],
			[
				"HCLK_LVB6",
				"LVB_L5"
			],
			[
				"HCLK_LVB7",
				"LVB_L6"
			],
			[
				"HCLK_LVB8",
				"LVB_L7"
			],
			[
				"HCLK_LVB9",
				"LVB_L8"
			],
			[
				"HCLK_NE2BEG0",
				"NE2BEG0"
			],
			[
				"HCLK_NE2BEG1",
				"NE2BEG1"
			],
			[
				"HCLK_NE2BEG2",
				"NE2BEG2"
			],
			[
				"HCLK_NE2BEG3",
				"NE2BEG3"
			],
			[
				"HCLK_NE2END_S3_0",
				"NE2END_S3_0"
			],
			[
				"HCLK_NE6A0",
				"NE6A0"
			],
			[
				"HCLK_NE6A1",
				"NE6A1"
			],
			[
				"HCLK_NE6A2",
				"NE6A2"
			],
			[
				"HCLK_NE6A3",
				"NE6A3"
			],
			[
				"HCLK_NE6B0",
				"NE6B0"
			],
			[
				"HCLK_NE6B1",
				"NE6B1"
			],
			[
				"HCLK_NE6B2",
				"NE6B2"
			],
			[
				"HCLK_NE6B3",
				"NE6B3"
			],
			[
				"HCLK_NE6C0",
				"NE6C0"
			],
			[
				"HCLK_NE6C1",
				"NE6C1"
			],
			[
				"HCLK_NE6C2",
				"NE6C2"
			],
			[
				"HCLK_NE6C3",
				"NE6C3"
			],
			[
				"HCLK_NE6D0",
				"NE6D0"
			],
			[
				"HCLK_NE6D1",
				"NE6D1"
			],
			[
				"HCLK_NE6D2",
				"NE6D2"
			],
			[
				"HCLK_NE6D3",
				"NE6D3"
			],
			[
				"HCLK_NL1BEG1",
				"NL1BEG1"
			],
			[
				"HCLK_NL1BEG2",
				"NL1BEG2"
			],
			[
				"HCLK_NL1END_S3_0",
				"NL1END_S3_0"
			],
			[
				"HCLK_NN2A1",
				"NN2A1"
			],
			[
				"HCLK_NN2A2",
				"NN2A2"
			],
			[
				"HCLK_NN2A3",
				"NN2A3"
			],
			[
				"HCLK_NN2BEG0",
				"NN2BEG0"
			],
			[
				"HCLK_NN2BEG1",
				"NN2BEG1"
			],
			[
				"HCLK_NN2BEG2",
				"NN2BEG2"
			],
			[
				"HCLK_NN2BEG3",
				"NN2BEG3"
			],
			[
				"HCLK_NN2END_S2_0",
				"NN2A0"
			],
			[
				"HCLK_NN6A0",
				"NN6A0"
			],
			[
				"HCLK_NN6A1",
				"NN6A1"
			],
			[
				"HCLK_NN6A2",
				"NN6A2"
			],
			[
				"HCLK_NN6A3",
				"NN6A3"
			],
			[
				"HCLK_NN6B0",
				"NN6B0"
			],
			[
				"HCLK_NN6B1",
				"NN6B1"
			],
			[
				"HCLK_NN6B2",
				"NN6B2"
			],
			[
				"HCLK_NN6B3",
				"NN6B3"
			],
			[
				"HCLK_NN6BEG0",
				"NN6BEG0"
			],
			[
				"HCLK_NN6BEG1",
				"NN6BEG1"
			],
			[
				"HCLK_NN6BEG2",
				"NN6BEG2"
			],
			[
				"HCLK_NN6BEG3",
				"NN6BEG3"
			],
			[
				"HCLK_NN6C0",
				"NN6C0"
			],
			[
				"HCLK_NN6C1",
				"NN6C1"
			],
			[
				"HCLK_NN6C2",
				"NN6C2"
			],
			[
				"HCLK_NN6C3",
				"NN6C3"
			],
			[
				"HCLK_NN6D0",
				"NN6D0"
			],
			[
				"HCLK_NN6D1",
				"NN6D1"
			],
			[
				"HCLK_NN6D2",
				"NN6D2"
			],
			[
				"HCLK_NN6D3",
				"NN6D3"
			],
			[
				"HCLK_NN6E1",
				"NN6E1"
			],
			[
				"HCLK_NN6E2",
				"NN6E2"
			],
			[
				"HCLK_NN6E3",
				"NN6E3"
			],
			[
				"HCLK_NN6END_S1_0",
				"NN6E0"
			],
			[
				"HCLK_NR1BEG0",
				"NR1BEG0"
			],
			[
				"HCLK_NR1BEG1",
				"NR1BEG1"
			],
			[
				"HCLK_NR1BEG2",
				"NR1BEG2"
			],
			[
				"HCLK_NR1BEG3",
				"NR1BEG3"
			],
			[
				"HCLK_NW2A0",
				"NW2BEG0"
			],
			[
				"HCLK_NW2A1",
				"NW2BEG1"
			],
			[
				"HCLK_NW2A2",
				"NW2BEG2"
			],
			[
				"HCLK_NW2A3",
				"NW2BEG3"
			],
			[
				"HCLK_NW2END_S0_0",
				"NW2END_S0_0"
			],
			[
				"HCLK_NW6A0",
				"NW6A0"
			],
			[
				"HCLK_NW6A1",
				"NW6A1"
			],
			[
				"HCLK_NW6A2",
				"NW6A2"
			],
			[
				"HCLK_NW6A3",
				"NW6A3"
			],
			[
				"HCLK_NW6B0",
				"NW6B0"
			],
			[
				"HCLK_NW6B1",
				"NW6B1"
			],
			[
				"HCLK_NW6B2",
				"NW6B2"
			],
			[
				"HCLK_NW6B3",
				"NW6B3"
			],
			[
				"HCLK_NW6C0",
				"NW6C0"
			],
			[
				"HCLK_NW6C1",
				"NW6C1"
			],
			[
				"HCLK_NW6C2",
				"NW6C2"
			],
			[
				"HCLK_NW6C3",
				"NW6C3"
			],
			[
				"HCLK_NW6D0",
				"NW6D0"
			],
			[
				"HCLK_NW6D1",
				"NW6D1"
			],
			[
				"HCLK_NW6D2",
				"NW6D2"
			],
			[
				"HCLK_NW6D3",
				"NW6D3"
			],
			[
				"HCLK_NW6END_S0_0",
				"NW6END_S0_0"
			],
			[
				"HCLK_SE2A0",
				"SE2A0"
			],
			[
				"HCLK_SE2A1",
				"SE2A1"
			],
			[
				"HCLK_SE2A2",
				"SE2A2"
			],
			[
				"HCLK_SE2A3",
				"SE2A3"
			],
			[
				"HCLK_SE6B0",
				"SE6B0"
			],
			[
				"HCLK_SE6B1",
				"SE6B1"
			],
			[
				"HCLK_SE6B2",
				"SE6B2"
			],
			[
				"HCLK_SE6B3",
				"SE6B3"
			],
			[
				"HCLK_SE6C0",
				"SE6C0"
			],
			[
				"HCLK_SE6C1",
				"SE6C1"
			],
			[
				"HCLK_SE6C2",
				"SE6C2"
			],
			[
				"HCLK_SE6C3",
				"SE6C3"
			],
			[
				"HCLK_SE6D0",
				"SE6D0"
			],
			[
				"HCLK_SE6D1",
				"SE6D1"
			],
			[
				"HCLK_SE6D2",
				"SE6D2"
			],
			[
				"HCLK_SE6D3",
				"SE6D3"
			],
			[
				"HCLK_SE6E0",
				"SE6E0"
			],
			[
				"HCLK_SE6E1",
				"SE6E1"
			],
			[
				"HCLK_SE6E2",
				"SE6E2"
			],
			[
				"HCLK_SE6E3",
				"SE6E3"
			],
			[
				"HCLK_SL1END0",
				"SL1END0"
			],
			[
				"HCLK_SL1END1",
				"SL1END1"
			],
			[
				"HCLK_SL1END2",
				"SL1END2"
			],
			[
				"HCLK_SL1END3",
				"SL1END3"
			],
			[
				"HCLK_SR1END1",
				"SR1END1"
			],
			[
				"HCLK_SR1END2",
				"SR1END2"
			],
			[
				"HCLK_SR1END_N3_3",
				"SR1END3"
			],
			[
				"HCLK_SS2A0",
				"SS2A0"
			],
			[
				"HCLK_SS2A1",
				"SS2A1"
			],
			[
				"HCLK_SS2A2",
				"SS2A2"
			],
			[
				"HCLK_SS2BEG3",
				"SS2A3"
			],
			[
				"HCLK_SS2END0",
				"SS2END0"
			],
			[
				"HCLK_SS2END1",
				"SS2END1"
			],
			[
				"HCLK_SS2END2",
				"SS2END2"
			],
			[
				"HCLK_SS2END_N0_3",
				"SS2END3"
			],
			[
				"HCLK_SS6A0",
				"SS6A0"
			],
			[
				"HCLK_SS6A1",
				"SS6A1"
			],
			[
				"HCLK_SS6A2",
				"SS6A2"
			],
			[
				"HCLK_SS6A3",
				"SS6A3"
			],
			[
				"HCLK_SS6B0",
				"SS6B0"
			],
			[
				"HCLK_SS6B1",
				"SS6B1"
			],
			[
				"HCLK_SS6B2",
				"SS6B2"
			],
			[
				"HCLK_SS6B3",
				"SS6B3"
			],
			[
				"HCLK_SS6C0",
				"SS6C0"
			],
			[
				"HCLK_SS6C1",
				"SS6C1"
			],
			[
				"HCLK_SS6C2",
				"SS6C2"
			],
			[
				"HCLK_SS6C3",
				"SS6C3"
			],
			[
				"HCLK_SS6D0",
				"SS6D0"
			],
			[
				"HCLK_SS6D1",
				"SS6D1"
			],
			[
				"HCLK_SS6D2",
				"SS6D2"
			],
			[
				"HCLK_SS6D3",
				"SS6D3"
			],
			[
				"HCLK_SS6E0",
				"SS6E0"
			],
			[
				"HCLK_SS6E1",
				"SS6E1"
			],
			[
				"HCLK_SS6E2",
				"SS6E2"
			],
			[
				"HCLK_SS6E3",
				"SS6E3"
			],
			[
				"HCLK_SS6END0",
				"SS6END0"
			],
			[
				"HCLK_SS6END1",
				"SS6END1"
			],
			[
				"HCLK_SS6END2",
				"SS6END2"
			],
			[
				"HCLK_SS6END_N0_3",
				"SS6END3"
			],
			[
				"HCLK_SW2A3",
				"SW2A3"
			],
			[
				"HCLK_SW2END0",
				"SW2A0"
			],
			[
				"HCLK_SW2END1",
				"SW2A1"
			],
			[
				"HCLK_SW2END2",
				"SW2A2"
			],
			[
				"HCLK_SW2END_N0_3",
				"SW2END3"
			],
			[
				"HCLK_SW6B0",
				"SW6B0"
			],
			[
				"HCLK_SW6B1",
				"SW6B1"
			],
			[
				"HCLK_SW6B2",
				"SW6B2"
			],
			[
				"HCLK_SW6B3",
				"SW6B3"
			],
			[
				"HCLK_SW6C0",
				"SW6C0"
			],
			[
				"HCLK_SW6C1",
				"SW6C1"
			],
			[
				"HCLK_SW6C2",
				"SW6C2"
			],
			[
				"HCLK_SW6C3",
				"SW6C3"
			],
			[
				"HCLK_SW6D0",
				"SW6D0"
			],
			[
				"HCLK_SW6D1",
				"SW6D1"
			],
			[
				"HCLK_SW6D2",
				"SW6D2"
			],
			[
				"HCLK_SW6D3",
				"SW6D3"
			],
			[
				"HCLK_SW6E0",
				"SW6E0"
			],
			[
				"HCLK_SW6E1",
				"SW6E1"
			],
			[
				"HCLK_SW6E2",
				"SW6E2"
			],
			[
				"HCLK_SW6E3",
				"SW6E3"
			],
			[
				"HCLK_SW6END3",
				"SW6END3"
			],
			[
				"HCLK_WL1BEG3",
				"WL1BEG3"
			],
			[
				"HCLK_WL1END3",
				"WL1END3"
			],
			[
				"HCLK_WR1BEG_S0",
				"WR1BEG_S0"
			],
			[
				"HCLK_WR1END_S1_0",
				"WR1END_S1_0"
			],
			[
				"HCLK_WW2END3",
				"WW2END3"
			],
			[
				"HCLK_WW4END_S0_0",
				"WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_R",
			"HCLK_CLB"
		],
		"wire_pairs": [
			[
				"HCLK_CK_BUFHCLK0",
				"HCLK_CLB_CK_BUFHCLK0"
			],
			[
				"HCLK_CK_BUFHCLK1",
				"HCLK_CLB_CK_BUFHCLK1"
			],
			[
				"HCLK_CK_BUFHCLK10",
				"HCLK_CLB_CK_BUFHCLK10"
			],
			[
				"HCLK_CK_BUFHCLK11",
				"HCLK_CLB_CK_BUFHCLK11"
			],
			[
				"HCLK_CK_BUFHCLK2",
				"HCLK_CLB_CK_BUFHCLK2"
			],
			[
				"HCLK_CK_BUFHCLK3",
				"HCLK_CLB_CK_BUFHCLK3"
			],
			[
				"HCLK_CK_BUFHCLK4",
				"HCLK_CLB_CK_BUFHCLK4"
			],
			[
				"HCLK_CK_BUFHCLK5",
				"HCLK_CLB_CK_BUFHCLK5"
			],
			[
				"HCLK_CK_BUFHCLK6",
				"HCLK_CLB_CK_BUFHCLK6"
			],
			[
				"HCLK_CK_BUFHCLK7",
				"HCLK_CLB_CK_BUFHCLK7"
			],
			[
				"HCLK_CK_BUFHCLK8",
				"HCLK_CLB_CK_BUFHCLK8"
			],
			[
				"HCLK_CK_BUFHCLK9",
				"HCLK_CLB_CK_BUFHCLK9"
			],
			[
				"HCLK_CK_BUFRCLK0",
				"HCLK_CLB_CK_BUFRCLK0"
			],
			[
				"HCLK_CK_BUFRCLK1",
				"HCLK_CLB_CK_BUFRCLK1"
			],
			[
				"HCLK_CK_BUFRCLK2",
				"HCLK_CLB_CK_BUFRCLK2"
			],
			[
				"HCLK_CK_BUFRCLK3",
				"HCLK_CLB_CK_BUFRCLK3"
			],
			[
				"HCLK_CK_IN0",
				"HCLK_CLB_CK_IN0"
			],
			[
				"HCLK_CK_IN1",
				"HCLK_CLB_CK_IN1"
			],
			[
				"HCLK_CK_IN10",
				"HCLK_CLB_CK_IN10"
			],
			[
				"HCLK_CK_IN11",
				"HCLK_CLB_CK_IN11"
			],
			[
				"HCLK_CK_IN12",
				"HCLK_CLB_CK_IN12"
			],
			[
				"HCLK_CK_IN13",
				"HCLK_CLB_CK_IN13"
			],
			[
				"HCLK_CK_IN2",
				"HCLK_CLB_CK_IN2"
			],
			[
				"HCLK_CK_IN3",
				"HCLK_CLB_CK_IN3"
			],
			[
				"HCLK_CK_IN4",
				"HCLK_CLB_CK_IN4"
			],
			[
				"HCLK_CK_IN5",
				"HCLK_CLB_CK_IN5"
			],
			[
				"HCLK_CK_IN6",
				"HCLK_CLB_CK_IN6"
			],
			[
				"HCLK_CK_IN7",
				"HCLK_CLB_CK_IN7"
			],
			[
				"HCLK_CK_IN8",
				"HCLK_CLB_CK_IN8"
			],
			[
				"HCLK_CK_IN9",
				"HCLK_CLB_CK_IN9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_R",
			"HCLK_INT_INTERFACE"
		],
		"wire_pairs": [
			[
				"HCLK_CK_BUFHCLK0",
				"HCLK_INT_INTERFACE_CK_BUFHCLK0"
			],
			[
				"HCLK_CK_BUFHCLK1",
				"HCLK_INT_INTERFACE_CK_BUFHCLK1"
			],
			[
				"HCLK_CK_BUFHCLK10",
				"HCLK_INT_INTERFACE_CK_BUFHCLK10"
			],
			[
				"HCLK_CK_BUFHCLK11",
				"HCLK_INT_INTERFACE_CK_BUFHCLK11"
			],
			[
				"HCLK_CK_BUFHCLK2",
				"HCLK_INT_INTERFACE_CK_BUFHCLK2"
			],
			[
				"HCLK_CK_BUFHCLK3",
				"HCLK_INT_INTERFACE_CK_BUFHCLK3"
			],
			[
				"HCLK_CK_BUFHCLK4",
				"HCLK_INT_INTERFACE_CK_BUFHCLK4"
			],
			[
				"HCLK_CK_BUFHCLK5",
				"HCLK_INT_INTERFACE_CK_BUFHCLK5"
			],
			[
				"HCLK_CK_BUFHCLK6",
				"HCLK_INT_INTERFACE_CK_BUFHCLK6"
			],
			[
				"HCLK_CK_BUFHCLK7",
				"HCLK_INT_INTERFACE_CK_BUFHCLK7"
			],
			[
				"HCLK_CK_BUFHCLK8",
				"HCLK_INT_INTERFACE_CK_BUFHCLK8"
			],
			[
				"HCLK_CK_BUFHCLK9",
				"HCLK_INT_INTERFACE_CK_BUFHCLK9"
			],
			[
				"HCLK_CK_BUFRCLK0",
				"HCLK_INT_INTERFACE_CK_BUFRCLK0"
			],
			[
				"HCLK_CK_BUFRCLK1",
				"HCLK_INT_INTERFACE_CK_BUFRCLK1"
			],
			[
				"HCLK_CK_BUFRCLK2",
				"HCLK_INT_INTERFACE_CK_BUFRCLK2"
			],
			[
				"HCLK_CK_BUFRCLK3",
				"HCLK_INT_INTERFACE_CK_BUFRCLK3"
			],
			[
				"HCLK_CK_IN0",
				"HCLK_INT_INTERFACE_CK_IN0"
			],
			[
				"HCLK_CK_IN1",
				"HCLK_INT_INTERFACE_CK_IN1"
			],
			[
				"HCLK_CK_IN10",
				"HCLK_INT_INTERFACE_CK_IN10"
			],
			[
				"HCLK_CK_IN11",
				"HCLK_INT_INTERFACE_CK_IN11"
			],
			[
				"HCLK_CK_IN12",
				"HCLK_INT_INTERFACE_CK_IN12"
			],
			[
				"HCLK_CK_IN13",
				"HCLK_INT_INTERFACE_CK_IN13"
			],
			[
				"HCLK_CK_IN2",
				"HCLK_INT_INTERFACE_CK_IN2"
			],
			[
				"HCLK_CK_IN3",
				"HCLK_INT_INTERFACE_CK_IN3"
			],
			[
				"HCLK_CK_IN4",
				"HCLK_INT_INTERFACE_CK_IN4"
			],
			[
				"HCLK_CK_IN5",
				"HCLK_INT_INTERFACE_CK_IN5"
			],
			[
				"HCLK_CK_IN6",
				"HCLK_INT_INTERFACE_CK_IN6"
			],
			[
				"HCLK_CK_IN7",
				"HCLK_INT_INTERFACE_CK_IN7"
			],
			[
				"HCLK_CK_IN8",
				"HCLK_INT_INTERFACE_CK_IN8"
			],
			[
				"HCLK_CK_IN9",
				"HCLK_INT_INTERFACE_CK_IN9"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"HCLK_R",
			"INT_R"
		],
		"wire_pairs": [
			[
				"HCLK_BYP_BOUNCE2",
				"BYP_BOUNCE2"
			],
			[
				"HCLK_BYP_BOUNCE3",
				"BYP_BOUNCE3"
			],
			[
				"HCLK_BYP_BOUNCE6",
				"BYP_BOUNCE6"
			],
			[
				"HCLK_BYP_BOUNCE7",
				"BYP_BOUNCE7"
			],
			[
				"HCLK_EL1BEG3",
				"EL1BEG3"
			],
			[
				"HCLK_EL1END_S3_0",
				"EL1END_S3_0"
			],
			[
				"HCLK_ER1BEG_S0",
				"ER1BEG_S0"
			],
			[
				"HCLK_ER1END3",
				"ER1END3"
			],
			[
				"HCLK_FAN_BOUNCE_S3_0",
				"FAN_BOUNCE_S3_0"
			],
			[
				"HCLK_FAN_BOUNCE_S3_2",
				"FAN_BOUNCE_S3_2"
			],
			[
				"HCLK_FAN_BOUNCE_S3_4",
				"FAN_BOUNCE_S3_4"
			],
			[
				"HCLK_FAN_BOUNCE_S3_6",
				"FAN_BOUNCE_S3_6"
			],
			[
				"HCLK_LEAF_CLK_B_BOT0",
				"GCLK_B0"
			],
			[
				"HCLK_LEAF_CLK_B_BOT1",
				"GCLK_B1"
			],
			[
				"HCLK_LEAF_CLK_B_BOT2",
				"GCLK_B2"
			],
			[
				"HCLK_LEAF_CLK_B_BOT3",
				"GCLK_B3"
			],
			[
				"HCLK_LEAF_CLK_B_BOT4",
				"GCLK_B4"
			],
			[
				"HCLK_LEAF_CLK_B_BOT5",
				"GCLK_B5"
			],
			[
				"HCLK_LV0",
				"LV0"
			],
			[
				"HCLK_LV1",
				"LV1"
			],
			[
				"HCLK_LV10",
				"LV10"
			],
			[
				"HCLK_LV11",
				"LV11"
			],
			[
				"HCLK_LV12",
				"LV12"
			],
			[
				"HCLK_LV13",
				"LV13"
			],
			[
				"HCLK_LV14",
				"LV14"
			],
			[
				"HCLK_LV15",
				"LV15"
			],
			[
				"HCLK_LV16",
				"LV16"
			],
			[
				"HCLK_LV17",
				"LV17"
			],
			[
				"HCLK_LV2",
				"LV2"
			],
			[
				"HCLK_LV3",
				"LV3"
			],
			[
				"HCLK_LV4",
				"LV4"
			],
			[
				"HCLK_LV5",
				"LV5"
			],
			[
				"HCLK_LV6",
				"LV6"
			],
			[
				"HCLK_LV7",
				"LV7"
			],
			[
				"HCLK_LV8",
				"LV8"
			],
			[
				"HCLK_LV9",
				"LV9"
			],
			[
				"HCLK_LVB1",
				"LVB0"
			],
			[
				"HCLK_LVB10",
				"LVB9"
			],
			[
				"HCLK_LVB11",
				"LVB10"
			],
			[
				"HCLK_LVB12",
				"LVB11"
			],
			[
				"HCLK_LVB2",
				"LVB1"
			],
			[
				"HCLK_LVB3",
				"LVB2"
			],
			[
				"HCLK_LVB4",
				"LVB3"
			],
			[
				"HCLK_LVB5",
				"LVB4"
			],
			[
				"HCLK_LVB6",
				"LVB5"
			],
			[
				"HCLK_LVB7",
				"LVB6"
			],
			[
				"HCLK_LVB8",
				"LVB7"
			],
			[
				"HCLK_LVB9",
				"LVB8"
			],
			[
				"HCLK_NE2BEG0",
				"NE2BEG0"
			],
			[
				"HCLK_NE2BEG1",
				"NE2BEG1"
			],
			[
				"HCLK_NE2BEG2",
				"NE2BEG2"
			],
			[
				"HCLK_NE2BEG3",
				"NE2BEG3"
			],
			[
				"HCLK_NE2END_S3_0",
				"NE2END_S3_0"
			],
			[
				"HCLK_NE6A0",
				"NE6A0"
			],
			[
				"HCLK_NE6A1",
				"NE6A1"
			],
			[
				"HCLK_NE6A2",
				"NE6A2"
			],
			[
				"HCLK_NE6A3",
				"NE6A3"
			],
			[
				"HCLK_NE6B0",
				"NE6B0"
			],
			[
				"HCLK_NE6B1",
				"NE6B1"
			],
			[
				"HCLK_NE6B2",
				"NE6B2"
			],
			[
				"HCLK_NE6B3",
				"NE6B3"
			],
			[
				"HCLK_NE6C0",
				"NE6C0"
			],
			[
				"HCLK_NE6C1",
				"NE6C1"
			],
			[
				"HCLK_NE6C2",
				"NE6C2"
			],
			[
				"HCLK_NE6C3",
				"NE6C3"
			],
			[
				"HCLK_NE6D0",
				"NE6D0"
			],
			[
				"HCLK_NE6D1",
				"NE6D1"
			],
			[
				"HCLK_NE6D2",
				"NE6D2"
			],
			[
				"HCLK_NE6D3",
				"NE6D3"
			],
			[
				"HCLK_NL1BEG1",
				"NL1BEG1"
			],
			[
				"HCLK_NL1BEG2",
				"NL1BEG2"
			],
			[
				"HCLK_NL1END_S3_0",
				"NL1END_S3_0"
			],
			[
				"HCLK_NN2A1",
				"NN2A1"
			],
			[
				"HCLK_NN2A2",
				"NN2A2"
			],
			[
				"HCLK_NN2A3",
				"NN2A3"
			],
			[
				"HCLK_NN2BEG0",
				"NN2BEG0"
			],
			[
				"HCLK_NN2BEG1",
				"NN2BEG1"
			],
			[
				"HCLK_NN2BEG2",
				"NN2BEG2"
			],
			[
				"HCLK_NN2BEG3",
				"NN2BEG3"
			],
			[
				"HCLK_NN2END_S2_0",
				"NN2A0"
			],
			[
				"HCLK_NN6A0",
				"NN6A0"
			],
			[
				"HCLK_NN6A1",
				"NN6A1"
			],
			[
				"HCLK_NN6A2",
				"NN6A2"
			],
			[
				"HCLK_NN6A3",
				"NN6A3"
			],
			[
				"HCLK_NN6B0",
				"NN6B0"
			],
			[
				"HCLK_NN6B1",
				"NN6B1"
			],
			[
				"HCLK_NN6B2",
				"NN6B2"
			],
			[
				"HCLK_NN6B3",
				"NN6B3"
			],
			[
				"HCLK_NN6BEG0",
				"NN6BEG0"
			],
			[
				"HCLK_NN6BEG1",
				"NN6BEG1"
			],
			[
				"HCLK_NN6BEG2",
				"NN6BEG2"
			],
			[
				"HCLK_NN6BEG3",
				"NN6BEG3"
			],
			[
				"HCLK_NN6C0",
				"NN6C0"
			],
			[
				"HCLK_NN6C1",
				"NN6C1"
			],
			[
				"HCLK_NN6C2",
				"NN6C2"
			],
			[
				"HCLK_NN6C3",
				"NN6C3"
			],
			[
				"HCLK_NN6D0",
				"NN6D0"
			],
			[
				"HCLK_NN6D1",
				"NN6D1"
			],
			[
				"HCLK_NN6D2",
				"NN6D2"
			],
			[
				"HCLK_NN6D3",
				"NN6D3"
			],
			[
				"HCLK_NN6E1",
				"NN6E1"
			],
			[
				"HCLK_NN6E2",
				"NN6E2"
			],
			[
				"HCLK_NN6E3",
				"NN6E3"
			],
			[
				"HCLK_NN6END_S1_0",
				"NN6E0"
			],
			[
				"HCLK_NR1BEG0",
				"NR1BEG0"
			],
			[
				"HCLK_NR1BEG1",
				"NR1BEG1"
			],
			[
				"HCLK_NR1BEG2",
				"NR1BEG2"
			],
			[
				"HCLK_NR1BEG3",
				"NR1BEG3"
			],
			[
				"HCLK_NW2A0",
				"NW2BEG0"
			],
			[
				"HCLK_NW2A1",
				"NW2BEG1"
			],
			[
				"HCLK_NW2A2",
				"NW2BEG2"
			],
			[
				"HCLK_NW2A3",
				"NW2BEG3"
			],
			[
				"HCLK_NW2END_S0_0",
				"NW2END_S0_0"
			],
			[
				"HCLK_NW6A0",
				"NW6A0"
			],
			[
				"HCLK_NW6A1",
				"NW6A1"
			],
			[
				"HCLK_NW6A2",
				"NW6A2"
			],
			[
				"HCLK_NW6A3",
				"NW6A3"
			],
			[
				"HCLK_NW6B0",
				"NW6B0"
			],
			[
				"HCLK_NW6B1",
				"NW6B1"
			],
			[
				"HCLK_NW6B2",
				"NW6B2"
			],
			[
				"HCLK_NW6B3",
				"NW6B3"
			],
			[
				"HCLK_NW6C0",
				"NW6C0"
			],
			[
				"HCLK_NW6C1",
				"NW6C1"
			],
			[
				"HCLK_NW6C2",
				"NW6C2"
			],
			[
				"HCLK_NW6C3",
				"NW6C3"
			],
			[
				"HCLK_NW6D0",
				"NW6D0"
			],
			[
				"HCLK_NW6D1",
				"NW6D1"
			],
			[
				"HCLK_NW6D2",
				"NW6D2"
			],
			[
				"HCLK_NW6D3",
				"NW6D3"
			],
			[
				"HCLK_NW6END_S0_0",
				"NW6END_S0_0"
			],
			[
				"HCLK_SE2A0",
				"SE2A0"
			],
			[
				"HCLK_SE2A1",
				"SE2A1"
			],
			[
				"HCLK_SE2A2",
				"SE2A2"
			],
			[
				"HCLK_SE2A3",
				"SE2A3"
			],
			[
				"HCLK_SE6B0",
				"SE6B0"
			],
			[
				"HCLK_SE6B1",
				"SE6B1"
			],
			[
				"HCLK_SE6B2",
				"SE6B2"
			],
			[
				"HCLK_SE6B3",
				"SE6B3"
			],
			[
				"HCLK_SE6C0",
				"SE6C0"
			],
			[
				"HCLK_SE6C1",
				"SE6C1"
			],
			[
				"HCLK_SE6C2",
				"SE6C2"
			],
			[
				"HCLK_SE6C3",
				"SE6C3"
			],
			[
				"HCLK_SE6D0",
				"SE6D0"
			],
			[
				"HCLK_SE6D1",
				"SE6D1"
			],
			[
				"HCLK_SE6D2",
				"SE6D2"
			],
			[
				"HCLK_SE6D3",
				"SE6D3"
			],
			[
				"HCLK_SE6E0",
				"SE6E0"
			],
			[
				"HCLK_SE6E1",
				"SE6E1"
			],
			[
				"HCLK_SE6E2",
				"SE6E2"
			],
			[
				"HCLK_SE6E3",
				"SE6E3"
			],
			[
				"HCLK_SL1END0",
				"SL1END0"
			],
			[
				"HCLK_SL1END1",
				"SL1END1"
			],
			[
				"HCLK_SL1END2",
				"SL1END2"
			],
			[
				"HCLK_SL1END3",
				"SL1END3"
			],
			[
				"HCLK_SR1END1",
				"SR1END1"
			],
			[
				"HCLK_SR1END2",
				"SR1END2"
			],
			[
				"HCLK_SR1END_N3_3",
				"SR1END3"
			],
			[
				"HCLK_SS2A0",
				"SS2A0"
			],
			[
				"HCLK_SS2A1",
				"SS2A1"
			],
			[
				"HCLK_SS2A2",
				"SS2A2"
			],
			[
				"HCLK_SS2BEG3",
				"SS2A3"
			],
			[
				"HCLK_SS2END0",
				"SS2END0"
			],
			[
				"HCLK_SS2END1",
				"SS2END1"
			],
			[
				"HCLK_SS2END2",
				"SS2END2"
			],
			[
				"HCLK_SS2END_N0_3",
				"SS2END3"
			],
			[
				"HCLK_SS6A0",
				"SS6A0"
			],
			[
				"HCLK_SS6A1",
				"SS6A1"
			],
			[
				"HCLK_SS6A2",
				"SS6A2"
			],
			[
				"HCLK_SS6A3",
				"SS6A3"
			],
			[
				"HCLK_SS6B0",
				"SS6B0"
			],
			[
				"HCLK_SS6B1",
				"SS6B1"
			],
			[
				"HCLK_SS6B2",
				"SS6B2"
			],
			[
				"HCLK_SS6B3",
				"SS6B3"
			],
			[
				"HCLK_SS6C0",
				"SS6C0"
			],
			[
				"HCLK_SS6C1",
				"SS6C1"
			],
			[
				"HCLK_SS6C2",
				"SS6C2"
			],
			[
				"HCLK_SS6C3",
				"SS6C3"
			],
			[
				"HCLK_SS6D0",
				"SS6D0"
			],
			[
				"HCLK_SS6D1",
				"SS6D1"
			],
			[
				"HCLK_SS6D2",
				"SS6D2"
			],
			[
				"HCLK_SS6D3",
				"SS6D3"
			],
			[
				"HCLK_SS6E0",
				"SS6E0"
			],
			[
				"HCLK_SS6E1",
				"SS6E1"
			],
			[
				"HCLK_SS6E2",
				"SS6E2"
			],
			[
				"HCLK_SS6E3",
				"SS6E3"
			],
			[
				"HCLK_SS6END0",
				"SS6END0"
			],
			[
				"HCLK_SS6END1",
				"SS6END1"
			],
			[
				"HCLK_SS6END2",
				"SS6END2"
			],
			[
				"HCLK_SS6END_N0_3",
				"SS6END3"
			],
			[
				"HCLK_SW2A3",
				"SW2A3"
			],
			[
				"HCLK_SW2END0",
				"SW2A0"
			],
			[
				"HCLK_SW2END1",
				"SW2A1"
			],
			[
				"HCLK_SW2END2",
				"SW2A2"
			],
			[
				"HCLK_SW2END_N0_3",
				"SW2END3"
			],
			[
				"HCLK_SW6B0",
				"SW6B0"
			],
			[
				"HCLK_SW6B1",
				"SW6B1"
			],
			[
				"HCLK_SW6B2",
				"SW6B2"
			],
			[
				"HCLK_SW6B3",
				"SW6B3"
			],
			[
				"HCLK_SW6C0",
				"SW6C0"
			],
			[
				"HCLK_SW6C1",
				"SW6C1"
			],
			[
				"HCLK_SW6C2",
				"SW6C2"
			],
			[
				"HCLK_SW6C3",
				"SW6C3"
			],
			[
				"HCLK_SW6D0",
				"SW6D0"
			],
			[
				"HCLK_SW6D1",
				"SW6D1"
			],
			[
				"HCLK_SW6D2",
				"SW6D2"
			],
			[
				"HCLK_SW6D3",
				"SW6D3"
			],
			[
				"HCLK_SW6E0",
				"SW6E0"
			],
			[
				"HCLK_SW6E1",
				"SW6E1"
			],
			[
				"HCLK_SW6E2",
				"SW6E2"
			],
			[
				"HCLK_SW6E3",
				"SW6E3"
			],
			[
				"HCLK_SW6END3",
				"SW6END3"
			],
			[
				"HCLK_WL1BEG3",
				"WL1BEG3"
			],
			[
				"HCLK_WL1END3",
				"WL1END3"
			],
			[
				"HCLK_WR1BEG_S0",
				"WR1BEG_S0"
			],
			[
				"HCLK_WR1END_S1_0",
				"WR1END_S1_0"
			],
			[
				"HCLK_WW2END3",
				"WW2END3"
			],
			[
				"HCLK_WW4END_S0_0",
				"WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_VBRK",
			"HCLK_BRAM"
		],
		"wire_pairs": [
			[
				"HCLK_VBRK_CK_BUFHCLK0",
				"HCLK_BRAM_CK_BUFHCLK0"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK1",
				"HCLK_BRAM_CK_BUFHCLK1"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK10",
				"HCLK_BRAM_CK_BUFHCLK10"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK11",
				"HCLK_BRAM_CK_BUFHCLK11"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK2",
				"HCLK_BRAM_CK_BUFHCLK2"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK3",
				"HCLK_BRAM_CK_BUFHCLK3"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK4",
				"HCLK_BRAM_CK_BUFHCLK4"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK5",
				"HCLK_BRAM_CK_BUFHCLK5"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK6",
				"HCLK_BRAM_CK_BUFHCLK6"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK7",
				"HCLK_BRAM_CK_BUFHCLK7"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK8",
				"HCLK_BRAM_CK_BUFHCLK8"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK9",
				"HCLK_BRAM_CK_BUFHCLK9"
			],
			[
				"HCLK_VBRK_CK_BUFRCLK0",
				"HCLK_BRAM_CK_BUFRCLK0"
			],
			[
				"HCLK_VBRK_CK_BUFRCLK1",
				"HCLK_BRAM_CK_BUFRCLK1"
			],
			[
				"HCLK_VBRK_CK_BUFRCLK2",
				"HCLK_BRAM_CK_BUFRCLK2"
			],
			[
				"HCLK_VBRK_CK_BUFRCLK3",
				"HCLK_BRAM_CK_BUFRCLK3"
			],
			[
				"HCLK_VBRK_MUX_CLK0",
				"HCLK_BRAM_CK_IN0"
			],
			[
				"HCLK_VBRK_MUX_CLK1",
				"HCLK_BRAM_CK_IN1"
			],
			[
				"HCLK_VBRK_MUX_CLK10",
				"HCLK_BRAM_CK_IN10"
			],
			[
				"HCLK_VBRK_MUX_CLK11",
				"HCLK_BRAM_CK_IN11"
			],
			[
				"HCLK_VBRK_MUX_CLK12",
				"HCLK_BRAM_CK_IN12"
			],
			[
				"HCLK_VBRK_MUX_CLK13",
				"HCLK_BRAM_CK_IN13"
			],
			[
				"HCLK_VBRK_MUX_CLK2",
				"HCLK_BRAM_CK_IN2"
			],
			[
				"HCLK_VBRK_MUX_CLK3",
				"HCLK_BRAM_CK_IN3"
			],
			[
				"HCLK_VBRK_MUX_CLK4",
				"HCLK_BRAM_CK_IN4"
			],
			[
				"HCLK_VBRK_MUX_CLK5",
				"HCLK_BRAM_CK_IN5"
			],
			[
				"HCLK_VBRK_MUX_CLK6",
				"HCLK_BRAM_CK_IN6"
			],
			[
				"HCLK_VBRK_MUX_CLK7",
				"HCLK_BRAM_CK_IN7"
			],
			[
				"HCLK_VBRK_MUX_CLK8",
				"HCLK_BRAM_CK_IN8"
			],
			[
				"HCLK_VBRK_MUX_CLK9",
				"HCLK_BRAM_CK_IN9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"HCLK_VBRK",
			"HCLK_CLB"
		],
		"wire_pairs": [
			[
				"HCLK_VBRK_CK_BUFHCLK0",
				"HCLK_CLB_CK_BUFHCLK0"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK1",
				"HCLK_CLB_CK_BUFHCLK1"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK10",
				"HCLK_CLB_CK_BUFHCLK10"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK11",
				"HCLK_CLB_CK_BUFHCLK11"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK2",
				"HCLK_CLB_CK_BUFHCLK2"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK3",
				"HCLK_CLB_CK_BUFHCLK3"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK4",
				"HCLK_CLB_CK_BUFHCLK4"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK5",
				"HCLK_CLB_CK_BUFHCLK5"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK6",
				"HCLK_CLB_CK_BUFHCLK6"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK7",
				"HCLK_CLB_CK_BUFHCLK7"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK8",
				"HCLK_CLB_CK_BUFHCLK8"
			],
			[
				"HCLK_VBRK_CK_BUFHCLK9",
				"HCLK_CLB_CK_BUFHCLK9"
			],
			[
				"HCLK_VBRK_CK_BUFRCLK0",
				"HCLK_CLB_CK_BUFRCLK0"
			],
			[
				"HCLK_VBRK_CK_BUFRCLK1",
				"HCLK_CLB_CK_BUFRCLK1"
			],
			[
				"HCLK_VBRK_CK_BUFRCLK2",
				"HCLK_CLB_CK_BUFRCLK2"
			],
			[
				"HCLK_VBRK_CK_BUFRCLK3",
				"HCLK_CLB_CK_BUFRCLK3"
			],
			[
				"HCLK_VBRK_MUX_CLK0",
				"HCLK_CLB_CK_IN0"
			],
			[
				"HCLK_VBRK_MUX_CLK1",
				"HCLK_CLB_CK_IN1"
			],
			[
				"HCLK_VBRK_MUX_CLK10",
				"HCLK_CLB_CK_IN10"
			],
			[
				"HCLK_VBRK_MUX_CLK11",
				"HCLK_CLB_CK_IN11"
			],
			[
				"HCLK_VBRK_MUX_CLK12",
				"HCLK_CLB_CK_IN12"
			],
			[
				"HCLK_VBRK_MUX_CLK13",
				"HCLK_CLB_CK_IN13"
			],
			[
				"HCLK_VBRK_MUX_CLK2",
				"HCLK_CLB_CK_IN2"
			],
			[
				"HCLK_VBRK_MUX_CLK3",
				"HCLK_CLB_CK_IN3"
			],
			[
				"HCLK_VBRK_MUX_CLK4",
				"HCLK_CLB_CK_IN4"
			],
			[
				"HCLK_VBRK_MUX_CLK5",
				"HCLK_CLB_CK_IN5"
			],
			[
				"HCLK_VBRK_MUX_CLK6",
				"HCLK_CLB_CK_IN6"
			],
			[
				"HCLK_VBRK_MUX_CLK7",
				"HCLK_CLB_CK_IN7"
			],
			[
				"HCLK_VBRK_MUX_CLK8",
				"HCLK_CLB_CK_IN8"
			],
			[
				"HCLK_VBRK_MUX_CLK9",
				"HCLK_CLB_CK_IN9"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"INT_INTERFACE_R",
			"DSP_R"
		],
		"wire_pairs": [
			[
				"INT_INTERFACE_BYP0",
				"DSP_BYP0_0"
			],
			[
				"INT_INTERFACE_BYP1",
				"DSP_BYP1_0"
			],
			[
				"INT_INTERFACE_BYP2",
				"DSP_BYP2_0"
			],
			[
				"INT_INTERFACE_BYP3",
				"DSP_BYP3_0"
			],
			[
				"INT_INTERFACE_BYP4",
				"DSP_BYP4_0"
			],
			[
				"INT_INTERFACE_BYP5",
				"DSP_BYP5_0"
			],
			[
				"INT_INTERFACE_BYP6",
				"DSP_BYP6_0"
			],
			[
				"INT_INTERFACE_BYP7",
				"DSP_BYP7_0"
			],
			[
				"INT_INTERFACE_CLK0",
				"DSP_CLK0_0"
			],
			[
				"INT_INTERFACE_CLK1",
				"DSP_CLK1_0"
			],
			[
				"INT_INTERFACE_CTRL0",
				"DSP_CTRL0_0"
			],
			[
				"INT_INTERFACE_CTRL1",
				"DSP_CTRL1_0"
			],
			[
				"INT_INTERFACE_EE2A0",
				"DSP_EE2A0_0"
			],
			[
				"INT_INTERFACE_EE2A1",
				"DSP_EE2A1_0"
			],
			[
				"INT_INTERFACE_EE2A2",
				"DSP_EE2A2_0"
			],
			[
				"INT_INTERFACE_EE2A3",
				"DSP_EE2A3_0"
			],
			[
				"INT_INTERFACE_EE2BEG0",
				"DSP_EE2BEG0_0"
			],
			[
				"INT_INTERFACE_EE2BEG1",
				"DSP_EE2BEG1_0"
			],
			[
				"INT_INTERFACE_EE2BEG2",
				"DSP_EE2BEG2_0"
			],
			[
				"INT_INTERFACE_EE2BEG3",
				"DSP_EE2BEG3_0"
			],
			[
				"INT_INTERFACE_EE4A0",
				"DSP_EE4A0_0"
			],
			[
				"INT_INTERFACE_EE4A1",
				"DSP_EE4A1_0"
			],
			[
				"INT_INTERFACE_EE4A2",
				"DSP_EE4A2_0"
			],
			[
				"INT_INTERFACE_EE4A3",
				"DSP_EE4A3_0"
			],
			[
				"INT_INTERFACE_EE4B0",
				"DSP_EE4B0_0"
			],
			[
				"INT_INTERFACE_EE4B1",
				"DSP_EE4B1_0"
			],
			[
				"INT_INTERFACE_EE4B2",
				"DSP_EE4B2_0"
			],
			[
				"INT_INTERFACE_EE4B3",
				"DSP_EE4B3_0"
			],
			[
				"INT_INTERFACE_EE4BEG0",
				"DSP_EE4BEG0_0"
			],
			[
				"INT_INTERFACE_EE4BEG1",
				"DSP_EE4BEG1_0"
			],
			[
				"INT_INTERFACE_EE4BEG2",
				"DSP_EE4BEG2_0"
			],
			[
				"INT_INTERFACE_EE4BEG3",
				"DSP_EE4BEG3_0"
			],
			[
				"INT_INTERFACE_EE4C0",
				"DSP_EE4C0_0"
			],
			[
				"INT_INTERFACE_EE4C1",
				"DSP_EE4C1_0"
			],
			[
				"INT_INTERFACE_EE4C2",
				"DSP_EE4C2_0"
			],
			[
				"INT_INTERFACE_EE4C3",
				"DSP_EE4C3_0"
			],
			[
				"INT_INTERFACE_EL1BEG0",
				"DSP_EL1BEG0_0"
			],
			[
				"INT_INTERFACE_EL1BEG1",
				"DSP_EL1BEG1_0"
			],
			[
				"INT_INTERFACE_EL1BEG2",
				"DSP_EL1BEG2_0"
			],
			[
				"INT_INTERFACE_EL1BEG3",
				"DSP_EL1BEG3_0"
			],
			[
				"INT_INTERFACE_ER1BEG0",
				"DSP_ER1BEG0_0"
			],
			[
				"INT_INTERFACE_ER1BEG1",
				"DSP_ER1BEG1_0"
			],
			[
				"INT_INTERFACE_ER1BEG2",
				"DSP_ER1BEG2_0"
			],
			[
				"INT_INTERFACE_ER1BEG3",
				"DSP_ER1BEG3_0"
			],
			[
				"INT_INTERFACE_FAN0",
				"DSP_FAN0_0"
			],
			[
				"INT_INTERFACE_FAN1",
				"DSP_FAN1_0"
			],
			[
				"INT_INTERFACE_FAN2",
				"DSP_FAN2_0"
			],
			[
				"INT_INTERFACE_FAN3",
				"DSP_FAN3_0"
			],
			[
				"INT_INTERFACE_FAN4",
				"DSP_FAN4_0"
			],
			[
				"INT_INTERFACE_FAN5",
				"DSP_FAN5_0"
			],
			[
				"INT_INTERFACE_FAN6",
				"DSP_FAN6_0"
			],
			[
				"INT_INTERFACE_FAN7",
				"DSP_FAN7_0"
			],
			[
				"INT_INTERFACE_IMUX0",
				"DSP_IMUX0_0"
			],
			[
				"INT_INTERFACE_IMUX1",
				"DSP_IMUX1_0"
			],
			[
				"INT_INTERFACE_IMUX10",
				"DSP_IMUX10_0"
			],
			[
				"INT_INTERFACE_IMUX11",
				"DSP_IMUX11_0"
			],
			[
				"INT_INTERFACE_IMUX12",
				"DSP_IMUX12_0"
			],
			[
				"INT_INTERFACE_IMUX13",
				"DSP_IMUX13_0"
			],
			[
				"INT_INTERFACE_IMUX14",
				"DSP_IMUX14_0"
			],
			[
				"INT_INTERFACE_IMUX15",
				"DSP_IMUX15_0"
			],
			[
				"INT_INTERFACE_IMUX16",
				"DSP_IMUX16_0"
			],
			[
				"INT_INTERFACE_IMUX17",
				"DSP_IMUX17_0"
			],
			[
				"INT_INTERFACE_IMUX18",
				"DSP_IMUX18_0"
			],
			[
				"INT_INTERFACE_IMUX19",
				"DSP_IMUX19_0"
			],
			[
				"INT_INTERFACE_IMUX2",
				"DSP_IMUX2_0"
			],
			[
				"INT_INTERFACE_IMUX20",
				"DSP_IMUX20_0"
			],
			[
				"INT_INTERFACE_IMUX21",
				"DSP_IMUX21_0"
			],
			[
				"INT_INTERFACE_IMUX22",
				"DSP_IMUX22_0"
			],
			[
				"INT_INTERFACE_IMUX23",
				"DSP_IMUX23_0"
			],
			[
				"INT_INTERFACE_IMUX24",
				"DSP_IMUX24_0"
			],
			[
				"INT_INTERFACE_IMUX25",
				"DSP_IMUX25_0"
			],
			[
				"INT_INTERFACE_IMUX26",
				"DSP_IMUX26_0"
			],
			[
				"INT_INTERFACE_IMUX27",
				"DSP_IMUX27_0"
			],
			[
				"INT_INTERFACE_IMUX28",
				"DSP_IMUX28_0"
			],
			[
				"INT_INTERFACE_IMUX29",
				"DSP_IMUX29_0"
			],
			[
				"INT_INTERFACE_IMUX3",
				"DSP_IMUX3_0"
			],
			[
				"INT_INTERFACE_IMUX30",
				"DSP_IMUX30_0"
			],
			[
				"INT_INTERFACE_IMUX31",
				"DSP_IMUX31_0"
			],
			[
				"INT_INTERFACE_IMUX32",
				"DSP_IMUX32_0"
			],
			[
				"INT_INTERFACE_IMUX33",
				"DSP_IMUX33_0"
			],
			[
				"INT_INTERFACE_IMUX34",
				"DSP_IMUX34_0"
			],
			[
				"INT_INTERFACE_IMUX35",
				"DSP_IMUX35_0"
			],
			[
				"INT_INTERFACE_IMUX36",
				"DSP_IMUX36_0"
			],
			[
				"INT_INTERFACE_IMUX37",
				"DSP_IMUX37_0"
			],
			[
				"INT_INTERFACE_IMUX38",
				"DSP_IMUX38_0"
			],
			[
				"INT_INTERFACE_IMUX39",
				"DSP_IMUX39_0"
			],
			[
				"INT_INTERFACE_IMUX4",
				"DSP_IMUX4_0"
			],
			[
				"INT_INTERFACE_IMUX40",
				"DSP_IMUX40_0"
			],
			[
				"INT_INTERFACE_IMUX41",
				"DSP_IMUX41_0"
			],
			[
				"INT_INTERFACE_IMUX42",
				"DSP_IMUX42_0"
			],
			[
				"INT_INTERFACE_IMUX43",
				"DSP_IMUX43_0"
			],
			[
				"INT_INTERFACE_IMUX44",
				"DSP_IMUX44_0"
			],
			[
				"INT_INTERFACE_IMUX45",
				"DSP_IMUX45_0"
			],
			[
				"INT_INTERFACE_IMUX46",
				"DSP_IMUX46_0"
			],
			[
				"INT_INTERFACE_IMUX47",
				"DSP_IMUX47_0"
			],
			[
				"INT_INTERFACE_IMUX5",
				"DSP_IMUX5_0"
			],
			[
				"INT_INTERFACE_IMUX6",
				"DSP_IMUX6_0"
			],
			[
				"INT_INTERFACE_IMUX7",
				"DSP_IMUX7_0"
			],
			[
				"INT_INTERFACE_IMUX8",
				"DSP_IMUX8_0"
			],
			[
				"INT_INTERFACE_IMUX9",
				"DSP_IMUX9_0"
			],
			[
				"INT_INTERFACE_LH1",
				"DSP_LH1_0"
			],
			[
				"INT_INTERFACE_LH10",
				"DSP_LH10_0"
			],
			[
				"INT_INTERFACE_LH11",
				"DSP_LH11_0"
			],
			[
				"INT_INTERFACE_LH12",
				"DSP_LH12_0"
			],
			[
				"INT_INTERFACE_LH2",
				"DSP_LH2_0"
			],
			[
				"INT_INTERFACE_LH3",
				"DSP_LH3_0"
			],
			[
				"INT_INTERFACE_LH4",
				"DSP_LH4_0"
			],
			[
				"INT_INTERFACE_LH5",
				"DSP_LH5_0"
			],
			[
				"INT_INTERFACE_LH6",
				"DSP_LH6_0"
			],
			[
				"INT_INTERFACE_LH7",
				"DSP_LH7_0"
			],
			[
				"INT_INTERFACE_LH8",
				"DSP_LH8_0"
			],
			[
				"INT_INTERFACE_LH9",
				"DSP_LH9_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B0",
				"DSP_LOGIC_OUTS_B0_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B1",
				"DSP_LOGIC_OUTS_B1_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B10",
				"DSP_LOGIC_OUTS_B10_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B11",
				"DSP_LOGIC_OUTS_B11_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B12",
				"DSP_LOGIC_OUTS_B12_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B13",
				"DSP_LOGIC_OUTS_B13_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B14",
				"DSP_LOGIC_OUTS_B14_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B15",
				"DSP_LOGIC_OUTS_B15_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B16",
				"DSP_LOGIC_OUTS_B16_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B17",
				"DSP_LOGIC_OUTS_B17_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B18",
				"DSP_LOGIC_OUTS_B18_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B19",
				"DSP_LOGIC_OUTS_B19_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B2",
				"DSP_LOGIC_OUTS_B2_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B20",
				"DSP_LOGIC_OUTS_B20_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B21",
				"DSP_LOGIC_OUTS_B21_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B22",
				"DSP_LOGIC_OUTS_B22_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B23",
				"DSP_LOGIC_OUTS_B23_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B3",
				"DSP_LOGIC_OUTS_B3_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B4",
				"DSP_LOGIC_OUTS_B4_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B5",
				"DSP_LOGIC_OUTS_B5_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B6",
				"DSP_LOGIC_OUTS_B6_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B7",
				"DSP_LOGIC_OUTS_B7_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B8",
				"DSP_LOGIC_OUTS_B8_0"
			],
			[
				"INT_INTERFACE_LOGIC_OUTS_B9",
				"DSP_LOGIC_OUTS_B9_0"
			],
			[
				"INT_INTERFACE_NE2A0",
				"DSP_NE2A0_0"
			],
			[
				"INT_INTERFACE_NE2A1",
				"DSP_NE2A1_0"
			],
			[
				"INT_INTERFACE_NE2A2",
				"DSP_NE2A2_0"
			],
			[
				"INT_INTERFACE_NE2A3",
				"DSP_NE2A3_0"
			],
			[
				"INT_INTERFACE_NE4BEG0",
				"DSP_NE4BEG0_0"
			],
			[
				"INT_INTERFACE_NE4BEG1",
				"DSP_NE4BEG1_0"
			],
			[
				"INT_INTERFACE_NE4BEG2",
				"DSP_NE4BEG2_0"
			],
			[
				"INT_INTERFACE_NE4BEG3",
				"DSP_NE4BEG3_0"
			],
			[
				"INT_INTERFACE_NE4C0",
				"DSP_NE4C0_0"
			],
			[
				"INT_INTERFACE_NE4C1",
				"DSP_NE4C1_0"
			],
			[
				"INT_INTERFACE_NE4C2",
				"DSP_NE4C2_0"
			],
			[
				"INT_INTERFACE_NE4C3",
				"DSP_NE4C3_0"
			],
			[
				"INT_INTERFACE_NW2A0",
				"DSP_NW2A0_0"
			],
			[
				"INT_INTERFACE_NW2A1",
				"DSP_NW2A1_0"
			],
			[
				"INT_INTERFACE_NW2A2",
				"DSP_NW2A2_0"
			],
			[
				"INT_INTERFACE_NW2A3",
				"DSP_NW2A3_0"
			],
			[
				"INT_INTERFACE_NW4A0",
				"DSP_NW4A0_0"
			],
			[
				"INT_INTERFACE_NW4A1",
				"DSP_NW4A1_0"
			],
			[
				"INT_INTERFACE_NW4A2",
				"DSP_NW4A2_0"
			],
			[
				"INT_INTERFACE_NW4A3",
				"DSP_NW4A3_0"
			],
			[
				"INT_INTERFACE_NW4END0",
				"DSP_NW4END0_0"
			],
			[
				"INT_INTERFACE_NW4END1",
				"DSP_NW4END1_0"
			],
			[
				"INT_INTERFACE_NW4END2",
				"DSP_NW4END2_0"
			],
			[
				"INT_INTERFACE_NW4END3",
				"DSP_NW4END3_0"
			],
			[
				"INT_INTERFACE_SE2A0",
				"DSP_SE2A0_0"
			],
			[
				"INT_INTERFACE_SE2A1",
				"DSP_SE2A1_0"
			],
			[
				"INT_INTERFACE_SE2A2",
				"DSP_SE2A2_0"
			],
			[
				"INT_INTERFACE_SE2A3",
				"DSP_SE2A3_0"
			],
			[
				"INT_INTERFACE_SE4BEG0",
				"DSP_SE4BEG0_0"
			],
			[
				"INT_INTERFACE_SE4BEG1",
				"DSP_SE4BEG1_0"
			],
			[
				"INT_INTERFACE_SE4BEG2",
				"DSP_SE4BEG2_0"
			],
			[
				"INT_INTERFACE_SE4BEG3",
				"DSP_SE4BEG3_0"
			],
			[
				"INT_INTERFACE_SE4C0",
				"DSP_SE4C0_0"
			],
			[
				"INT_INTERFACE_SE4C1",
				"DSP_SE4C1_0"
			],
			[
				"INT_INTERFACE_SE4C2",
				"DSP_SE4C2_0"
			],
			[
				"INT_INTERFACE_SE4C3",
				"DSP_SE4C3_0"
			],
			[
				"INT_INTERFACE_SW2A0",
				"DSP_SW2A0_0"
			],
			[
				"INT_INTERFACE_SW2A1",
				"DSP_SW2A1_0"
			],
			[
				"INT_INTERFACE_SW2A2",
				"DSP_SW2A2_0"
			],
			[
				"INT_INTERFACE_SW2A3",
				"DSP_SW2A3_0"
			],
			[
				"INT_INTERFACE_SW4A0",
				"DSP_SW4A0_0"
			],
			[
				"INT_INTERFACE_SW4A1",
				"DSP_SW4A1_0"
			],
			[
				"INT_INTERFACE_SW4A2",
				"DSP_SW4A2_0"
			],
			[
				"INT_INTERFACE_SW4A3",
				"DSP_SW4A3_0"
			],
			[
				"INT_INTERFACE_SW4END0",
				"DSP_SW4END0_0"
			],
			[
				"INT_INTERFACE_SW4END1",
				"DSP_SW4END1_0"
			],
			[
				"INT_INTERFACE_SW4END2",
				"DSP_SW4END2_0"
			],
			[
				"INT_INTERFACE_SW4END3",
				"DSP_SW4END3_0"
			],
			[
				"INT_INTERFACE_WL1END0",
				"DSP_WL1END0_0"
			],
			[
				"INT_INTERFACE_WL1END1",
				"DSP_WL1END1_0"
			],
			[
				"INT_INTERFACE_WL1END2",
				"DSP_WL1END2_0"
			],
			[
				"INT_INTERFACE_WL1END3",
				"DSP_WL1END3_0"
			],
			[
				"INT_INTERFACE_WR1END0",
				"DSP_WR1END0_0"
			],
			[
				"INT_INTERFACE_WR1END1",
				"DSP_WR1END1_0"
			],
			[
				"INT_INTERFACE_WR1END2",
				"DSP_WR1END2_0"
			],
			[
				"INT_INTERFACE_WR1END3",
				"DSP_WR1END3_0"
			],
			[
				"INT_INTERFACE_WW2A0",
				"DSP_WW2A0_0"
			],
			[
				"INT_INTERFACE_WW2A1",
				"DSP_WW2A1_0"
			],
			[
				"INT_INTERFACE_WW2A2",
				"DSP_WW2A2_0"
			],
			[
				"INT_INTERFACE_WW2A3",
				"DSP_WW2A3_0"
			],
			[
				"INT_INTERFACE_WW2END0",
				"DSP_WW2END0_0"
			],
			[
				"INT_INTERFACE_WW2END1",
				"DSP_WW2END1_0"
			],
			[
				"INT_INTERFACE_WW2END2",
				"DSP_WW2END2_0"
			],
			[
				"INT_INTERFACE_WW2END3",
				"DSP_WW2END3_0"
			],
			[
				"INT_INTERFACE_WW4A0",
				"DSP_WW4A0_0"
			],
			[
				"INT_INTERFACE_WW4A1",
				"DSP_WW4A1_0"
			],
			[
				"INT_INTERFACE_WW4A2",
				"DSP_WW4A2_0"
			],
			[
				"INT_INTERFACE_WW4A3",
				"DSP_WW4A3_0"
			],
			[
				"INT_INTERFACE_WW4B0",
				"DSP_WW4B0_0"
			],
			[
				"INT_INTERFACE_WW4B1",
				"DSP_WW4B1_0"
			],
			[
				"INT_INTERFACE_WW4B2",
				"DSP_WW4B2_0"
			],
			[
				"INT_INTERFACE_WW4B3",
				"DSP_WW4B3_0"
			],
			[
				"INT_INTERFACE_WW4C0",
				"DSP_WW4C0_0"
			],
			[
				"INT_INTERFACE_WW4C1",
				"DSP_WW4C1_0"
			],
			[
				"INT_INTERFACE_WW4C2",
				"DSP_WW4C2_0"
			],
			[
				"INT_INTERFACE_WW4C3",
				"DSP_WW4C3_0"
			],
			[
				"INT_INTERFACE_WW4END0",
				"DSP_WW4END0_0"
			],
			[
				"INT_INTERFACE_WW4END1",
				"DSP_WW4END1_0"
			],
			[
				"INT_INTERFACE_WW4END2",
				"DSP_WW4END2_0"
			],
			[
				"INT_INTERFACE_WW4END3",
				"DSP_WW4END3_0"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"INT_L",
			"BRKH_INT"
		],
		"wire_pairs": [
			[
				"BYP_BOUNCE_N3_2",
				"BRKH_INT_BYP_BOUNCE2"
			],
			[
				"BYP_BOUNCE_N3_3",
				"BRKH_INT_BYP_BOUNCE3"
			],
			[
				"BYP_BOUNCE_N3_6",
				"BRKH_INT_BYP_BOUNCE6"
			],
			[
				"BYP_BOUNCE_N3_7",
				"BRKH_INT_BYP_BOUNCE7"
			],
			[
				"EL1BEG_N3",
				"BRKH_INT_EL1BEG3"
			],
			[
				"EL1END0",
				"BRKH_INT_EL1END_S3_0"
			],
			[
				"ER1BEG0",
				"BRKH_INT_ER1BEG_S0"
			],
			[
				"ER1END_N3_3",
				"BRKH_INT_ER1END3"
			],
			[
				"FAN_BOUNCE0",
				"BRKH_INT_FAN_BOUNCE_S3_0"
			],
			[
				"FAN_BOUNCE2",
				"BRKH_INT_FAN_BOUNCE_S3_2"
			],
			[
				"FAN_BOUNCE4",
				"BRKH_INT_FAN_BOUNCE_S3_4"
			],
			[
				"FAN_BOUNCE6",
				"BRKH_INT_FAN_BOUNCE_S3_6"
			],
			[
				"LVB_L1",
				"BRKH_INT_LVB_L1"
			],
			[
				"LVB_L10",
				"BRKH_INT_LVB_L10"
			],
			[
				"LVB_L11",
				"BRKH_INT_LVB_L11"
			],
			[
				"LVB_L12",
				"BRKH_INT_LVB_L12"
			],
			[
				"LVB_L2",
				"BRKH_INT_LVB_L2"
			],
			[
				"LVB_L3",
				"BRKH_INT_LVB_L3"
			],
			[
				"LVB_L4",
				"BRKH_INT_LVB_L4"
			],
			[
				"LVB_L5",
				"BRKH_INT_LVB_L5"
			],
			[
				"LVB_L6",
				"BRKH_INT_LVB_L6"
			],
			[
				"LVB_L7",
				"BRKH_INT_LVB_L7"
			],
			[
				"LVB_L8",
				"BRKH_INT_LVB_L8"
			],
			[
				"LVB_L9",
				"BRKH_INT_LVB_L9"
			],
			[
				"LV_L1",
				"BRKH_INT_L_LV0"
			],
			[
				"LV_L10",
				"BRKH_INT_L_LV9"
			],
			[
				"LV_L11",
				"BRKH_INT_L_LV10"
			],
			[
				"LV_L12",
				"BRKH_INT_L_LV11"
			],
			[
				"LV_L13",
				"BRKH_INT_L_LV12"
			],
			[
				"LV_L14",
				"BRKH_INT_L_LV13"
			],
			[
				"LV_L15",
				"BRKH_INT_L_LV14"
			],
			[
				"LV_L16",
				"BRKH_INT_L_LV15"
			],
			[
				"LV_L17",
				"BRKH_INT_L_LV16"
			],
			[
				"LV_L18",
				"BRKH_INT_L_LV17"
			],
			[
				"LV_L2",
				"BRKH_INT_L_LV1"
			],
			[
				"LV_L3",
				"BRKH_INT_L_LV2"
			],
			[
				"LV_L4",
				"BRKH_INT_L_LV3"
			],
			[
				"LV_L5",
				"BRKH_INT_L_LV4"
			],
			[
				"LV_L6",
				"BRKH_INT_L_LV5"
			],
			[
				"LV_L7",
				"BRKH_INT_L_LV6"
			],
			[
				"LV_L8",
				"BRKH_INT_L_LV7"
			],
			[
				"LV_L9",
				"BRKH_INT_L_LV8"
			],
			[
				"NE2A0",
				"BRKH_INT_NE2BEG0"
			],
			[
				"NE2A1",
				"BRKH_INT_NE2BEG1"
			],
			[
				"NE2A2",
				"BRKH_INT_NE2BEG2"
			],
			[
				"NE2A3",
				"BRKH_INT_NE2BEG3"
			],
			[
				"NE2END0",
				"BRKH_INT_NE2END_S3_0"
			],
			[
				"NE6B0",
				"BRKH_INT_NE6A0"
			],
			[
				"NE6B1",
				"BRKH_INT_NE6A1"
			],
			[
				"NE6B2",
				"BRKH_INT_NE6A2"
			],
			[
				"NE6B3",
				"BRKH_INT_NE6A3"
			],
			[
				"NE6C0",
				"BRKH_INT_NE6B0"
			],
			[
				"NE6C1",
				"BRKH_INT_NE6B1"
			],
			[
				"NE6C2",
				"BRKH_INT_NE6B2"
			],
			[
				"NE6C3",
				"BRKH_INT_NE6B3"
			],
			[
				"NE6D0",
				"BRKH_INT_NE6C0"
			],
			[
				"NE6D1",
				"BRKH_INT_NE6C1"
			],
			[
				"NE6D2",
				"BRKH_INT_NE6C2"
			],
			[
				"NE6D3",
				"BRKH_INT_NE6C3"
			],
			[
				"NE6E0",
				"BRKH_INT_NE6D0"
			],
			[
				"NE6E1",
				"BRKH_INT_NE6D1"
			],
			[
				"NE6E2",
				"BRKH_INT_NE6D2"
			],
			[
				"NE6E3",
				"BRKH_INT_NE6D3"
			],
			[
				"NL1END0",
				"BRKH_INT_NL1END_S3_0"
			],
			[
				"NL1END1",
				"BRKH_INT_NL1BEG1_SLOW"
			],
			[
				"NL1END2",
				"BRKH_INT_NL1BEG2_SLOW"
			],
			[
				"NN2A0",
				"BRKH_INT_NN2BEG0"
			],
			[
				"NN2A1",
				"BRKH_INT_NN2BEG1"
			],
			[
				"NN2A2",
				"BRKH_INT_NN2BEG2"
			],
			[
				"NN2A3",
				"BRKH_INT_NN2BEG3"
			],
			[
				"NN2END0",
				"BRKH_INT_NN2END_S2_0"
			],
			[
				"NN2END1",
				"BRKH_INT_NN2A1"
			],
			[
				"NN2END2",
				"BRKH_INT_NN2A2"
			],
			[
				"NN2END3",
				"BRKH_INT_NN2A3"
			],
			[
				"NN6A0",
				"BRKH_INT_NN6BEG0"
			],
			[
				"NN6A1",
				"BRKH_INT_NN6BEG1"
			],
			[
				"NN6A2",
				"BRKH_INT_NN6BEG2"
			],
			[
				"NN6A3",
				"BRKH_INT_NN6BEG3"
			],
			[
				"NN6B0",
				"BRKH_INT_NN6A0"
			],
			[
				"NN6B1",
				"BRKH_INT_NN6A1"
			],
			[
				"NN6B2",
				"BRKH_INT_NN6A2"
			],
			[
				"NN6B3",
				"BRKH_INT_NN6A3"
			],
			[
				"NN6C0",
				"BRKH_INT_NN6B0"
			],
			[
				"NN6C1",
				"BRKH_INT_NN6B1"
			],
			[
				"NN6C2",
				"BRKH_INT_NN6B2"
			],
			[
				"NN6C3",
				"BRKH_INT_NN6B3"
			],
			[
				"NN6D0",
				"BRKH_INT_NN6C0"
			],
			[
				"NN6D1",
				"BRKH_INT_NN6C1"
			],
			[
				"NN6D2",
				"BRKH_INT_NN6C2"
			],
			[
				"NN6D3",
				"BRKH_INT_NN6C3"
			],
			[
				"NN6E0",
				"BRKH_INT_NN6D0"
			],
			[
				"NN6E1",
				"BRKH_INT_NN6D1"
			],
			[
				"NN6E2",
				"BRKH_INT_NN6D2"
			],
			[
				"NN6E3",
				"BRKH_INT_NN6D3"
			],
			[
				"NN6END0",
				"BRKH_INT_NN6END_S1_0"
			],
			[
				"NN6END1",
				"BRKH_INT_NN6E1"
			],
			[
				"NN6END2",
				"BRKH_INT_NN6E2"
			],
			[
				"NN6END3",
				"BRKH_INT_NN6E3"
			],
			[
				"NR1END0",
				"BRKH_INT_NR1BEG0_SLOW"
			],
			[
				"NR1END1",
				"BRKH_INT_NR1BEG1_SLOW"
			],
			[
				"NR1END2",
				"BRKH_INT_NR1BEG2_SLOW"
			],
			[
				"NR1END3",
				"BRKH_INT_NR1BEG3_SLOW"
			],
			[
				"NW2A0",
				"BRKH_INT_NW2BEG0"
			],
			[
				"NW2A1",
				"BRKH_INT_NW2BEG1"
			],
			[
				"NW2A2",
				"BRKH_INT_NW2BEG2"
			],
			[
				"NW2A3",
				"BRKH_INT_NW2BEG3"
			],
			[
				"NW2END0",
				"BRKH_INT_NW2END_S0_0"
			],
			[
				"NW6B0",
				"BRKH_INT_NW6A0"
			],
			[
				"NW6B1",
				"BRKH_INT_NW6A1"
			],
			[
				"NW6B2",
				"BRKH_INT_NW6A2"
			],
			[
				"NW6B3",
				"BRKH_INT_NW6A3"
			],
			[
				"NW6C0",
				"BRKH_INT_NW6B0"
			],
			[
				"NW6C1",
				"BRKH_INT_NW6B1"
			],
			[
				"NW6C2",
				"BRKH_INT_NW6B2"
			],
			[
				"NW6C3",
				"BRKH_INT_NW6B3"
			],
			[
				"NW6D0",
				"BRKH_INT_NW6C0"
			],
			[
				"NW6D1",
				"BRKH_INT_NW6C1"
			],
			[
				"NW6D2",
				"BRKH_INT_NW6C2"
			],
			[
				"NW6D3",
				"BRKH_INT_NW6C3"
			],
			[
				"NW6E0",
				"BRKH_INT_NW6D0"
			],
			[
				"NW6E1",
				"BRKH_INT_NW6D1"
			],
			[
				"NW6E2",
				"BRKH_INT_NW6D2"
			],
			[
				"NW6E3",
				"BRKH_INT_NW6D3"
			],
			[
				"NW6END0",
				"BRKH_INT_NW6END_S0_0"
			],
			[
				"SE2BEG0",
				"BRKH_INT_SE2A0"
			],
			[
				"SE2BEG1",
				"BRKH_INT_SE2A1"
			],
			[
				"SE2BEG2",
				"BRKH_INT_SE2A2"
			],
			[
				"SE2BEG3",
				"BRKH_INT_SE2A3"
			],
			[
				"SE6A0",
				"BRKH_INT_SE6B0"
			],
			[
				"SE6A1",
				"BRKH_INT_SE6B1"
			],
			[
				"SE6A2",
				"BRKH_INT_SE6B2"
			],
			[
				"SE6A3",
				"BRKH_INT_SE6B3"
			],
			[
				"SE6B0",
				"BRKH_INT_SE6C0"
			],
			[
				"SE6B1",
				"BRKH_INT_SE6C1"
			],
			[
				"SE6B2",
				"BRKH_INT_SE6C2"
			],
			[
				"SE6B3",
				"BRKH_INT_SE6C3"
			],
			[
				"SE6C0",
				"BRKH_INT_SE6D0"
			],
			[
				"SE6C1",
				"BRKH_INT_SE6D1"
			],
			[
				"SE6C2",
				"BRKH_INT_SE6D2"
			],
			[
				"SE6C3",
				"BRKH_INT_SE6D3"
			],
			[
				"SE6D0",
				"BRKH_INT_SE6E0"
			],
			[
				"SE6D1",
				"BRKH_INT_SE6E1"
			],
			[
				"SE6D2",
				"BRKH_INT_SE6E2"
			],
			[
				"SE6D3",
				"BRKH_INT_SE6E3"
			],
			[
				"SL1BEG0",
				"BRKH_INT_SL1END0_SLOW"
			],
			[
				"SL1BEG1",
				"BRKH_INT_SL1END1_SLOW"
			],
			[
				"SL1BEG2",
				"BRKH_INT_SL1END2_SLOW"
			],
			[
				"SL1BEG3",
				"BRKH_INT_SL1END3_SLOW"
			],
			[
				"SR1BEG1",
				"BRKH_INT_SR1END1_SLOW"
			],
			[
				"SR1BEG2",
				"BRKH_INT_SR1END2_SLOW"
			],
			[
				"SR1BEG3",
				"BRKH_INT_SR1END3_SLOW"
			],
			[
				"SR1END_N3_3",
				"BRKH_INT_SR1END_N3_3"
			],
			[
				"SS2A0",
				"BRKH_INT_SS2END0"
			],
			[
				"SS2A1",
				"BRKH_INT_SS2END1"
			],
			[
				"SS2A2",
				"BRKH_INT_SS2END2"
			],
			[
				"SS2A3",
				"BRKH_INT_SS2END_N0_3"
			],
			[
				"SS2BEG0",
				"BRKH_INT_SS2A0"
			],
			[
				"SS2BEG1",
				"BRKH_INT_SS2A1"
			],
			[
				"SS2BEG2",
				"BRKH_INT_SS2A2"
			],
			[
				"SS2BEG3",
				"BRKH_INT_SS2A3"
			],
			[
				"SS6A0",
				"BRKH_INT_SS6B0"
			],
			[
				"SS6A1",
				"BRKH_INT_SS6B1"
			],
			[
				"SS6A2",
				"BRKH_INT_SS6B2"
			],
			[
				"SS6A3",
				"BRKH_INT_SS6B3"
			],
			[
				"SS6B0",
				"BRKH_INT_SS6C0"
			],
			[
				"SS6B1",
				"BRKH_INT_SS6C1"
			],
			[
				"SS6B2",
				"BRKH_INT_SS6C2"
			],
			[
				"SS6B3",
				"BRKH_INT_SS6C3"
			],
			[
				"SS6BEG0",
				"BRKH_INT_SS6A0"
			],
			[
				"SS6BEG1",
				"BRKH_INT_SS6A1"
			],
			[
				"SS6BEG2",
				"BRKH_INT_SS6A2"
			],
			[
				"SS6BEG3",
				"BRKH_INT_SS6A3"
			],
			[
				"SS6C0",
				"BRKH_INT_SS6D0"
			],
			[
				"SS6C1",
				"BRKH_INT_SS6D1"
			],
			[
				"SS6C2",
				"BRKH_INT_SS6D2"
			],
			[
				"SS6C3",
				"BRKH_INT_SS6D3"
			],
			[
				"SS6D0",
				"BRKH_INT_SS6E0"
			],
			[
				"SS6D1",
				"BRKH_INT_SS6E1"
			],
			[
				"SS6D2",
				"BRKH_INT_SS6E2"
			],
			[
				"SS6D3",
				"BRKH_INT_SS6E3"
			],
			[
				"SS6E0",
				"BRKH_INT_SS6END0"
			],
			[
				"SS6E1",
				"BRKH_INT_SS6END1"
			],
			[
				"SS6E2",
				"BRKH_INT_SS6END2"
			],
			[
				"SS6E3",
				"BRKH_INT_SS6END_N0_3"
			],
			[
				"SW2BEG0",
				"BRKH_INT_SW2A0"
			],
			[
				"SW2BEG1",
				"BRKH_INT_SW2A1"
			],
			[
				"SW2BEG2",
				"BRKH_INT_SW2A2"
			],
			[
				"SW2BEG3",
				"BRKH_INT_SW2A3"
			],
			[
				"SW2END_N0_3",
				"BRKH_INT_SW2END3"
			],
			[
				"SW6A0",
				"BRKH_INT_SW6B0"
			],
			[
				"SW6A1",
				"BRKH_INT_SW6B1"
			],
			[
				"SW6A2",
				"BRKH_INT_SW6B2"
			],
			[
				"SW6A3",
				"BRKH_INT_SW6B3"
			],
			[
				"SW6B0",
				"BRKH_INT_SW6C0"
			],
			[
				"SW6B1",
				"BRKH_INT_SW6C1"
			],
			[
				"SW6B2",
				"BRKH_INT_SW6C2"
			],
			[
				"SW6B3",
				"BRKH_INT_SW6C3"
			],
			[
				"SW6C0",
				"BRKH_INT_SW6D0"
			],
			[
				"SW6C1",
				"BRKH_INT_SW6D1"
			],
			[
				"SW6C2",
				"BRKH_INT_SW6D2"
			],
			[
				"SW6C3",
				"BRKH_INT_SW6D3"
			],
			[
				"SW6D0",
				"BRKH_INT_SW6E0"
			],
			[
				"SW6D1",
				"BRKH_INT_SW6E1"
			],
			[
				"SW6D2",
				"BRKH_INT_SW6E2"
			],
			[
				"SW6D3",
				"BRKH_INT_SW6E3"
			],
			[
				"SW6END_N0_3",
				"BRKH_INT_SW6END3"
			],
			[
				"WL1BEG_N3",
				"BRKH_INT_WL1BEG3"
			],
			[
				"WL1END_N1_3",
				"BRKH_INT_WL1END3"
			],
			[
				"WR1BEG0",
				"BRKH_INT_WR1BEG_S0"
			],
			[
				"WR1END0",
				"BRKH_INT_WR1END_S1_0"
			],
			[
				"WW2END_N0_3",
				"BRKH_INT_WW2END3"
			],
			[
				"WW4END0",
				"BRKH_INT_WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"INT_L",
			"HCLK_L"
		],
		"wire_pairs": [
			[
				"BYP_BOUNCE_N3_2",
				"HCLK_BYP_BOUNCE2"
			],
			[
				"BYP_BOUNCE_N3_3",
				"HCLK_BYP_BOUNCE3"
			],
			[
				"BYP_BOUNCE_N3_6",
				"HCLK_BYP_BOUNCE6"
			],
			[
				"BYP_BOUNCE_N3_7",
				"HCLK_BYP_BOUNCE7"
			],
			[
				"EL1BEG_N3",
				"HCLK_EL1BEG3"
			],
			[
				"EL1END0",
				"HCLK_EL1END_S3_0"
			],
			[
				"ER1BEG0",
				"HCLK_ER1BEG_S0"
			],
			[
				"ER1END_N3_3",
				"HCLK_ER1END3"
			],
			[
				"FAN_BOUNCE0",
				"HCLK_FAN_BOUNCE_S3_0"
			],
			[
				"FAN_BOUNCE2",
				"HCLK_FAN_BOUNCE_S3_2"
			],
			[
				"FAN_BOUNCE4",
				"HCLK_FAN_BOUNCE_S3_4"
			],
			[
				"FAN_BOUNCE6",
				"HCLK_FAN_BOUNCE_S3_6"
			],
			[
				"GCLK_L_B10",
				"HCLK_LEAF_CLK_B_TOPL4"
			],
			[
				"GCLK_L_B11",
				"HCLK_LEAF_CLK_B_TOPL5"
			],
			[
				"GCLK_L_B6",
				"HCLK_LEAF_CLK_B_TOPL0"
			],
			[
				"GCLK_L_B7",
				"HCLK_LEAF_CLK_B_TOPL1"
			],
			[
				"GCLK_L_B8",
				"HCLK_LEAF_CLK_B_TOPL2"
			],
			[
				"GCLK_L_B9",
				"HCLK_LEAF_CLK_B_TOPL3"
			],
			[
				"LVB_L1",
				"HCLK_LVB1"
			],
			[
				"LVB_L10",
				"HCLK_LVB10"
			],
			[
				"LVB_L11",
				"HCLK_LVB11"
			],
			[
				"LVB_L12",
				"HCLK_LVB12"
			],
			[
				"LVB_L2",
				"HCLK_LVB2"
			],
			[
				"LVB_L3",
				"HCLK_LVB3"
			],
			[
				"LVB_L4",
				"HCLK_LVB4"
			],
			[
				"LVB_L5",
				"HCLK_LVB5"
			],
			[
				"LVB_L6",
				"HCLK_LVB6"
			],
			[
				"LVB_L7",
				"HCLK_LVB7"
			],
			[
				"LVB_L8",
				"HCLK_LVB8"
			],
			[
				"LVB_L9",
				"HCLK_LVB9"
			],
			[
				"LV_L1",
				"HCLK_LV0"
			],
			[
				"LV_L10",
				"HCLK_LV9"
			],
			[
				"LV_L11",
				"HCLK_LV10"
			],
			[
				"LV_L12",
				"HCLK_LV11"
			],
			[
				"LV_L13",
				"HCLK_LV12"
			],
			[
				"LV_L14",
				"HCLK_LV13"
			],
			[
				"LV_L15",
				"HCLK_LV14"
			],
			[
				"LV_L16",
				"HCLK_LV15"
			],
			[
				"LV_L17",
				"HCLK_LV16"
			],
			[
				"LV_L18",
				"HCLK_LV17"
			],
			[
				"LV_L2",
				"HCLK_LV1"
			],
			[
				"LV_L3",
				"HCLK_LV2"
			],
			[
				"LV_L4",
				"HCLK_LV3"
			],
			[
				"LV_L5",
				"HCLK_LV4"
			],
			[
				"LV_L6",
				"HCLK_LV5"
			],
			[
				"LV_L7",
				"HCLK_LV6"
			],
			[
				"LV_L8",
				"HCLK_LV7"
			],
			[
				"LV_L9",
				"HCLK_LV8"
			],
			[
				"NE2A0",
				"HCLK_NE2BEG0"
			],
			[
				"NE2A1",
				"HCLK_NE2BEG1"
			],
			[
				"NE2A2",
				"HCLK_NE2BEG2"
			],
			[
				"NE2A3",
				"HCLK_NE2BEG3"
			],
			[
				"NE2END0",
				"HCLK_NE2END_S3_0"
			],
			[
				"NE6B0",
				"HCLK_NE6A0"
			],
			[
				"NE6B1",
				"HCLK_NE6A1"
			],
			[
				"NE6B2",
				"HCLK_NE6A2"
			],
			[
				"NE6B3",
				"HCLK_NE6A3"
			],
			[
				"NE6C0",
				"HCLK_NE6B0"
			],
			[
				"NE6C1",
				"HCLK_NE6B1"
			],
			[
				"NE6C2",
				"HCLK_NE6B2"
			],
			[
				"NE6C3",
				"HCLK_NE6B3"
			],
			[
				"NE6D0",
				"HCLK_NE6C0"
			],
			[
				"NE6D1",
				"HCLK_NE6C1"
			],
			[
				"NE6D2",
				"HCLK_NE6C2"
			],
			[
				"NE6D3",
				"HCLK_NE6C3"
			],
			[
				"NE6E0",
				"HCLK_NE6D0"
			],
			[
				"NE6E1",
				"HCLK_NE6D1"
			],
			[
				"NE6E2",
				"HCLK_NE6D2"
			],
			[
				"NE6E3",
				"HCLK_NE6D3"
			],
			[
				"NL1END0",
				"HCLK_NL1END_S3_0"
			],
			[
				"NL1END1",
				"HCLK_NL1BEG1"
			],
			[
				"NL1END2",
				"HCLK_NL1BEG2"
			],
			[
				"NN2A0",
				"HCLK_NN2BEG0"
			],
			[
				"NN2A1",
				"HCLK_NN2BEG1"
			],
			[
				"NN2A2",
				"HCLK_NN2BEG2"
			],
			[
				"NN2A3",
				"HCLK_NN2BEG3"
			],
			[
				"NN2END0",
				"HCLK_NN2END_S2_0"
			],
			[
				"NN2END1",
				"HCLK_NN2A1"
			],
			[
				"NN2END2",
				"HCLK_NN2A2"
			],
			[
				"NN2END3",
				"HCLK_NN2A3"
			],
			[
				"NN6A0",
				"HCLK_NN6BEG0"
			],
			[
				"NN6A1",
				"HCLK_NN6BEG1"
			],
			[
				"NN6A2",
				"HCLK_NN6BEG2"
			],
			[
				"NN6A3",
				"HCLK_NN6BEG3"
			],
			[
				"NN6B0",
				"HCLK_NN6A0"
			],
			[
				"NN6B1",
				"HCLK_NN6A1"
			],
			[
				"NN6B2",
				"HCLK_NN6A2"
			],
			[
				"NN6B3",
				"HCLK_NN6A3"
			],
			[
				"NN6C0",
				"HCLK_NN6B0"
			],
			[
				"NN6C1",
				"HCLK_NN6B1"
			],
			[
				"NN6C2",
				"HCLK_NN6B2"
			],
			[
				"NN6C3",
				"HCLK_NN6B3"
			],
			[
				"NN6D0",
				"HCLK_NN6C0"
			],
			[
				"NN6D1",
				"HCLK_NN6C1"
			],
			[
				"NN6D2",
				"HCLK_NN6C2"
			],
			[
				"NN6D3",
				"HCLK_NN6C3"
			],
			[
				"NN6E0",
				"HCLK_NN6D0"
			],
			[
				"NN6E1",
				"HCLK_NN6D1"
			],
			[
				"NN6E2",
				"HCLK_NN6D2"
			],
			[
				"NN6E3",
				"HCLK_NN6D3"
			],
			[
				"NN6END0",
				"HCLK_NN6END_S1_0"
			],
			[
				"NN6END1",
				"HCLK_NN6E1"
			],
			[
				"NN6END2",
				"HCLK_NN6E2"
			],
			[
				"NN6END3",
				"HCLK_NN6E3"
			],
			[
				"NR1END0",
				"HCLK_NR1BEG0"
			],
			[
				"NR1END1",
				"HCLK_NR1BEG1"
			],
			[
				"NR1END2",
				"HCLK_NR1BEG2"
			],
			[
				"NR1END3",
				"HCLK_NR1BEG3"
			],
			[
				"NW2A0",
				"HCLK_NW2A0"
			],
			[
				"NW2A1",
				"HCLK_NW2A1"
			],
			[
				"NW2A2",
				"HCLK_NW2A2"
			],
			[
				"NW2A3",
				"HCLK_NW2A3"
			],
			[
				"NW2END0",
				"HCLK_NW2END_S0_0"
			],
			[
				"NW6B0",
				"HCLK_NW6A0"
			],
			[
				"NW6B1",
				"HCLK_NW6A1"
			],
			[
				"NW6B2",
				"HCLK_NW6A2"
			],
			[
				"NW6B3",
				"HCLK_NW6A3"
			],
			[
				"NW6C0",
				"HCLK_NW6B0"
			],
			[
				"NW6C1",
				"HCLK_NW6B1"
			],
			[
				"NW6C2",
				"HCLK_NW6B2"
			],
			[
				"NW6C3",
				"HCLK_NW6B3"
			],
			[
				"NW6D0",
				"HCLK_NW6C0"
			],
			[
				"NW6D1",
				"HCLK_NW6C1"
			],
			[
				"NW6D2",
				"HCLK_NW6C2"
			],
			[
				"NW6D3",
				"HCLK_NW6C3"
			],
			[
				"NW6E0",
				"HCLK_NW6D0"
			],
			[
				"NW6E1",
				"HCLK_NW6D1"
			],
			[
				"NW6E2",
				"HCLK_NW6D2"
			],
			[
				"NW6E3",
				"HCLK_NW6D3"
			],
			[
				"NW6END0",
				"HCLK_NW6END_S0_0"
			],
			[
				"SE2BEG0",
				"HCLK_SE2A0"
			],
			[
				"SE2BEG1",
				"HCLK_SE2A1"
			],
			[
				"SE2BEG2",
				"HCLK_SE2A2"
			],
			[
				"SE2BEG3",
				"HCLK_SE2A3"
			],
			[
				"SE6A0",
				"HCLK_SE6B0"
			],
			[
				"SE6A1",
				"HCLK_SE6B1"
			],
			[
				"SE6A2",
				"HCLK_SE6B2"
			],
			[
				"SE6A3",
				"HCLK_SE6B3"
			],
			[
				"SE6B0",
				"HCLK_SE6C0"
			],
			[
				"SE6B1",
				"HCLK_SE6C1"
			],
			[
				"SE6B2",
				"HCLK_SE6C2"
			],
			[
				"SE6B3",
				"HCLK_SE6C3"
			],
			[
				"SE6C0",
				"HCLK_SE6D0"
			],
			[
				"SE6C1",
				"HCLK_SE6D1"
			],
			[
				"SE6C2",
				"HCLK_SE6D2"
			],
			[
				"SE6C3",
				"HCLK_SE6D3"
			],
			[
				"SE6D0",
				"HCLK_SE6E0"
			],
			[
				"SE6D1",
				"HCLK_SE6E1"
			],
			[
				"SE6D2",
				"HCLK_SE6E2"
			],
			[
				"SE6D3",
				"HCLK_SE6E3"
			],
			[
				"SL1BEG0",
				"HCLK_SL1END0"
			],
			[
				"SL1BEG1",
				"HCLK_SL1END1"
			],
			[
				"SL1BEG2",
				"HCLK_SL1END2"
			],
			[
				"SL1BEG3",
				"HCLK_SL1END3"
			],
			[
				"SR1BEG1",
				"HCLK_SR1END1"
			],
			[
				"SR1BEG2",
				"HCLK_SR1END2"
			],
			[
				"SR1END_N3_3",
				"HCLK_SR1END_N3_3"
			],
			[
				"SS2A0",
				"HCLK_SS2END0"
			],
			[
				"SS2A1",
				"HCLK_SS2END1"
			],
			[
				"SS2A2",
				"HCLK_SS2END2"
			],
			[
				"SS2A3",
				"HCLK_SS2END_N0_3"
			],
			[
				"SS2BEG0",
				"HCLK_SS2A0"
			],
			[
				"SS2BEG1",
				"HCLK_SS2A1"
			],
			[
				"SS2BEG2",
				"HCLK_SS2A2"
			],
			[
				"SS2BEG3",
				"HCLK_SS2BEG3"
			],
			[
				"SS6A0",
				"HCLK_SS6B0"
			],
			[
				"SS6A1",
				"HCLK_SS6B1"
			],
			[
				"SS6A2",
				"HCLK_SS6B2"
			],
			[
				"SS6A3",
				"HCLK_SS6B3"
			],
			[
				"SS6B0",
				"HCLK_SS6C0"
			],
			[
				"SS6B1",
				"HCLK_SS6C1"
			],
			[
				"SS6B2",
				"HCLK_SS6C2"
			],
			[
				"SS6B3",
				"HCLK_SS6C3"
			],
			[
				"SS6BEG0",
				"HCLK_SS6A0"
			],
			[
				"SS6BEG1",
				"HCLK_SS6A1"
			],
			[
				"SS6BEG2",
				"HCLK_SS6A2"
			],
			[
				"SS6BEG3",
				"HCLK_SS6A3"
			],
			[
				"SS6C0",
				"HCLK_SS6D0"
			],
			[
				"SS6C1",
				"HCLK_SS6D1"
			],
			[
				"SS6C2",
				"HCLK_SS6D2"
			],
			[
				"SS6C3",
				"HCLK_SS6D3"
			],
			[
				"SS6D0",
				"HCLK_SS6E0"
			],
			[
				"SS6D1",
				"HCLK_SS6E1"
			],
			[
				"SS6D2",
				"HCLK_SS6E2"
			],
			[
				"SS6D3",
				"HCLK_SS6E3"
			],
			[
				"SS6E0",
				"HCLK_SS6END0"
			],
			[
				"SS6E1",
				"HCLK_SS6END1"
			],
			[
				"SS6E2",
				"HCLK_SS6END2"
			],
			[
				"SS6E3",
				"HCLK_SS6END_N0_3"
			],
			[
				"SW2BEG0",
				"HCLK_SW2END0"
			],
			[
				"SW2BEG1",
				"HCLK_SW2END1"
			],
			[
				"SW2BEG2",
				"HCLK_SW2END2"
			],
			[
				"SW2BEG3",
				"HCLK_SW2A3"
			],
			[
				"SW2END_N0_3",
				"HCLK_SW2END_N0_3"
			],
			[
				"SW6A0",
				"HCLK_SW6B0"
			],
			[
				"SW6A1",
				"HCLK_SW6B1"
			],
			[
				"SW6A2",
				"HCLK_SW6B2"
			],
			[
				"SW6A3",
				"HCLK_SW6B3"
			],
			[
				"SW6B0",
				"HCLK_SW6C0"
			],
			[
				"SW6B1",
				"HCLK_SW6C1"
			],
			[
				"SW6B2",
				"HCLK_SW6C2"
			],
			[
				"SW6B3",
				"HCLK_SW6C3"
			],
			[
				"SW6C0",
				"HCLK_SW6D0"
			],
			[
				"SW6C1",
				"HCLK_SW6D1"
			],
			[
				"SW6C2",
				"HCLK_SW6D2"
			],
			[
				"SW6C3",
				"HCLK_SW6D3"
			],
			[
				"SW6D0",
				"HCLK_SW6E0"
			],
			[
				"SW6D1",
				"HCLK_SW6E1"
			],
			[
				"SW6D2",
				"HCLK_SW6E2"
			],
			[
				"SW6D3",
				"HCLK_SW6E3"
			],
			[
				"SW6END_N0_3",
				"HCLK_SW6END3"
			],
			[
				"WL1BEG_N3",
				"HCLK_WL1BEG3"
			],
			[
				"WL1END_N1_3",
				"HCLK_WL1END3"
			],
			[
				"WR1BEG0",
				"HCLK_WR1BEG_S0"
			],
			[
				"WR1END0",
				"HCLK_WR1END_S1_0"
			],
			[
				"WW2END_N0_3",
				"HCLK_WW2END3"
			],
			[
				"WW4END0",
				"HCLK_WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"INT_L",
			"INT_L"
		],
		"wire_pairs": [
			[
				"BYP_BOUNCE_N3_2",
				"BYP_BOUNCE2"
			],
			[
				"BYP_BOUNCE_N3_3",
				"BYP_BOUNCE3"
			],
			[
				"BYP_BOUNCE_N3_6",
				"BYP_BOUNCE6"
			],
			[
				"BYP_BOUNCE_N3_7",
				"BYP_BOUNCE7"
			],
			[
				"EL1BEG_N3",
				"EL1BEG3"
			],
			[
				"EL1END0",
				"EL1END_S3_0"
			],
			[
				"ER1BEG0",
				"ER1BEG_S0"
			],
			[
				"ER1END_N3_3",
				"ER1END3"
			],
			[
				"FAN_BOUNCE0",
				"FAN_BOUNCE_S3_0"
			],
			[
				"FAN_BOUNCE2",
				"FAN_BOUNCE_S3_2"
			],
			[
				"FAN_BOUNCE4",
				"FAN_BOUNCE_S3_4"
			],
			[
				"FAN_BOUNCE6",
				"FAN_BOUNCE_S3_6"
			],
			[
				"GCLK_L_B10",
				"GCLK_L_B10"
			],
			[
				"GCLK_L_B11",
				"GCLK_L_B11"
			],
			[
				"GCLK_L_B6",
				"GCLK_L_B6"
			],
			[
				"GCLK_L_B7",
				"GCLK_L_B7"
			],
			[
				"GCLK_L_B8",
				"GCLK_L_B8"
			],
			[
				"GCLK_L_B9",
				"GCLK_L_B9"
			],
			[
				"LVB_L1",
				"LVB_L0"
			],
			[
				"LVB_L10",
				"LVB_L9"
			],
			[
				"LVB_L11",
				"LVB_L10"
			],
			[
				"LVB_L12",
				"LVB_L11"
			],
			[
				"LVB_L2",
				"LVB_L1"
			],
			[
				"LVB_L3",
				"LVB_L2"
			],
			[
				"LVB_L4",
				"LVB_L3"
			],
			[
				"LVB_L5",
				"LVB_L4"
			],
			[
				"LVB_L6",
				"LVB_L5"
			],
			[
				"LVB_L7",
				"LVB_L6"
			],
			[
				"LVB_L8",
				"LVB_L7"
			],
			[
				"LVB_L9",
				"LVB_L8"
			],
			[
				"LV_L1",
				"LV_L0"
			],
			[
				"LV_L10",
				"LV_L9"
			],
			[
				"LV_L11",
				"LV_L10"
			],
			[
				"LV_L12",
				"LV_L11"
			],
			[
				"LV_L13",
				"LV_L12"
			],
			[
				"LV_L14",
				"LV_L13"
			],
			[
				"LV_L15",
				"LV_L14"
			],
			[
				"LV_L16",
				"LV_L15"
			],
			[
				"LV_L17",
				"LV_L16"
			],
			[
				"LV_L18",
				"LV_L17"
			],
			[
				"LV_L2",
				"LV_L1"
			],
			[
				"LV_L3",
				"LV_L2"
			],
			[
				"LV_L4",
				"LV_L3"
			],
			[
				"LV_L5",
				"LV_L4"
			],
			[
				"LV_L6",
				"LV_L5"
			],
			[
				"LV_L7",
				"LV_L6"
			],
			[
				"LV_L8",
				"LV_L7"
			],
			[
				"LV_L9",
				"LV_L8"
			],
			[
				"NE2A0",
				"NE2BEG0"
			],
			[
				"NE2A1",
				"NE2BEG1"
			],
			[
				"NE2A2",
				"NE2BEG2"
			],
			[
				"NE2A3",
				"NE2BEG3"
			],
			[
				"NE2END0",
				"NE2END_S3_0"
			],
			[
				"NE6B0",
				"NE6A0"
			],
			[
				"NE6B1",
				"NE6A1"
			],
			[
				"NE6B2",
				"NE6A2"
			],
			[
				"NE6B3",
				"NE6A3"
			],
			[
				"NE6C0",
				"NE6B0"
			],
			[
				"NE6C1",
				"NE6B1"
			],
			[
				"NE6C2",
				"NE6B2"
			],
			[
				"NE6C3",
				"NE6B3"
			],
			[
				"NE6D0",
				"NE6C0"
			],
			[
				"NE6D1",
				"NE6C1"
			],
			[
				"NE6D2",
				"NE6C2"
			],
			[
				"NE6D3",
				"NE6C3"
			],
			[
				"NE6E0",
				"NE6D0"
			],
			[
				"NE6E1",
				"NE6D1"
			],
			[
				"NE6E2",
				"NE6D2"
			],
			[
				"NE6E3",
				"NE6D3"
			],
			[
				"NL1END0",
				"NL1END_S3_0"
			],
			[
				"NL1END1",
				"NL1BEG1"
			],
			[
				"NL1END2",
				"NL1BEG2"
			],
			[
				"NN2A0",
				"NN2BEG0"
			],
			[
				"NN2A1",
				"NN2BEG1"
			],
			[
				"NN2A2",
				"NN2BEG2"
			],
			[
				"NN2A3",
				"NN2BEG3"
			],
			[
				"NN2END0",
				"NN2A0"
			],
			[
				"NN2END1",
				"NN2A1"
			],
			[
				"NN2END2",
				"NN2A2"
			],
			[
				"NN2END3",
				"NN2A3"
			],
			[
				"NN6A0",
				"NN6BEG0"
			],
			[
				"NN6A1",
				"NN6BEG1"
			],
			[
				"NN6A2",
				"NN6BEG2"
			],
			[
				"NN6A3",
				"NN6BEG3"
			],
			[
				"NN6B0",
				"NN6A0"
			],
			[
				"NN6B1",
				"NN6A1"
			],
			[
				"NN6B2",
				"NN6A2"
			],
			[
				"NN6B3",
				"NN6A3"
			],
			[
				"NN6C0",
				"NN6B0"
			],
			[
				"NN6C1",
				"NN6B1"
			],
			[
				"NN6C2",
				"NN6B2"
			],
			[
				"NN6C3",
				"NN6B3"
			],
			[
				"NN6D0",
				"NN6C0"
			],
			[
				"NN6D1",
				"NN6C1"
			],
			[
				"NN6D2",
				"NN6C2"
			],
			[
				"NN6D3",
				"NN6C3"
			],
			[
				"NN6E0",
				"NN6D0"
			],
			[
				"NN6E1",
				"NN6D1"
			],
			[
				"NN6E2",
				"NN6D2"
			],
			[
				"NN6E3",
				"NN6D3"
			],
			[
				"NN6END0",
				"NN6E0"
			],
			[
				"NN6END1",
				"NN6E1"
			],
			[
				"NN6END2",
				"NN6E2"
			],
			[
				"NN6END3",
				"NN6E3"
			],
			[
				"NR1END0",
				"NR1BEG0"
			],
			[
				"NR1END1",
				"NR1BEG1"
			],
			[
				"NR1END2",
				"NR1BEG2"
			],
			[
				"NR1END3",
				"NR1BEG3"
			],
			[
				"NW2A0",
				"NW2BEG0"
			],
			[
				"NW2A1",
				"NW2BEG1"
			],
			[
				"NW2A2",
				"NW2BEG2"
			],
			[
				"NW2A3",
				"NW2BEG3"
			],
			[
				"NW2END0",
				"NW2END_S0_0"
			],
			[
				"NW6B0",
				"NW6A0"
			],
			[
				"NW6B1",
				"NW6A1"
			],
			[
				"NW6B2",
				"NW6A2"
			],
			[
				"NW6B3",
				"NW6A3"
			],
			[
				"NW6C0",
				"NW6B0"
			],
			[
				"NW6C1",
				"NW6B1"
			],
			[
				"NW6C2",
				"NW6B2"
			],
			[
				"NW6C3",
				"NW6B3"
			],
			[
				"NW6D0",
				"NW6C0"
			],
			[
				"NW6D1",
				"NW6C1"
			],
			[
				"NW6D2",
				"NW6C2"
			],
			[
				"NW6D3",
				"NW6C3"
			],
			[
				"NW6E0",
				"NW6D0"
			],
			[
				"NW6E1",
				"NW6D1"
			],
			[
				"NW6E2",
				"NW6D2"
			],
			[
				"NW6E3",
				"NW6D3"
			],
			[
				"NW6END0",
				"NW6END_S0_0"
			],
			[
				"SE2BEG0",
				"SE2A0"
			],
			[
				"SE2BEG1",
				"SE2A1"
			],
			[
				"SE2BEG2",
				"SE2A2"
			],
			[
				"SE2BEG3",
				"SE2A3"
			],
			[
				"SE6A0",
				"SE6B0"
			],
			[
				"SE6A1",
				"SE6B1"
			],
			[
				"SE6A2",
				"SE6B2"
			],
			[
				"SE6A3",
				"SE6B3"
			],
			[
				"SE6B0",
				"SE6C0"
			],
			[
				"SE6B1",
				"SE6C1"
			],
			[
				"SE6B2",
				"SE6C2"
			],
			[
				"SE6B3",
				"SE6C3"
			],
			[
				"SE6C0",
				"SE6D0"
			],
			[
				"SE6C1",
				"SE6D1"
			],
			[
				"SE6C2",
				"SE6D2"
			],
			[
				"SE6C3",
				"SE6D3"
			],
			[
				"SE6D0",
				"SE6E0"
			],
			[
				"SE6D1",
				"SE6E1"
			],
			[
				"SE6D2",
				"SE6E2"
			],
			[
				"SE6D3",
				"SE6E3"
			],
			[
				"SL1BEG0",
				"SL1END0"
			],
			[
				"SL1BEG1",
				"SL1END1"
			],
			[
				"SL1BEG2",
				"SL1END2"
			],
			[
				"SL1BEG3",
				"SL1END3"
			],
			[
				"SR1BEG1",
				"SR1END1"
			],
			[
				"SR1BEG2",
				"SR1END2"
			],
			[
				"SR1END_N3_3",
				"SR1END3"
			],
			[
				"SS2A0",
				"SS2END0"
			],
			[
				"SS2A1",
				"SS2END1"
			],
			[
				"SS2A2",
				"SS2END2"
			],
			[
				"SS2A3",
				"SS2END3"
			],
			[
				"SS2BEG0",
				"SS2A0"
			],
			[
				"SS2BEG1",
				"SS2A1"
			],
			[
				"SS2BEG2",
				"SS2A2"
			],
			[
				"SS2BEG3",
				"SS2A3"
			],
			[
				"SS6A0",
				"SS6B0"
			],
			[
				"SS6A1",
				"SS6B1"
			],
			[
				"SS6A2",
				"SS6B2"
			],
			[
				"SS6A3",
				"SS6B3"
			],
			[
				"SS6B0",
				"SS6C0"
			],
			[
				"SS6B1",
				"SS6C1"
			],
			[
				"SS6B2",
				"SS6C2"
			],
			[
				"SS6B3",
				"SS6C3"
			],
			[
				"SS6BEG0",
				"SS6A0"
			],
			[
				"SS6BEG1",
				"SS6A1"
			],
			[
				"SS6BEG2",
				"SS6A2"
			],
			[
				"SS6BEG3",
				"SS6A3"
			],
			[
				"SS6C0",
				"SS6D0"
			],
			[
				"SS6C1",
				"SS6D1"
			],
			[
				"SS6C2",
				"SS6D2"
			],
			[
				"SS6C3",
				"SS6D3"
			],
			[
				"SS6D0",
				"SS6E0"
			],
			[
				"SS6D1",
				"SS6E1"
			],
			[
				"SS6D2",
				"SS6E2"
			],
			[
				"SS6D3",
				"SS6E3"
			],
			[
				"SS6E0",
				"SS6END0"
			],
			[
				"SS6E1",
				"SS6END1"
			],
			[
				"SS6E2",
				"SS6END2"
			],
			[
				"SS6E3",
				"SS6END3"
			],
			[
				"SW2BEG0",
				"SW2A0"
			],
			[
				"SW2BEG1",
				"SW2A1"
			],
			[
				"SW2BEG2",
				"SW2A2"
			],
			[
				"SW2BEG3",
				"SW2A3"
			],
			[
				"SW2END_N0_3",
				"SW2END3"
			],
			[
				"SW6A0",
				"SW6B0"
			],
			[
				"SW6A1",
				"SW6B1"
			],
			[
				"SW6A2",
				"SW6B2"
			],
			[
				"SW6A3",
				"SW6B3"
			],
			[
				"SW6B0",
				"SW6C0"
			],
			[
				"SW6B1",
				"SW6C1"
			],
			[
				"SW6B2",
				"SW6C2"
			],
			[
				"SW6B3",
				"SW6C3"
			],
			[
				"SW6C0",
				"SW6D0"
			],
			[
				"SW6C1",
				"SW6D1"
			],
			[
				"SW6C2",
				"SW6D2"
			],
			[
				"SW6C3",
				"SW6D3"
			],
			[
				"SW6D0",
				"SW6E0"
			],
			[
				"SW6D1",
				"SW6E1"
			],
			[
				"SW6D2",
				"SW6E2"
			],
			[
				"SW6D3",
				"SW6E3"
			],
			[
				"SW6END_N0_3",
				"SW6END3"
			],
			[
				"WL1BEG_N3",
				"WL1BEG3"
			],
			[
				"WL1END_N1_3",
				"WL1END3"
			],
			[
				"WR1BEG0",
				"WR1BEG_S0"
			],
			[
				"WR1END0",
				"WR1END_S1_0"
			],
			[
				"WW2END_N0_3",
				"WW2END3"
			],
			[
				"WW4END0",
				"WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"INT_L",
			"INT_R"
		],
		"wire_pairs": [
			[
				"EE2A0",
				"EE2END0"
			],
			[
				"EE2A1",
				"EE2END1"
			],
			[
				"EE2A2",
				"EE2END2"
			],
			[
				"EE2A3",
				"EE2END3"
			],
			[
				"EE2BEG0",
				"EE2A0"
			],
			[
				"EE2BEG1",
				"EE2A1"
			],
			[
				"EE2BEG2",
				"EE2A2"
			],
			[
				"EE2BEG3",
				"EE2A3"
			],
			[
				"EE4A0",
				"EE4B0"
			],
			[
				"EE4A1",
				"EE4B1"
			],
			[
				"EE4A2",
				"EE4B2"
			],
			[
				"EE4A3",
				"EE4B3"
			],
			[
				"EE4B0",
				"EE4C0"
			],
			[
				"EE4B1",
				"EE4C1"
			],
			[
				"EE4B2",
				"EE4C2"
			],
			[
				"EE4B3",
				"EE4C3"
			],
			[
				"EE4BEG0",
				"EE4A0"
			],
			[
				"EE4BEG1",
				"EE4A1"
			],
			[
				"EE4BEG2",
				"EE4A2"
			],
			[
				"EE4BEG3",
				"EE4A3"
			],
			[
				"EE4C0",
				"EE4END0"
			],
			[
				"EE4C1",
				"EE4END1"
			],
			[
				"EE4C2",
				"EE4END2"
			],
			[
				"EE4C3",
				"EE4END3"
			],
			[
				"EL1BEG0",
				"EL1END0"
			],
			[
				"EL1BEG1",
				"EL1END1"
			],
			[
				"EL1BEG2",
				"EL1END2"
			],
			[
				"EL1BEG3",
				"EL1END3"
			],
			[
				"ER1BEG0",
				"ER1END0"
			],
			[
				"ER1BEG1",
				"ER1END1"
			],
			[
				"ER1BEG2",
				"ER1END2"
			],
			[
				"ER1BEG3",
				"ER1END3"
			],
			[
				"GCLK_L_B0",
				"GCLK_B0_WEST"
			],
			[
				"GCLK_L_B1",
				"GCLK_B1_WEST"
			],
			[
				"GCLK_L_B10_EAST",
				"GCLK_B10"
			],
			[
				"GCLK_L_B11_EAST",
				"GCLK_B11"
			],
			[
				"GCLK_L_B2",
				"GCLK_B2_WEST"
			],
			[
				"GCLK_L_B3",
				"GCLK_B3_WEST"
			],
			[
				"GCLK_L_B4",
				"GCLK_B4_WEST"
			],
			[
				"GCLK_L_B5",
				"GCLK_B5_WEST"
			],
			[
				"GCLK_L_B6_EAST",
				"GCLK_B6"
			],
			[
				"GCLK_L_B7_EAST",
				"GCLK_B7"
			],
			[
				"GCLK_L_B8_EAST",
				"GCLK_B8"
			],
			[
				"GCLK_L_B9_EAST",
				"GCLK_B9"
			],
			[
				"LH10",
				"LH9"
			],
			[
				"LH11",
				"LH10"
			],
			[
				"LH12",
				"LH11"
			],
			[
				"LH4",
				"LH3"
			],
			[
				"LH5",
				"LH4"
			],
			[
				"LH7",
				"LH6"
			],
			[
				"LH8",
				"LH7"
			],
			[
				"LH9",
				"LH8"
			],
			[
				"NE2A0",
				"NE2END0"
			],
			[
				"NE2A1",
				"NE2END1"
			],
			[
				"NE2A2",
				"NE2END2"
			],
			[
				"NE2A3",
				"NE2END3"
			],
			[
				"NE2BEG0",
				"NE2END_S3_0"
			],
			[
				"NE6BEG0",
				"NE6A0"
			],
			[
				"NE6BEG1",
				"NE6A1"
			],
			[
				"NE6BEG2",
				"NE6A2"
			],
			[
				"NE6BEG3",
				"NE6A3"
			],
			[
				"NE6E0",
				"NE6END0"
			],
			[
				"NE6E1",
				"NE6END1"
			],
			[
				"NE6E2",
				"NE6END2"
			],
			[
				"NE6E3",
				"NE6END3"
			],
			[
				"NW2END0",
				"NW2A0"
			],
			[
				"NW2END1",
				"NW2A1"
			],
			[
				"NW2END2",
				"NW2A2"
			],
			[
				"NW2END3",
				"NW2A3"
			],
			[
				"NW2END_S0_0",
				"NW2BEG0"
			],
			[
				"NW6A0",
				"NW6BEG0"
			],
			[
				"NW6A1",
				"NW6BEG1"
			],
			[
				"NW6A2",
				"NW6BEG2"
			],
			[
				"NW6A3",
				"NW6BEG3"
			],
			[
				"NW6END0",
				"NW6E0"
			],
			[
				"NW6END1",
				"NW6E1"
			],
			[
				"NW6END2",
				"NW6E2"
			],
			[
				"NW6END3",
				"NW6E3"
			],
			[
				"NW6END_S0_0",
				"NW6D0"
			],
			[
				"SE2A0",
				"SE2END0"
			],
			[
				"SE2A1",
				"SE2END1"
			],
			[
				"SE2A2",
				"SE2END2"
			],
			[
				"SE2A3",
				"SE2END3"
			],
			[
				"SE6BEG0",
				"SE6A0"
			],
			[
				"SE6BEG1",
				"SE6A1"
			],
			[
				"SE6BEG2",
				"SE6A2"
			],
			[
				"SE6BEG3",
				"SE6A3"
			],
			[
				"SE6E0",
				"SE6END0"
			],
			[
				"SE6E1",
				"SE6END1"
			],
			[
				"SE6E2",
				"SE6END2"
			],
			[
				"SE6E3",
				"SE6END3"
			],
			[
				"SW2END0",
				"SW2A0"
			],
			[
				"SW2END1",
				"SW2A1"
			],
			[
				"SW2END2",
				"SW2A2"
			],
			[
				"SW2END3",
				"SW2A3"
			],
			[
				"SW2END_N0_3",
				"SW2BEG3"
			],
			[
				"SW6A0",
				"SW6BEG0"
			],
			[
				"SW6A1",
				"SW6BEG1"
			],
			[
				"SW6A2",
				"SW6BEG2"
			],
			[
				"SW6A3",
				"SW6BEG3"
			],
			[
				"SW6END0",
				"SW6E0"
			],
			[
				"SW6END1",
				"SW6E1"
			],
			[
				"SW6END2",
				"SW6E2"
			],
			[
				"SW6END3",
				"SW6E3"
			],
			[
				"SW6END_N0_3",
				"SW6D3"
			],
			[
				"WL1END0",
				"WL1BEG0"
			],
			[
				"WL1END1",
				"WL1BEG1"
			],
			[
				"WL1END2",
				"WL1BEG2"
			],
			[
				"WL1END3",
				"WL1BEG3"
			],
			[
				"WL1END_N1_3",
				"WL1BEG_N3"
			],
			[
				"WR1END0",
				"WR1BEG0"
			],
			[
				"WR1END1",
				"WR1BEG1"
			],
			[
				"WR1END2",
				"WR1BEG2"
			],
			[
				"WR1END3",
				"WR1BEG3"
			],
			[
				"WR1END_S1_0",
				"WR1BEG_S0"
			],
			[
				"WW2A0",
				"WW2BEG0"
			],
			[
				"WW2A1",
				"WW2BEG1"
			],
			[
				"WW2A2",
				"WW2BEG2"
			],
			[
				"WW2A3",
				"WW2BEG3"
			],
			[
				"WW2END0",
				"WW2A0"
			],
			[
				"WW2END1",
				"WW2A1"
			],
			[
				"WW2END2",
				"WW2A2"
			],
			[
				"WW2END3",
				"WW2A3"
			],
			[
				"WW4A0",
				"WW4BEG0"
			],
			[
				"WW4A1",
				"WW4BEG1"
			],
			[
				"WW4A2",
				"WW4BEG2"
			],
			[
				"WW4A3",
				"WW4BEG3"
			],
			[
				"WW4B0",
				"WW4A0"
			],
			[
				"WW4B1",
				"WW4A1"
			],
			[
				"WW4B2",
				"WW4A2"
			],
			[
				"WW4B3",
				"WW4A3"
			],
			[
				"WW4C0",
				"WW4B0"
			],
			[
				"WW4C1",
				"WW4B1"
			],
			[
				"WW4C2",
				"WW4B2"
			],
			[
				"WW4C3",
				"WW4B3"
			],
			[
				"WW4END0",
				"WW4C0"
			],
			[
				"WW4END1",
				"WW4C1"
			],
			[
				"WW4END2",
				"WW4C2"
			],
			[
				"WW4END3",
				"WW4C3"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"INT_R",
			"BRKH_INT"
		],
		"wire_pairs": [
			[
				"BYP_BOUNCE_N3_2",
				"BRKH_INT_BYP_BOUNCE2"
			],
			[
				"BYP_BOUNCE_N3_3",
				"BRKH_INT_BYP_BOUNCE3"
			],
			[
				"BYP_BOUNCE_N3_6",
				"BRKH_INT_BYP_BOUNCE6"
			],
			[
				"BYP_BOUNCE_N3_7",
				"BRKH_INT_BYP_BOUNCE7"
			],
			[
				"EL1BEG_N3",
				"BRKH_INT_EL1BEG3"
			],
			[
				"EL1END0",
				"BRKH_INT_EL1END_S3_0"
			],
			[
				"ER1BEG0",
				"BRKH_INT_ER1BEG_S0"
			],
			[
				"ER1END_N3_3",
				"BRKH_INT_ER1END3"
			],
			[
				"FAN_BOUNCE0",
				"BRKH_INT_FAN_BOUNCE_S3_0"
			],
			[
				"FAN_BOUNCE2",
				"BRKH_INT_FAN_BOUNCE_S3_2"
			],
			[
				"FAN_BOUNCE4",
				"BRKH_INT_FAN_BOUNCE_S3_4"
			],
			[
				"FAN_BOUNCE6",
				"BRKH_INT_FAN_BOUNCE_S3_6"
			],
			[
				"LV1",
				"BRKH_INT_LV0"
			],
			[
				"LV10",
				"BRKH_INT_LV9"
			],
			[
				"LV11",
				"BRKH_INT_LV10"
			],
			[
				"LV12",
				"BRKH_INT_LV11"
			],
			[
				"LV13",
				"BRKH_INT_LV12"
			],
			[
				"LV14",
				"BRKH_INT_LV13"
			],
			[
				"LV15",
				"BRKH_INT_LV14"
			],
			[
				"LV16",
				"BRKH_INT_LV15"
			],
			[
				"LV17",
				"BRKH_INT_LV16"
			],
			[
				"LV18",
				"BRKH_INT_LV17"
			],
			[
				"LV2",
				"BRKH_INT_LV1"
			],
			[
				"LV3",
				"BRKH_INT_LV2"
			],
			[
				"LV4",
				"BRKH_INT_LV3"
			],
			[
				"LV5",
				"BRKH_INT_LV4"
			],
			[
				"LV6",
				"BRKH_INT_LV5"
			],
			[
				"LV7",
				"BRKH_INT_LV6"
			],
			[
				"LV8",
				"BRKH_INT_LV7"
			],
			[
				"LV9",
				"BRKH_INT_LV8"
			],
			[
				"LVB1",
				"BRKH_INT_LVB1"
			],
			[
				"LVB10",
				"BRKH_INT_LVB10"
			],
			[
				"LVB11",
				"BRKH_INT_LVB11"
			],
			[
				"LVB12",
				"BRKH_INT_LVB12"
			],
			[
				"LVB2",
				"BRKH_INT_LVB2"
			],
			[
				"LVB3",
				"BRKH_INT_LVB3"
			],
			[
				"LVB4",
				"BRKH_INT_LVB4"
			],
			[
				"LVB5",
				"BRKH_INT_LVB5"
			],
			[
				"LVB6",
				"BRKH_INT_LVB6"
			],
			[
				"LVB7",
				"BRKH_INT_LVB7"
			],
			[
				"LVB8",
				"BRKH_INT_LVB8"
			],
			[
				"LVB9",
				"BRKH_INT_LVB9"
			],
			[
				"NE2A0",
				"BRKH_INT_NE2BEG0"
			],
			[
				"NE2A1",
				"BRKH_INT_NE2BEG1"
			],
			[
				"NE2A2",
				"BRKH_INT_NE2BEG2"
			],
			[
				"NE2A3",
				"BRKH_INT_NE2BEG3"
			],
			[
				"NE2END0",
				"BRKH_INT_NE2END_S3_0"
			],
			[
				"NE6B0",
				"BRKH_INT_NE6A0"
			],
			[
				"NE6B1",
				"BRKH_INT_NE6A1"
			],
			[
				"NE6B2",
				"BRKH_INT_NE6A2"
			],
			[
				"NE6B3",
				"BRKH_INT_NE6A3"
			],
			[
				"NE6C0",
				"BRKH_INT_NE6B0"
			],
			[
				"NE6C1",
				"BRKH_INT_NE6B1"
			],
			[
				"NE6C2",
				"BRKH_INT_NE6B2"
			],
			[
				"NE6C3",
				"BRKH_INT_NE6B3"
			],
			[
				"NE6D0",
				"BRKH_INT_NE6C0"
			],
			[
				"NE6D1",
				"BRKH_INT_NE6C1"
			],
			[
				"NE6D2",
				"BRKH_INT_NE6C2"
			],
			[
				"NE6D3",
				"BRKH_INT_NE6C3"
			],
			[
				"NE6E0",
				"BRKH_INT_NE6D0"
			],
			[
				"NE6E1",
				"BRKH_INT_NE6D1"
			],
			[
				"NE6E2",
				"BRKH_INT_NE6D2"
			],
			[
				"NE6E3",
				"BRKH_INT_NE6D3"
			],
			[
				"NL1END0",
				"BRKH_INT_NL1END_S3_0"
			],
			[
				"NL1END1",
				"BRKH_INT_NL1BEG1_SLOW"
			],
			[
				"NL1END2",
				"BRKH_INT_NL1BEG2_SLOW"
			],
			[
				"NN2A0",
				"BRKH_INT_NN2BEG0"
			],
			[
				"NN2A1",
				"BRKH_INT_NN2BEG1"
			],
			[
				"NN2A2",
				"BRKH_INT_NN2BEG2"
			],
			[
				"NN2A3",
				"BRKH_INT_NN2BEG3"
			],
			[
				"NN2END0",
				"BRKH_INT_NN2END_S2_0"
			],
			[
				"NN2END1",
				"BRKH_INT_NN2A1"
			],
			[
				"NN2END2",
				"BRKH_INT_NN2A2"
			],
			[
				"NN2END3",
				"BRKH_INT_NN2A3"
			],
			[
				"NN6A0",
				"BRKH_INT_NN6BEG0"
			],
			[
				"NN6A1",
				"BRKH_INT_NN6BEG1"
			],
			[
				"NN6A2",
				"BRKH_INT_NN6BEG2"
			],
			[
				"NN6A3",
				"BRKH_INT_NN6BEG3"
			],
			[
				"NN6B0",
				"BRKH_INT_NN6A0"
			],
			[
				"NN6B1",
				"BRKH_INT_NN6A1"
			],
			[
				"NN6B2",
				"BRKH_INT_NN6A2"
			],
			[
				"NN6B3",
				"BRKH_INT_NN6A3"
			],
			[
				"NN6C0",
				"BRKH_INT_NN6B0"
			],
			[
				"NN6C1",
				"BRKH_INT_NN6B1"
			],
			[
				"NN6C2",
				"BRKH_INT_NN6B2"
			],
			[
				"NN6C3",
				"BRKH_INT_NN6B3"
			],
			[
				"NN6D0",
				"BRKH_INT_NN6C0"
			],
			[
				"NN6D1",
				"BRKH_INT_NN6C1"
			],
			[
				"NN6D2",
				"BRKH_INT_NN6C2"
			],
			[
				"NN6D3",
				"BRKH_INT_NN6C3"
			],
			[
				"NN6E0",
				"BRKH_INT_NN6D0"
			],
			[
				"NN6E1",
				"BRKH_INT_NN6D1"
			],
			[
				"NN6E2",
				"BRKH_INT_NN6D2"
			],
			[
				"NN6E3",
				"BRKH_INT_NN6D3"
			],
			[
				"NN6END0",
				"BRKH_INT_NN6END_S1_0"
			],
			[
				"NN6END1",
				"BRKH_INT_NN6E1"
			],
			[
				"NN6END2",
				"BRKH_INT_NN6E2"
			],
			[
				"NN6END3",
				"BRKH_INT_NN6E3"
			],
			[
				"NR1END0",
				"BRKH_INT_NR1BEG0_SLOW"
			],
			[
				"NR1END1",
				"BRKH_INT_NR1BEG1_SLOW"
			],
			[
				"NR1END2",
				"BRKH_INT_NR1BEG2_SLOW"
			],
			[
				"NR1END3",
				"BRKH_INT_NR1BEG3_SLOW"
			],
			[
				"NW2A0",
				"BRKH_INT_NW2BEG0"
			],
			[
				"NW2A1",
				"BRKH_INT_NW2BEG1"
			],
			[
				"NW2A2",
				"BRKH_INT_NW2BEG2"
			],
			[
				"NW2A3",
				"BRKH_INT_NW2BEG3"
			],
			[
				"NW2END0",
				"BRKH_INT_NW2END_S0_0"
			],
			[
				"NW6B0",
				"BRKH_INT_NW6A0"
			],
			[
				"NW6B1",
				"BRKH_INT_NW6A1"
			],
			[
				"NW6B2",
				"BRKH_INT_NW6A2"
			],
			[
				"NW6B3",
				"BRKH_INT_NW6A3"
			],
			[
				"NW6C0",
				"BRKH_INT_NW6B0"
			],
			[
				"NW6C1",
				"BRKH_INT_NW6B1"
			],
			[
				"NW6C2",
				"BRKH_INT_NW6B2"
			],
			[
				"NW6C3",
				"BRKH_INT_NW6B3"
			],
			[
				"NW6D0",
				"BRKH_INT_NW6C0"
			],
			[
				"NW6D1",
				"BRKH_INT_NW6C1"
			],
			[
				"NW6D2",
				"BRKH_INT_NW6C2"
			],
			[
				"NW6D3",
				"BRKH_INT_NW6C3"
			],
			[
				"NW6E0",
				"BRKH_INT_NW6D0"
			],
			[
				"NW6E1",
				"BRKH_INT_NW6D1"
			],
			[
				"NW6E2",
				"BRKH_INT_NW6D2"
			],
			[
				"NW6E3",
				"BRKH_INT_NW6D3"
			],
			[
				"NW6END0",
				"BRKH_INT_NW6END_S0_0"
			],
			[
				"SE2BEG0",
				"BRKH_INT_SE2A0"
			],
			[
				"SE2BEG1",
				"BRKH_INT_SE2A1"
			],
			[
				"SE2BEG2",
				"BRKH_INT_SE2A2"
			],
			[
				"SE2BEG3",
				"BRKH_INT_SE2A3"
			],
			[
				"SE6A0",
				"BRKH_INT_SE6B0"
			],
			[
				"SE6A1",
				"BRKH_INT_SE6B1"
			],
			[
				"SE6A2",
				"BRKH_INT_SE6B2"
			],
			[
				"SE6A3",
				"BRKH_INT_SE6B3"
			],
			[
				"SE6B0",
				"BRKH_INT_SE6C0"
			],
			[
				"SE6B1",
				"BRKH_INT_SE6C1"
			],
			[
				"SE6B2",
				"BRKH_INT_SE6C2"
			],
			[
				"SE6B3",
				"BRKH_INT_SE6C3"
			],
			[
				"SE6C0",
				"BRKH_INT_SE6D0"
			],
			[
				"SE6C1",
				"BRKH_INT_SE6D1"
			],
			[
				"SE6C2",
				"BRKH_INT_SE6D2"
			],
			[
				"SE6C3",
				"BRKH_INT_SE6D3"
			],
			[
				"SE6D0",
				"BRKH_INT_SE6E0"
			],
			[
				"SE6D1",
				"BRKH_INT_SE6E1"
			],
			[
				"SE6D2",
				"BRKH_INT_SE6E2"
			],
			[
				"SE6D3",
				"BRKH_INT_SE6E3"
			],
			[
				"SL1BEG0",
				"BRKH_INT_SL1END0_SLOW"
			],
			[
				"SL1BEG1",
				"BRKH_INT_SL1END1_SLOW"
			],
			[
				"SL1BEG2",
				"BRKH_INT_SL1END2_SLOW"
			],
			[
				"SL1BEG3",
				"BRKH_INT_SL1END3_SLOW"
			],
			[
				"SR1BEG1",
				"BRKH_INT_SR1END1_SLOW"
			],
			[
				"SR1BEG2",
				"BRKH_INT_SR1END2_SLOW"
			],
			[
				"SR1BEG3",
				"BRKH_INT_SR1END3_SLOW"
			],
			[
				"SR1END_N3_3",
				"BRKH_INT_SR1END_N3_3"
			],
			[
				"SS2A0",
				"BRKH_INT_SS2END0"
			],
			[
				"SS2A1",
				"BRKH_INT_SS2END1"
			],
			[
				"SS2A2",
				"BRKH_INT_SS2END2"
			],
			[
				"SS2A3",
				"BRKH_INT_SS2END_N0_3"
			],
			[
				"SS2BEG0",
				"BRKH_INT_SS2A0"
			],
			[
				"SS2BEG1",
				"BRKH_INT_SS2A1"
			],
			[
				"SS2BEG2",
				"BRKH_INT_SS2A2"
			],
			[
				"SS2BEG3",
				"BRKH_INT_SS2A3"
			],
			[
				"SS6A0",
				"BRKH_INT_SS6B0"
			],
			[
				"SS6A1",
				"BRKH_INT_SS6B1"
			],
			[
				"SS6A2",
				"BRKH_INT_SS6B2"
			],
			[
				"SS6A3",
				"BRKH_INT_SS6B3"
			],
			[
				"SS6B0",
				"BRKH_INT_SS6C0"
			],
			[
				"SS6B1",
				"BRKH_INT_SS6C1"
			],
			[
				"SS6B2",
				"BRKH_INT_SS6C2"
			],
			[
				"SS6B3",
				"BRKH_INT_SS6C3"
			],
			[
				"SS6BEG0",
				"BRKH_INT_SS6A0"
			],
			[
				"SS6BEG1",
				"BRKH_INT_SS6A1"
			],
			[
				"SS6BEG2",
				"BRKH_INT_SS6A2"
			],
			[
				"SS6BEG3",
				"BRKH_INT_SS6A3"
			],
			[
				"SS6C0",
				"BRKH_INT_SS6D0"
			],
			[
				"SS6C1",
				"BRKH_INT_SS6D1"
			],
			[
				"SS6C2",
				"BRKH_INT_SS6D2"
			],
			[
				"SS6C3",
				"BRKH_INT_SS6D3"
			],
			[
				"SS6D0",
				"BRKH_INT_SS6E0"
			],
			[
				"SS6D1",
				"BRKH_INT_SS6E1"
			],
			[
				"SS6D2",
				"BRKH_INT_SS6E2"
			],
			[
				"SS6D3",
				"BRKH_INT_SS6E3"
			],
			[
				"SS6E0",
				"BRKH_INT_SS6END0"
			],
			[
				"SS6E1",
				"BRKH_INT_SS6END1"
			],
			[
				"SS6E2",
				"BRKH_INT_SS6END2"
			],
			[
				"SS6E3",
				"BRKH_INT_SS6END_N0_3"
			],
			[
				"SW2BEG0",
				"BRKH_INT_SW2A0"
			],
			[
				"SW2BEG1",
				"BRKH_INT_SW2A1"
			],
			[
				"SW2BEG2",
				"BRKH_INT_SW2A2"
			],
			[
				"SW2BEG3",
				"BRKH_INT_SW2A3"
			],
			[
				"SW2END_N0_3",
				"BRKH_INT_SW2END3"
			],
			[
				"SW6A0",
				"BRKH_INT_SW6B0"
			],
			[
				"SW6A1",
				"BRKH_INT_SW6B1"
			],
			[
				"SW6A2",
				"BRKH_INT_SW6B2"
			],
			[
				"SW6A3",
				"BRKH_INT_SW6B3"
			],
			[
				"SW6B0",
				"BRKH_INT_SW6C0"
			],
			[
				"SW6B1",
				"BRKH_INT_SW6C1"
			],
			[
				"SW6B2",
				"BRKH_INT_SW6C2"
			],
			[
				"SW6B3",
				"BRKH_INT_SW6C3"
			],
			[
				"SW6C0",
				"BRKH_INT_SW6D0"
			],
			[
				"SW6C1",
				"BRKH_INT_SW6D1"
			],
			[
				"SW6C2",
				"BRKH_INT_SW6D2"
			],
			[
				"SW6C3",
				"BRKH_INT_SW6D3"
			],
			[
				"SW6D0",
				"BRKH_INT_SW6E0"
			],
			[
				"SW6D1",
				"BRKH_INT_SW6E1"
			],
			[
				"SW6D2",
				"BRKH_INT_SW6E2"
			],
			[
				"SW6D3",
				"BRKH_INT_SW6E3"
			],
			[
				"SW6END_N0_3",
				"BRKH_INT_SW6END3"
			],
			[
				"WL1BEG_N3",
				"BRKH_INT_WL1BEG3"
			],
			[
				"WL1END_N1_3",
				"BRKH_INT_WL1END3"
			],
			[
				"WR1BEG0",
				"BRKH_INT_WR1BEG_S0"
			],
			[
				"WR1END0",
				"BRKH_INT_WR1END_S1_0"
			],
			[
				"WW2END_N0_3",
				"BRKH_INT_WW2END3"
			],
			[
				"WW4END0",
				"BRKH_INT_WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"INT_R",
			"CLBLM_R"
		],
		"wire_pairs": [
			[
				"BYP0",
				"CLBLM_BYP0"
			],
			[
				"BYP1",
				"CLBLM_BYP1"
			],
			[
				"BYP2",
				"CLBLM_BYP2"
			],
			[
				"BYP3",
				"CLBLM_BYP3"
			],
			[
				"BYP4",
				"CLBLM_BYP4"
			],
			[
				"BYP5",
				"CLBLM_BYP5"
			],
			[
				"BYP6",
				"CLBLM_BYP6"
			],
			[
				"BYP7",
				"CLBLM_BYP7"
			],
			[
				"CLK0",
				"CLBLM_CLK0"
			],
			[
				"CLK1",
				"CLBLM_CLK1"
			],
			[
				"CTRL0",
				"CLBLM_CTRL0"
			],
			[
				"CTRL1",
				"CLBLM_CTRL1"
			],
			[
				"EE2A0",
				"CLBLM_EE2A0"
			],
			[
				"EE2A1",
				"CLBLM_EE2A1"
			],
			[
				"EE2A2",
				"CLBLM_EE2A2"
			],
			[
				"EE2A3",
				"CLBLM_EE2A3"
			],
			[
				"EE2BEG0",
				"CLBLM_EE2BEG0"
			],
			[
				"EE2BEG1",
				"CLBLM_EE2BEG1"
			],
			[
				"EE2BEG2",
				"CLBLM_EE2BEG2"
			],
			[
				"EE2BEG3",
				"CLBLM_EE2BEG3"
			],
			[
				"EE4A0",
				"CLBLM_EE4A0"
			],
			[
				"EE4A1",
				"CLBLM_EE4A1"
			],
			[
				"EE4A2",
				"CLBLM_EE4A2"
			],
			[
				"EE4A3",
				"CLBLM_EE4A3"
			],
			[
				"EE4B0",
				"CLBLM_EE4B0"
			],
			[
				"EE4B1",
				"CLBLM_EE4B1"
			],
			[
				"EE4B2",
				"CLBLM_EE4B2"
			],
			[
				"EE4B3",
				"CLBLM_EE4B3"
			],
			[
				"EE4BEG0",
				"CLBLM_EE4BEG0"
			],
			[
				"EE4BEG1",
				"CLBLM_EE4BEG1"
			],
			[
				"EE4BEG2",
				"CLBLM_EE4BEG2"
			],
			[
				"EE4BEG3",
				"CLBLM_EE4BEG3"
			],
			[
				"EE4C0",
				"CLBLM_EE4C0"
			],
			[
				"EE4C1",
				"CLBLM_EE4C1"
			],
			[
				"EE4C2",
				"CLBLM_EE4C2"
			],
			[
				"EE4C3",
				"CLBLM_EE4C3"
			],
			[
				"EL1BEG0",
				"CLBLM_EL1BEG0"
			],
			[
				"EL1BEG1",
				"CLBLM_EL1BEG1"
			],
			[
				"EL1BEG2",
				"CLBLM_EL1BEG2"
			],
			[
				"EL1BEG3",
				"CLBLM_EL1BEG3"
			],
			[
				"ER1BEG0",
				"CLBLM_ER1BEG0"
			],
			[
				"ER1BEG1",
				"CLBLM_ER1BEG1"
			],
			[
				"ER1BEG2",
				"CLBLM_ER1BEG2"
			],
			[
				"ER1BEG3",
				"CLBLM_ER1BEG3"
			],
			[
				"FAN0",
				"CLBLM_FAN0"
			],
			[
				"FAN1",
				"CLBLM_FAN1"
			],
			[
				"FAN2",
				"CLBLM_FAN2"
			],
			[
				"FAN3",
				"CLBLM_FAN3"
			],
			[
				"FAN4",
				"CLBLM_FAN4"
			],
			[
				"FAN5",
				"CLBLM_FAN5"
			],
			[
				"FAN6",
				"CLBLM_FAN6"
			],
			[
				"FAN7",
				"CLBLM_FAN7"
			],
			[
				"IMUX0",
				"CLBLM_IMUX0"
			],
			[
				"IMUX1",
				"CLBLM_IMUX1"
			],
			[
				"IMUX10",
				"CLBLM_IMUX10"
			],
			[
				"IMUX11",
				"CLBLM_IMUX11"
			],
			[
				"IMUX12",
				"CLBLM_IMUX12"
			],
			[
				"IMUX13",
				"CLBLM_IMUX13"
			],
			[
				"IMUX14",
				"CLBLM_IMUX14"
			],
			[
				"IMUX15",
				"CLBLM_IMUX15"
			],
			[
				"IMUX16",
				"CLBLM_IMUX16"
			],
			[
				"IMUX17",
				"CLBLM_IMUX17"
			],
			[
				"IMUX18",
				"CLBLM_IMUX18"
			],
			[
				"IMUX19",
				"CLBLM_IMUX19"
			],
			[
				"IMUX2",
				"CLBLM_IMUX2"
			],
			[
				"IMUX20",
				"CLBLM_IMUX20"
			],
			[
				"IMUX21",
				"CLBLM_IMUX21"
			],
			[
				"IMUX22",
				"CLBLM_IMUX22"
			],
			[
				"IMUX23",
				"CLBLM_IMUX23"
			],
			[
				"IMUX24",
				"CLBLM_IMUX24"
			],
			[
				"IMUX25",
				"CLBLM_IMUX25"
			],
			[
				"IMUX26",
				"CLBLM_IMUX26"
			],
			[
				"IMUX27",
				"CLBLM_IMUX27"
			],
			[
				"IMUX28",
				"CLBLM_IMUX28"
			],
			[
				"IMUX29",
				"CLBLM_IMUX29"
			],
			[
				"IMUX3",
				"CLBLM_IMUX3"
			],
			[
				"IMUX30",
				"CLBLM_IMUX30"
			],
			[
				"IMUX31",
				"CLBLM_IMUX31"
			],
			[
				"IMUX32",
				"CLBLM_IMUX32"
			],
			[
				"IMUX33",
				"CLBLM_IMUX33"
			],
			[
				"IMUX34",
				"CLBLM_IMUX34"
			],
			[
				"IMUX35",
				"CLBLM_IMUX35"
			],
			[
				"IMUX36",
				"CLBLM_IMUX36"
			],
			[
				"IMUX37",
				"CLBLM_IMUX37"
			],
			[
				"IMUX38",
				"CLBLM_IMUX38"
			],
			[
				"IMUX39",
				"CLBLM_IMUX39"
			],
			[
				"IMUX4",
				"CLBLM_IMUX4"
			],
			[
				"IMUX40",
				"CLBLM_IMUX40"
			],
			[
				"IMUX41",
				"CLBLM_IMUX41"
			],
			[
				"IMUX42",
				"CLBLM_IMUX42"
			],
			[
				"IMUX43",
				"CLBLM_IMUX43"
			],
			[
				"IMUX44",
				"CLBLM_IMUX44"
			],
			[
				"IMUX45",
				"CLBLM_IMUX45"
			],
			[
				"IMUX46",
				"CLBLM_IMUX46"
			],
			[
				"IMUX47",
				"CLBLM_IMUX47"
			],
			[
				"IMUX5",
				"CLBLM_IMUX5"
			],
			[
				"IMUX6",
				"CLBLM_IMUX6"
			],
			[
				"IMUX7",
				"CLBLM_IMUX7"
			],
			[
				"IMUX8",
				"CLBLM_IMUX8"
			],
			[
				"IMUX9",
				"CLBLM_IMUX9"
			],
			[
				"LH10",
				"CLBLM_LH10"
			],
			[
				"LH11",
				"CLBLM_LH11"
			],
			[
				"LH12",
				"CLBLM_LH12"
			],
			[
				"LH3",
				"CLBLM_LH3"
			],
			[
				"LH4",
				"CLBLM_LH4"
			],
			[
				"LH5",
				"CLBLM_LH5"
			],
			[
				"LH6",
				"CLBLM_LH6"
			],
			[
				"LH7",
				"CLBLM_LH7"
			],
			[
				"LH8",
				"CLBLM_LH8"
			],
			[
				"LH9",
				"CLBLM_LH9"
			],
			[
				"LOGIC_OUTS0",
				"CLBLM_LOGIC_OUTS0"
			],
			[
				"LOGIC_OUTS1",
				"CLBLM_LOGIC_OUTS1"
			],
			[
				"LOGIC_OUTS10",
				"CLBLM_LOGIC_OUTS10"
			],
			[
				"LOGIC_OUTS11",
				"CLBLM_LOGIC_OUTS11"
			],
			[
				"LOGIC_OUTS12",
				"CLBLM_LOGIC_OUTS12"
			],
			[
				"LOGIC_OUTS13",
				"CLBLM_LOGIC_OUTS13"
			],
			[
				"LOGIC_OUTS14",
				"CLBLM_LOGIC_OUTS14"
			],
			[
				"LOGIC_OUTS15",
				"CLBLM_LOGIC_OUTS15"
			],
			[
				"LOGIC_OUTS16",
				"CLBLM_LOGIC_OUTS16"
			],
			[
				"LOGIC_OUTS17",
				"CLBLM_LOGIC_OUTS17"
			],
			[
				"LOGIC_OUTS18",
				"CLBLM_LOGIC_OUTS18"
			],
			[
				"LOGIC_OUTS19",
				"CLBLM_LOGIC_OUTS19"
			],
			[
				"LOGIC_OUTS2",
				"CLBLM_LOGIC_OUTS2"
			],
			[
				"LOGIC_OUTS20",
				"CLBLM_LOGIC_OUTS20"
			],
			[
				"LOGIC_OUTS21",
				"CLBLM_LOGIC_OUTS21"
			],
			[
				"LOGIC_OUTS22",
				"CLBLM_LOGIC_OUTS22"
			],
			[
				"LOGIC_OUTS23",
				"CLBLM_LOGIC_OUTS23"
			],
			[
				"LOGIC_OUTS3",
				"CLBLM_LOGIC_OUTS3"
			],
			[
				"LOGIC_OUTS4",
				"CLBLM_LOGIC_OUTS4"
			],
			[
				"LOGIC_OUTS5",
				"CLBLM_LOGIC_OUTS5"
			],
			[
				"LOGIC_OUTS6",
				"CLBLM_LOGIC_OUTS6"
			],
			[
				"LOGIC_OUTS7",
				"CLBLM_LOGIC_OUTS7"
			],
			[
				"LOGIC_OUTS8",
				"CLBLM_LOGIC_OUTS8"
			],
			[
				"LOGIC_OUTS9",
				"CLBLM_LOGIC_OUTS9"
			],
			[
				"NE2A0",
				"CLBLM_NE2A0"
			],
			[
				"NE2A1",
				"CLBLM_NE2A1"
			],
			[
				"NE2A2",
				"CLBLM_NE2A2"
			],
			[
				"NE2A3",
				"CLBLM_NE2A3"
			],
			[
				"NE6BEG0",
				"CLBLM_NE4BEG0"
			],
			[
				"NE6BEG1",
				"CLBLM_NE4BEG1"
			],
			[
				"NE6BEG2",
				"CLBLM_NE4BEG2"
			],
			[
				"NE6BEG3",
				"CLBLM_NE4BEG3"
			],
			[
				"NE6E0",
				"CLBLM_NE4C0"
			],
			[
				"NE6E1",
				"CLBLM_NE4C1"
			],
			[
				"NE6E2",
				"CLBLM_NE4C2"
			],
			[
				"NE6E3",
				"CLBLM_NE4C3"
			],
			[
				"NW2END0",
				"CLBLM_NW2A0"
			],
			[
				"NW2END1",
				"CLBLM_NW2A1"
			],
			[
				"NW2END2",
				"CLBLM_NW2A2"
			],
			[
				"NW2END3",
				"CLBLM_NW2A3"
			],
			[
				"NW6A0",
				"CLBLM_NW4A0"
			],
			[
				"NW6A1",
				"CLBLM_NW4A1"
			],
			[
				"NW6A2",
				"CLBLM_NW4A2"
			],
			[
				"NW6A3",
				"CLBLM_NW4A3"
			],
			[
				"NW6END0",
				"CLBLM_NW4END0"
			],
			[
				"NW6END1",
				"CLBLM_NW4END1"
			],
			[
				"NW6END2",
				"CLBLM_NW4END2"
			],
			[
				"NW6END3",
				"CLBLM_NW4END3"
			],
			[
				"SE2A0",
				"CLBLM_SE2A0"
			],
			[
				"SE2A1",
				"CLBLM_SE2A1"
			],
			[
				"SE2A2",
				"CLBLM_SE2A2"
			],
			[
				"SE2A3",
				"CLBLM_SE2A3"
			],
			[
				"SE6BEG0",
				"CLBLM_SE4BEG0"
			],
			[
				"SE6BEG1",
				"CLBLM_SE4BEG1"
			],
			[
				"SE6BEG2",
				"CLBLM_SE4BEG2"
			],
			[
				"SE6BEG3",
				"CLBLM_SE4BEG3"
			],
			[
				"SE6E0",
				"CLBLM_SE4C0"
			],
			[
				"SE6E1",
				"CLBLM_SE4C1"
			],
			[
				"SE6E2",
				"CLBLM_SE4C2"
			],
			[
				"SE6E3",
				"CLBLM_SE4C3"
			],
			[
				"SW2END0",
				"CLBLM_SW2A0"
			],
			[
				"SW2END1",
				"CLBLM_SW2A1"
			],
			[
				"SW2END2",
				"CLBLM_SW2A2"
			],
			[
				"SW2END3",
				"CLBLM_SW2A3"
			],
			[
				"SW6A0",
				"CLBLM_SW4A0"
			],
			[
				"SW6A1",
				"CLBLM_SW4A1"
			],
			[
				"SW6A2",
				"CLBLM_SW4A2"
			],
			[
				"SW6A3",
				"CLBLM_SW4A3"
			],
			[
				"SW6END0",
				"CLBLM_SW4END0"
			],
			[
				"SW6END1",
				"CLBLM_SW4END1"
			],
			[
				"SW6END2",
				"CLBLM_SW4END2"
			],
			[
				"SW6END3",
				"CLBLM_SW4END3"
			],
			[
				"WL1END0",
				"CLBLM_WL1END0"
			],
			[
				"WL1END1",
				"CLBLM_WL1END1"
			],
			[
				"WL1END2",
				"CLBLM_WL1END2"
			],
			[
				"WL1END3",
				"CLBLM_WL1END3"
			],
			[
				"WR1END0",
				"CLBLM_WR1END0"
			],
			[
				"WR1END1",
				"CLBLM_WR1END1"
			],
			[
				"WR1END2",
				"CLBLM_WR1END2"
			],
			[
				"WR1END3",
				"CLBLM_WR1END3"
			],
			[
				"WW2A0",
				"CLBLM_WW2A0"
			],
			[
				"WW2A1",
				"CLBLM_WW2A1"
			],
			[
				"WW2A2",
				"CLBLM_WW2A2"
			],
			[
				"WW2A3",
				"CLBLM_WW2A3"
			],
			[
				"WW2END0",
				"CLBLM_WW2END0"
			],
			[
				"WW2END1",
				"CLBLM_WW2END1"
			],
			[
				"WW2END2",
				"CLBLM_WW2END2"
			],
			[
				"WW2END3",
				"CLBLM_WW2END3"
			],
			[
				"WW4A0",
				"CLBLM_WW4A0"
			],
			[
				"WW4A1",
				"CLBLM_WW4A1"
			],
			[
				"WW4A2",
				"CLBLM_WW4A2"
			],
			[
				"WW4A3",
				"CLBLM_WW4A3"
			],
			[
				"WW4B0",
				"CLBLM_WW4B0"
			],
			[
				"WW4B1",
				"CLBLM_WW4B1"
			],
			[
				"WW4B2",
				"CLBLM_WW4B2"
			],
			[
				"WW4B3",
				"CLBLM_WW4B3"
			],
			[
				"WW4C0",
				"CLBLM_WW4C0"
			],
			[
				"WW4C1",
				"CLBLM_WW4C1"
			],
			[
				"WW4C2",
				"CLBLM_WW4C2"
			],
			[
				"WW4C3",
				"CLBLM_WW4C3"
			],
			[
				"WW4END0",
				"CLBLM_WW4END0"
			],
			[
				"WW4END1",
				"CLBLM_WW4END1"
			],
			[
				"WW4END2",
				"CLBLM_WW4END2"
			],
			[
				"WW4END3",
				"CLBLM_WW4END3"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"INT_R",
			"HCLK_R"
		],
		"wire_pairs": [
			[
				"BYP_BOUNCE_N3_2",
				"HCLK_BYP_BOUNCE2"
			],
			[
				"BYP_BOUNCE_N3_3",
				"HCLK_BYP_BOUNCE3"
			],
			[
				"BYP_BOUNCE_N3_6",
				"HCLK_BYP_BOUNCE6"
			],
			[
				"BYP_BOUNCE_N3_7",
				"HCLK_BYP_BOUNCE7"
			],
			[
				"EL1BEG_N3",
				"HCLK_EL1BEG3"
			],
			[
				"EL1END0",
				"HCLK_EL1END_S3_0"
			],
			[
				"ER1BEG0",
				"HCLK_ER1BEG_S0"
			],
			[
				"ER1END_N3_3",
				"HCLK_ER1END3"
			],
			[
				"FAN_BOUNCE0",
				"HCLK_FAN_BOUNCE_S3_0"
			],
			[
				"FAN_BOUNCE2",
				"HCLK_FAN_BOUNCE_S3_2"
			],
			[
				"FAN_BOUNCE4",
				"HCLK_FAN_BOUNCE_S3_4"
			],
			[
				"FAN_BOUNCE6",
				"HCLK_FAN_BOUNCE_S3_6"
			],
			[
				"GCLK_B0",
				"HCLK_LEAF_CLK_B_TOP0"
			],
			[
				"GCLK_B1",
				"HCLK_LEAF_CLK_B_TOP1"
			],
			[
				"GCLK_B2",
				"HCLK_LEAF_CLK_B_TOP2"
			],
			[
				"GCLK_B3",
				"HCLK_LEAF_CLK_B_TOP3"
			],
			[
				"GCLK_B4",
				"HCLK_LEAF_CLK_B_TOP4"
			],
			[
				"GCLK_B5",
				"HCLK_LEAF_CLK_B_TOP5"
			],
			[
				"LV1",
				"HCLK_LV0"
			],
			[
				"LV10",
				"HCLK_LV9"
			],
			[
				"LV11",
				"HCLK_LV10"
			],
			[
				"LV12",
				"HCLK_LV11"
			],
			[
				"LV13",
				"HCLK_LV12"
			],
			[
				"LV14",
				"HCLK_LV13"
			],
			[
				"LV15",
				"HCLK_LV14"
			],
			[
				"LV16",
				"HCLK_LV15"
			],
			[
				"LV17",
				"HCLK_LV16"
			],
			[
				"LV18",
				"HCLK_LV17"
			],
			[
				"LV2",
				"HCLK_LV1"
			],
			[
				"LV3",
				"HCLK_LV2"
			],
			[
				"LV4",
				"HCLK_LV3"
			],
			[
				"LV5",
				"HCLK_LV4"
			],
			[
				"LV6",
				"HCLK_LV5"
			],
			[
				"LV7",
				"HCLK_LV6"
			],
			[
				"LV8",
				"HCLK_LV7"
			],
			[
				"LV9",
				"HCLK_LV8"
			],
			[
				"LVB1",
				"HCLK_LVB1"
			],
			[
				"LVB10",
				"HCLK_LVB10"
			],
			[
				"LVB11",
				"HCLK_LVB11"
			],
			[
				"LVB12",
				"HCLK_LVB12"
			],
			[
				"LVB2",
				"HCLK_LVB2"
			],
			[
				"LVB3",
				"HCLK_LVB3"
			],
			[
				"LVB4",
				"HCLK_LVB4"
			],
			[
				"LVB5",
				"HCLK_LVB5"
			],
			[
				"LVB6",
				"HCLK_LVB6"
			],
			[
				"LVB7",
				"HCLK_LVB7"
			],
			[
				"LVB8",
				"HCLK_LVB8"
			],
			[
				"LVB9",
				"HCLK_LVB9"
			],
			[
				"NE2A0",
				"HCLK_NE2BEG0"
			],
			[
				"NE2A1",
				"HCLK_NE2BEG1"
			],
			[
				"NE2A2",
				"HCLK_NE2BEG2"
			],
			[
				"NE2A3",
				"HCLK_NE2BEG3"
			],
			[
				"NE2END0",
				"HCLK_NE2END_S3_0"
			],
			[
				"NE6B0",
				"HCLK_NE6A0"
			],
			[
				"NE6B1",
				"HCLK_NE6A1"
			],
			[
				"NE6B2",
				"HCLK_NE6A2"
			],
			[
				"NE6B3",
				"HCLK_NE6A3"
			],
			[
				"NE6C0",
				"HCLK_NE6B0"
			],
			[
				"NE6C1",
				"HCLK_NE6B1"
			],
			[
				"NE6C2",
				"HCLK_NE6B2"
			],
			[
				"NE6C3",
				"HCLK_NE6B3"
			],
			[
				"NE6D0",
				"HCLK_NE6C0"
			],
			[
				"NE6D1",
				"HCLK_NE6C1"
			],
			[
				"NE6D2",
				"HCLK_NE6C2"
			],
			[
				"NE6D3",
				"HCLK_NE6C3"
			],
			[
				"NE6E0",
				"HCLK_NE6D0"
			],
			[
				"NE6E1",
				"HCLK_NE6D1"
			],
			[
				"NE6E2",
				"HCLK_NE6D2"
			],
			[
				"NE6E3",
				"HCLK_NE6D3"
			],
			[
				"NL1END0",
				"HCLK_NL1END_S3_0"
			],
			[
				"NL1END1",
				"HCLK_NL1BEG1"
			],
			[
				"NL1END2",
				"HCLK_NL1BEG2"
			],
			[
				"NN2A0",
				"HCLK_NN2BEG0"
			],
			[
				"NN2A1",
				"HCLK_NN2BEG1"
			],
			[
				"NN2A2",
				"HCLK_NN2BEG2"
			],
			[
				"NN2A3",
				"HCLK_NN2BEG3"
			],
			[
				"NN2END0",
				"HCLK_NN2END_S2_0"
			],
			[
				"NN2END1",
				"HCLK_NN2A1"
			],
			[
				"NN2END2",
				"HCLK_NN2A2"
			],
			[
				"NN2END3",
				"HCLK_NN2A3"
			],
			[
				"NN6A0",
				"HCLK_NN6BEG0"
			],
			[
				"NN6A1",
				"HCLK_NN6BEG1"
			],
			[
				"NN6A2",
				"HCLK_NN6BEG2"
			],
			[
				"NN6A3",
				"HCLK_NN6BEG3"
			],
			[
				"NN6B0",
				"HCLK_NN6A0"
			],
			[
				"NN6B1",
				"HCLK_NN6A1"
			],
			[
				"NN6B2",
				"HCLK_NN6A2"
			],
			[
				"NN6B3",
				"HCLK_NN6A3"
			],
			[
				"NN6C0",
				"HCLK_NN6B0"
			],
			[
				"NN6C1",
				"HCLK_NN6B1"
			],
			[
				"NN6C2",
				"HCLK_NN6B2"
			],
			[
				"NN6C3",
				"HCLK_NN6B3"
			],
			[
				"NN6D0",
				"HCLK_NN6C0"
			],
			[
				"NN6D1",
				"HCLK_NN6C1"
			],
			[
				"NN6D2",
				"HCLK_NN6C2"
			],
			[
				"NN6D3",
				"HCLK_NN6C3"
			],
			[
				"NN6E0",
				"HCLK_NN6D0"
			],
			[
				"NN6E1",
				"HCLK_NN6D1"
			],
			[
				"NN6E2",
				"HCLK_NN6D2"
			],
			[
				"NN6E3",
				"HCLK_NN6D3"
			],
			[
				"NN6END0",
				"HCLK_NN6END_S1_0"
			],
			[
				"NN6END1",
				"HCLK_NN6E1"
			],
			[
				"NN6END2",
				"HCLK_NN6E2"
			],
			[
				"NN6END3",
				"HCLK_NN6E3"
			],
			[
				"NR1END0",
				"HCLK_NR1BEG0"
			],
			[
				"NR1END1",
				"HCLK_NR1BEG1"
			],
			[
				"NR1END2",
				"HCLK_NR1BEG2"
			],
			[
				"NR1END3",
				"HCLK_NR1BEG3"
			],
			[
				"NW2A0",
				"HCLK_NW2A0"
			],
			[
				"NW2A1",
				"HCLK_NW2A1"
			],
			[
				"NW2A2",
				"HCLK_NW2A2"
			],
			[
				"NW2A3",
				"HCLK_NW2A3"
			],
			[
				"NW2END0",
				"HCLK_NW2END_S0_0"
			],
			[
				"NW6B0",
				"HCLK_NW6A0"
			],
			[
				"NW6B1",
				"HCLK_NW6A1"
			],
			[
				"NW6B2",
				"HCLK_NW6A2"
			],
			[
				"NW6B3",
				"HCLK_NW6A3"
			],
			[
				"NW6C0",
				"HCLK_NW6B0"
			],
			[
				"NW6C1",
				"HCLK_NW6B1"
			],
			[
				"NW6C2",
				"HCLK_NW6B2"
			],
			[
				"NW6C3",
				"HCLK_NW6B3"
			],
			[
				"NW6D0",
				"HCLK_NW6C0"
			],
			[
				"NW6D1",
				"HCLK_NW6C1"
			],
			[
				"NW6D2",
				"HCLK_NW6C2"
			],
			[
				"NW6D3",
				"HCLK_NW6C3"
			],
			[
				"NW6E0",
				"HCLK_NW6D0"
			],
			[
				"NW6E1",
				"HCLK_NW6D1"
			],
			[
				"NW6E2",
				"HCLK_NW6D2"
			],
			[
				"NW6E3",
				"HCLK_NW6D3"
			],
			[
				"NW6END0",
				"HCLK_NW6END_S0_0"
			],
			[
				"SE2BEG0",
				"HCLK_SE2A0"
			],
			[
				"SE2BEG1",
				"HCLK_SE2A1"
			],
			[
				"SE2BEG2",
				"HCLK_SE2A2"
			],
			[
				"SE2BEG3",
				"HCLK_SE2A3"
			],
			[
				"SE6A0",
				"HCLK_SE6B0"
			],
			[
				"SE6A1",
				"HCLK_SE6B1"
			],
			[
				"SE6A2",
				"HCLK_SE6B2"
			],
			[
				"SE6A3",
				"HCLK_SE6B3"
			],
			[
				"SE6B0",
				"HCLK_SE6C0"
			],
			[
				"SE6B1",
				"HCLK_SE6C1"
			],
			[
				"SE6B2",
				"HCLK_SE6C2"
			],
			[
				"SE6B3",
				"HCLK_SE6C3"
			],
			[
				"SE6C0",
				"HCLK_SE6D0"
			],
			[
				"SE6C1",
				"HCLK_SE6D1"
			],
			[
				"SE6C2",
				"HCLK_SE6D2"
			],
			[
				"SE6C3",
				"HCLK_SE6D3"
			],
			[
				"SE6D0",
				"HCLK_SE6E0"
			],
			[
				"SE6D1",
				"HCLK_SE6E1"
			],
			[
				"SE6D2",
				"HCLK_SE6E2"
			],
			[
				"SE6D3",
				"HCLK_SE6E3"
			],
			[
				"SL1BEG0",
				"HCLK_SL1END0"
			],
			[
				"SL1BEG1",
				"HCLK_SL1END1"
			],
			[
				"SL1BEG2",
				"HCLK_SL1END2"
			],
			[
				"SL1BEG3",
				"HCLK_SL1END3"
			],
			[
				"SR1BEG1",
				"HCLK_SR1END1"
			],
			[
				"SR1BEG2",
				"HCLK_SR1END2"
			],
			[
				"SR1END_N3_3",
				"HCLK_SR1END_N3_3"
			],
			[
				"SS2A0",
				"HCLK_SS2END0"
			],
			[
				"SS2A1",
				"HCLK_SS2END1"
			],
			[
				"SS2A2",
				"HCLK_SS2END2"
			],
			[
				"SS2A3",
				"HCLK_SS2END_N0_3"
			],
			[
				"SS2BEG0",
				"HCLK_SS2A0"
			],
			[
				"SS2BEG1",
				"HCLK_SS2A1"
			],
			[
				"SS2BEG2",
				"HCLK_SS2A2"
			],
			[
				"SS2BEG3",
				"HCLK_SS2BEG3"
			],
			[
				"SS6A0",
				"HCLK_SS6B0"
			],
			[
				"SS6A1",
				"HCLK_SS6B1"
			],
			[
				"SS6A2",
				"HCLK_SS6B2"
			],
			[
				"SS6A3",
				"HCLK_SS6B3"
			],
			[
				"SS6B0",
				"HCLK_SS6C0"
			],
			[
				"SS6B1",
				"HCLK_SS6C1"
			],
			[
				"SS6B2",
				"HCLK_SS6C2"
			],
			[
				"SS6B3",
				"HCLK_SS6C3"
			],
			[
				"SS6BEG0",
				"HCLK_SS6A0"
			],
			[
				"SS6BEG1",
				"HCLK_SS6A1"
			],
			[
				"SS6BEG2",
				"HCLK_SS6A2"
			],
			[
				"SS6BEG3",
				"HCLK_SS6A3"
			],
			[
				"SS6C0",
				"HCLK_SS6D0"
			],
			[
				"SS6C1",
				"HCLK_SS6D1"
			],
			[
				"SS6C2",
				"HCLK_SS6D2"
			],
			[
				"SS6C3",
				"HCLK_SS6D3"
			],
			[
				"SS6D0",
				"HCLK_SS6E0"
			],
			[
				"SS6D1",
				"HCLK_SS6E1"
			],
			[
				"SS6D2",
				"HCLK_SS6E2"
			],
			[
				"SS6D3",
				"HCLK_SS6E3"
			],
			[
				"SS6E0",
				"HCLK_SS6END0"
			],
			[
				"SS6E1",
				"HCLK_SS6END1"
			],
			[
				"SS6E2",
				"HCLK_SS6END2"
			],
			[
				"SS6E3",
				"HCLK_SS6END_N0_3"
			],
			[
				"SW2BEG0",
				"HCLK_SW2END0"
			],
			[
				"SW2BEG1",
				"HCLK_SW2END1"
			],
			[
				"SW2BEG2",
				"HCLK_SW2END2"
			],
			[
				"SW2BEG3",
				"HCLK_SW2A3"
			],
			[
				"SW2END_N0_3",
				"HCLK_SW2END_N0_3"
			],
			[
				"SW6A0",
				"HCLK_SW6B0"
			],
			[
				"SW6A1",
				"HCLK_SW6B1"
			],
			[
				"SW6A2",
				"HCLK_SW6B2"
			],
			[
				"SW6A3",
				"HCLK_SW6B3"
			],
			[
				"SW6B0",
				"HCLK_SW6C0"
			],
			[
				"SW6B1",
				"HCLK_SW6C1"
			],
			[
				"SW6B2",
				"HCLK_SW6C2"
			],
			[
				"SW6B3",
				"HCLK_SW6C3"
			],
			[
				"SW6C0",
				"HCLK_SW6D0"
			],
			[
				"SW6C1",
				"HCLK_SW6D1"
			],
			[
				"SW6C2",
				"HCLK_SW6D2"
			],
			[
				"SW6C3",
				"HCLK_SW6D3"
			],
			[
				"SW6D0",
				"HCLK_SW6E0"
			],
			[
				"SW6D1",
				"HCLK_SW6E1"
			],
			[
				"SW6D2",
				"HCLK_SW6E2"
			],
			[
				"SW6D3",
				"HCLK_SW6E3"
			],
			[
				"SW6END_N0_3",
				"HCLK_SW6END3"
			],
			[
				"WL1BEG_N3",
				"HCLK_WL1BEG3"
			],
			[
				"WL1END_N1_3",
				"HCLK_WL1END3"
			],
			[
				"WR1BEG0",
				"HCLK_WR1BEG_S0"
			],
			[
				"WR1END0",
				"HCLK_WR1END_S1_0"
			],
			[
				"WW2END_N0_3",
				"HCLK_WW2END3"
			],
			[
				"WW4END0",
				"HCLK_WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"INT_R",
			"INT_INTERFACE_R"
		],
		"wire_pairs": [
			[
				"BYP0",
				"INT_INTERFACE_BYP0"
			],
			[
				"BYP1",
				"INT_INTERFACE_BYP1"
			],
			[
				"BYP2",
				"INT_INTERFACE_BYP2"
			],
			[
				"BYP3",
				"INT_INTERFACE_BYP3"
			],
			[
				"BYP4",
				"INT_INTERFACE_BYP4"
			],
			[
				"BYP5",
				"INT_INTERFACE_BYP5"
			],
			[
				"BYP6",
				"INT_INTERFACE_BYP6"
			],
			[
				"BYP7",
				"INT_INTERFACE_BYP7"
			],
			[
				"CLK0",
				"INT_INTERFACE_CLK0"
			],
			[
				"CLK1",
				"INT_INTERFACE_CLK1"
			],
			[
				"CTRL0",
				"INT_INTERFACE_CTRL0"
			],
			[
				"CTRL1",
				"INT_INTERFACE_CTRL1"
			],
			[
				"EE2A0",
				"INT_INTERFACE_EE2A0"
			],
			[
				"EE2A1",
				"INT_INTERFACE_EE2A1"
			],
			[
				"EE2A2",
				"INT_INTERFACE_EE2A2"
			],
			[
				"EE2A3",
				"INT_INTERFACE_EE2A3"
			],
			[
				"EE2BEG0",
				"INT_INTERFACE_EE2BEG0"
			],
			[
				"EE2BEG1",
				"INT_INTERFACE_EE2BEG1"
			],
			[
				"EE2BEG2",
				"INT_INTERFACE_EE2BEG2"
			],
			[
				"EE2BEG3",
				"INT_INTERFACE_EE2BEG3"
			],
			[
				"EE4A0",
				"INT_INTERFACE_EE4A0"
			],
			[
				"EE4A1",
				"INT_INTERFACE_EE4A1"
			],
			[
				"EE4A2",
				"INT_INTERFACE_EE4A2"
			],
			[
				"EE4A3",
				"INT_INTERFACE_EE4A3"
			],
			[
				"EE4B0",
				"INT_INTERFACE_EE4B0"
			],
			[
				"EE4B1",
				"INT_INTERFACE_EE4B1"
			],
			[
				"EE4B2",
				"INT_INTERFACE_EE4B2"
			],
			[
				"EE4B3",
				"INT_INTERFACE_EE4B3"
			],
			[
				"EE4BEG0",
				"INT_INTERFACE_EE4BEG0"
			],
			[
				"EE4BEG1",
				"INT_INTERFACE_EE4BEG1"
			],
			[
				"EE4BEG2",
				"INT_INTERFACE_EE4BEG2"
			],
			[
				"EE4BEG3",
				"INT_INTERFACE_EE4BEG3"
			],
			[
				"EE4C0",
				"INT_INTERFACE_EE4C0"
			],
			[
				"EE4C1",
				"INT_INTERFACE_EE4C1"
			],
			[
				"EE4C2",
				"INT_INTERFACE_EE4C2"
			],
			[
				"EE4C3",
				"INT_INTERFACE_EE4C3"
			],
			[
				"EL1BEG0",
				"INT_INTERFACE_EL1BEG0"
			],
			[
				"EL1BEG1",
				"INT_INTERFACE_EL1BEG1"
			],
			[
				"EL1BEG2",
				"INT_INTERFACE_EL1BEG2"
			],
			[
				"EL1BEG3",
				"INT_INTERFACE_EL1BEG3"
			],
			[
				"ER1BEG0",
				"INT_INTERFACE_ER1BEG0"
			],
			[
				"ER1BEG1",
				"INT_INTERFACE_ER1BEG1"
			],
			[
				"ER1BEG2",
				"INT_INTERFACE_ER1BEG2"
			],
			[
				"ER1BEG3",
				"INT_INTERFACE_ER1BEG3"
			],
			[
				"FAN0",
				"INT_INTERFACE_FAN0"
			],
			[
				"FAN1",
				"INT_INTERFACE_FAN1"
			],
			[
				"FAN2",
				"INT_INTERFACE_FAN2"
			],
			[
				"FAN3",
				"INT_INTERFACE_FAN3"
			],
			[
				"FAN4",
				"INT_INTERFACE_FAN4"
			],
			[
				"FAN5",
				"INT_INTERFACE_FAN5"
			],
			[
				"FAN6",
				"INT_INTERFACE_FAN6"
			],
			[
				"FAN7",
				"INT_INTERFACE_FAN7"
			],
			[
				"IMUX0",
				"INT_INTERFACE_IMUX0"
			],
			[
				"IMUX1",
				"INT_INTERFACE_IMUX1"
			],
			[
				"IMUX10",
				"INT_INTERFACE_IMUX10"
			],
			[
				"IMUX11",
				"INT_INTERFACE_IMUX11"
			],
			[
				"IMUX12",
				"INT_INTERFACE_IMUX12"
			],
			[
				"IMUX13",
				"INT_INTERFACE_IMUX13"
			],
			[
				"IMUX14",
				"INT_INTERFACE_IMUX14"
			],
			[
				"IMUX15",
				"INT_INTERFACE_IMUX15"
			],
			[
				"IMUX16",
				"INT_INTERFACE_IMUX16"
			],
			[
				"IMUX17",
				"INT_INTERFACE_IMUX17"
			],
			[
				"IMUX18",
				"INT_INTERFACE_IMUX18"
			],
			[
				"IMUX19",
				"INT_INTERFACE_IMUX19"
			],
			[
				"IMUX2",
				"INT_INTERFACE_IMUX2"
			],
			[
				"IMUX20",
				"INT_INTERFACE_IMUX20"
			],
			[
				"IMUX21",
				"INT_INTERFACE_IMUX21"
			],
			[
				"IMUX22",
				"INT_INTERFACE_IMUX22"
			],
			[
				"IMUX23",
				"INT_INTERFACE_IMUX23"
			],
			[
				"IMUX24",
				"INT_INTERFACE_IMUX24"
			],
			[
				"IMUX25",
				"INT_INTERFACE_IMUX25"
			],
			[
				"IMUX26",
				"INT_INTERFACE_IMUX26"
			],
			[
				"IMUX27",
				"INT_INTERFACE_IMUX27"
			],
			[
				"IMUX28",
				"INT_INTERFACE_IMUX28"
			],
			[
				"IMUX29",
				"INT_INTERFACE_IMUX29"
			],
			[
				"IMUX3",
				"INT_INTERFACE_IMUX3"
			],
			[
				"IMUX30",
				"INT_INTERFACE_IMUX30"
			],
			[
				"IMUX31",
				"INT_INTERFACE_IMUX31"
			],
			[
				"IMUX32",
				"INT_INTERFACE_IMUX32"
			],
			[
				"IMUX33",
				"INT_INTERFACE_IMUX33"
			],
			[
				"IMUX34",
				"INT_INTERFACE_IMUX34"
			],
			[
				"IMUX35",
				"INT_INTERFACE_IMUX35"
			],
			[
				"IMUX36",
				"INT_INTERFACE_IMUX36"
			],
			[
				"IMUX37",
				"INT_INTERFACE_IMUX37"
			],
			[
				"IMUX38",
				"INT_INTERFACE_IMUX38"
			],
			[
				"IMUX39",
				"INT_INTERFACE_IMUX39"
			],
			[
				"IMUX4",
				"INT_INTERFACE_IMUX4"
			],
			[
				"IMUX40",
				"INT_INTERFACE_IMUX40"
			],
			[
				"IMUX41",
				"INT_INTERFACE_IMUX41"
			],
			[
				"IMUX42",
				"INT_INTERFACE_IMUX42"
			],
			[
				"IMUX43",
				"INT_INTERFACE_IMUX43"
			],
			[
				"IMUX44",
				"INT_INTERFACE_IMUX44"
			],
			[
				"IMUX45",
				"INT_INTERFACE_IMUX45"
			],
			[
				"IMUX46",
				"INT_INTERFACE_IMUX46"
			],
			[
				"IMUX47",
				"INT_INTERFACE_IMUX47"
			],
			[
				"IMUX5",
				"INT_INTERFACE_IMUX5"
			],
			[
				"IMUX6",
				"INT_INTERFACE_IMUX6"
			],
			[
				"IMUX7",
				"INT_INTERFACE_IMUX7"
			],
			[
				"IMUX8",
				"INT_INTERFACE_IMUX8"
			],
			[
				"IMUX9",
				"INT_INTERFACE_IMUX9"
			],
			[
				"LH1",
				"INT_INTERFACE_LH1"
			],
			[
				"LH10",
				"INT_INTERFACE_LH10"
			],
			[
				"LH11",
				"INT_INTERFACE_LH11"
			],
			[
				"LH12",
				"INT_INTERFACE_LH12"
			],
			[
				"LH2",
				"INT_INTERFACE_LH2"
			],
			[
				"LH3",
				"INT_INTERFACE_LH3"
			],
			[
				"LH4",
				"INT_INTERFACE_LH4"
			],
			[
				"LH5",
				"INT_INTERFACE_LH5"
			],
			[
				"LH6",
				"INT_INTERFACE_LH6"
			],
			[
				"LH7",
				"INT_INTERFACE_LH7"
			],
			[
				"LH8",
				"INT_INTERFACE_LH8"
			],
			[
				"LH9",
				"INT_INTERFACE_LH9"
			],
			[
				"LOGIC_OUTS0",
				"INT_INTERFACE_LOGIC_OUTS0"
			],
			[
				"LOGIC_OUTS1",
				"INT_INTERFACE_LOGIC_OUTS1"
			],
			[
				"LOGIC_OUTS10",
				"INT_INTERFACE_LOGIC_OUTS10"
			],
			[
				"LOGIC_OUTS11",
				"INT_INTERFACE_LOGIC_OUTS11"
			],
			[
				"LOGIC_OUTS12",
				"INT_INTERFACE_LOGIC_OUTS12"
			],
			[
				"LOGIC_OUTS13",
				"INT_INTERFACE_LOGIC_OUTS13"
			],
			[
				"LOGIC_OUTS14",
				"INT_INTERFACE_LOGIC_OUTS14"
			],
			[
				"LOGIC_OUTS15",
				"INT_INTERFACE_LOGIC_OUTS15"
			],
			[
				"LOGIC_OUTS16",
				"INT_INTERFACE_LOGIC_OUTS16"
			],
			[
				"LOGIC_OUTS17",
				"INT_INTERFACE_LOGIC_OUTS17"
			],
			[
				"LOGIC_OUTS18",
				"INT_INTERFACE_LOGIC_OUTS18"
			],
			[
				"LOGIC_OUTS19",
				"INT_INTERFACE_LOGIC_OUTS19"
			],
			[
				"LOGIC_OUTS2",
				"INT_INTERFACE_LOGIC_OUTS2"
			],
			[
				"LOGIC_OUTS20",
				"INT_INTERFACE_LOGIC_OUTS20"
			],
			[
				"LOGIC_OUTS21",
				"INT_INTERFACE_LOGIC_OUTS21"
			],
			[
				"LOGIC_OUTS22",
				"INT_INTERFACE_LOGIC_OUTS22"
			],
			[
				"LOGIC_OUTS23",
				"INT_INTERFACE_LOGIC_OUTS23"
			],
			[
				"LOGIC_OUTS3",
				"INT_INTERFACE_LOGIC_OUTS3"
			],
			[
				"LOGIC_OUTS4",
				"INT_INTERFACE_LOGIC_OUTS4"
			],
			[
				"LOGIC_OUTS5",
				"INT_INTERFACE_LOGIC_OUTS5"
			],
			[
				"LOGIC_OUTS6",
				"INT_INTERFACE_LOGIC_OUTS6"
			],
			[
				"LOGIC_OUTS7",
				"INT_INTERFACE_LOGIC_OUTS7"
			],
			[
				"LOGIC_OUTS8",
				"INT_INTERFACE_LOGIC_OUTS8"
			],
			[
				"LOGIC_OUTS9",
				"INT_INTERFACE_LOGIC_OUTS9"
			],
			[
				"NE2A0",
				"INT_INTERFACE_NE2A0"
			],
			[
				"NE2A1",
				"INT_INTERFACE_NE2A1"
			],
			[
				"NE2A2",
				"INT_INTERFACE_NE2A2"
			],
			[
				"NE2A3",
				"INT_INTERFACE_NE2A3"
			],
			[
				"NE6BEG0",
				"INT_INTERFACE_NE4BEG0"
			],
			[
				"NE6BEG1",
				"INT_INTERFACE_NE4BEG1"
			],
			[
				"NE6BEG2",
				"INT_INTERFACE_NE4BEG2"
			],
			[
				"NE6BEG3",
				"INT_INTERFACE_NE4BEG3"
			],
			[
				"NE6E0",
				"INT_INTERFACE_NE4C0"
			],
			[
				"NE6E1",
				"INT_INTERFACE_NE4C1"
			],
			[
				"NE6E2",
				"INT_INTERFACE_NE4C2"
			],
			[
				"NE6E3",
				"INT_INTERFACE_NE4C3"
			],
			[
				"NW2END0",
				"INT_INTERFACE_NW2A0"
			],
			[
				"NW2END1",
				"INT_INTERFACE_NW2A1"
			],
			[
				"NW2END2",
				"INT_INTERFACE_NW2A2"
			],
			[
				"NW2END3",
				"INT_INTERFACE_NW2A3"
			],
			[
				"NW6A0",
				"INT_INTERFACE_NW4A0"
			],
			[
				"NW6A1",
				"INT_INTERFACE_NW4A1"
			],
			[
				"NW6A2",
				"INT_INTERFACE_NW4A2"
			],
			[
				"NW6A3",
				"INT_INTERFACE_NW4A3"
			],
			[
				"NW6END0",
				"INT_INTERFACE_NW4END0"
			],
			[
				"NW6END1",
				"INT_INTERFACE_NW4END1"
			],
			[
				"NW6END2",
				"INT_INTERFACE_NW4END2"
			],
			[
				"NW6END3",
				"INT_INTERFACE_NW4END3"
			],
			[
				"SE2A0",
				"INT_INTERFACE_SE2A0"
			],
			[
				"SE2A1",
				"INT_INTERFACE_SE2A1"
			],
			[
				"SE2A2",
				"INT_INTERFACE_SE2A2"
			],
			[
				"SE2A3",
				"INT_INTERFACE_SE2A3"
			],
			[
				"SE6BEG0",
				"INT_INTERFACE_SE4BEG0"
			],
			[
				"SE6BEG1",
				"INT_INTERFACE_SE4BEG1"
			],
			[
				"SE6BEG2",
				"INT_INTERFACE_SE4BEG2"
			],
			[
				"SE6BEG3",
				"INT_INTERFACE_SE4BEG3"
			],
			[
				"SE6E0",
				"INT_INTERFACE_SE4C0"
			],
			[
				"SE6E1",
				"INT_INTERFACE_SE4C1"
			],
			[
				"SE6E2",
				"INT_INTERFACE_SE4C2"
			],
			[
				"SE6E3",
				"INT_INTERFACE_SE4C3"
			],
			[
				"SW2END0",
				"INT_INTERFACE_SW2A0"
			],
			[
				"SW2END1",
				"INT_INTERFACE_SW2A1"
			],
			[
				"SW2END2",
				"INT_INTERFACE_SW2A2"
			],
			[
				"SW2END3",
				"INT_INTERFACE_SW2A3"
			],
			[
				"SW6A0",
				"INT_INTERFACE_SW4A0"
			],
			[
				"SW6A1",
				"INT_INTERFACE_SW4A1"
			],
			[
				"SW6A2",
				"INT_INTERFACE_SW4A2"
			],
			[
				"SW6A3",
				"INT_INTERFACE_SW4A3"
			],
			[
				"SW6END0",
				"INT_INTERFACE_SW4END0"
			],
			[
				"SW6END1",
				"INT_INTERFACE_SW4END1"
			],
			[
				"SW6END2",
				"INT_INTERFACE_SW4END2"
			],
			[
				"SW6END3",
				"INT_INTERFACE_SW4END3"
			],
			[
				"WL1END0",
				"INT_INTERFACE_WL1END0"
			],
			[
				"WL1END1",
				"INT_INTERFACE_WL1END1"
			],
			[
				"WL1END2",
				"INT_INTERFACE_WL1END2"
			],
			[
				"WL1END3",
				"INT_INTERFACE_WL1END3"
			],
			[
				"WR1END0",
				"INT_INTERFACE_WR1END0"
			],
			[
				"WR1END1",
				"INT_INTERFACE_WR1END1"
			],
			[
				"WR1END2",
				"INT_INTERFACE_WR1END2"
			],
			[
				"WR1END3",
				"INT_INTERFACE_WR1END3"
			],
			[
				"WW2A0",
				"INT_INTERFACE_WW2A0"
			],
			[
				"WW2A1",
				"INT_INTERFACE_WW2A1"
			],
			[
				"WW2A2",
				"INT_INTERFACE_WW2A2"
			],
			[
				"WW2A3",
				"INT_INTERFACE_WW2A3"
			],
			[
				"WW2END0",
				"INT_INTERFACE_WW2END0"
			],
			[
				"WW2END1",
				"INT_INTERFACE_WW2END1"
			],
			[
				"WW2END2",
				"INT_INTERFACE_WW2END2"
			],
			[
				"WW2END3",
				"INT_INTERFACE_WW2END3"
			],
			[
				"WW4A0",
				"INT_INTERFACE_WW4A0"
			],
			[
				"WW4A1",
				"INT_INTERFACE_WW4A1"
			],
			[
				"WW4A2",
				"INT_INTERFACE_WW4A2"
			],
			[
				"WW4A3",
				"INT_INTERFACE_WW4A3"
			],
			[
				"WW4B0",
				"INT_INTERFACE_WW4B0"
			],
			[
				"WW4B1",
				"INT_INTERFACE_WW4B1"
			],
			[
				"WW4B2",
				"INT_INTERFACE_WW4B2"
			],
			[
				"WW4B3",
				"INT_INTERFACE_WW4B3"
			],
			[
				"WW4C0",
				"INT_INTERFACE_WW4C0"
			],
			[
				"WW4C1",
				"INT_INTERFACE_WW4C1"
			],
			[
				"WW4C2",
				"INT_INTERFACE_WW4C2"
			],
			[
				"WW4C3",
				"INT_INTERFACE_WW4C3"
			],
			[
				"WW4END0",
				"INT_INTERFACE_WW4END0"
			],
			[
				"WW4END1",
				"INT_INTERFACE_WW4END1"
			],
			[
				"WW4END2",
				"INT_INTERFACE_WW4END2"
			],
			[
				"WW4END3",
				"INT_INTERFACE_WW4END3"
			]
		]
	},
	{
		"grid_deltas": [
			0,
			1
		],
		"tile_types": [
			"INT_R",
			"INT_R"
		],
		"wire_pairs": [
			[
				"BYP_BOUNCE_N3_2",
				"BYP_BOUNCE2"
			],
			[
				"BYP_BOUNCE_N3_3",
				"BYP_BOUNCE3"
			],
			[
				"BYP_BOUNCE_N3_6",
				"BYP_BOUNCE6"
			],
			[
				"BYP_BOUNCE_N3_7",
				"BYP_BOUNCE7"
			],
			[
				"EL1BEG_N3",
				"EL1BEG3"
			],
			[
				"EL1END0",
				"EL1END_S3_0"
			],
			[
				"ER1BEG0",
				"ER1BEG_S0"
			],
			[
				"ER1END_N3_3",
				"ER1END3"
			],
			[
				"FAN_BOUNCE0",
				"FAN_BOUNCE_S3_0"
			],
			[
				"FAN_BOUNCE2",
				"FAN_BOUNCE_S3_2"
			],
			[
				"FAN_BOUNCE4",
				"FAN_BOUNCE_S3_4"
			],
			[
				"FAN_BOUNCE6",
				"FAN_BOUNCE_S3_6"
			],
			[
				"GCLK_B0",
				"GCLK_B0"
			],
			[
				"GCLK_B1",
				"GCLK_B1"
			],
			[
				"GCLK_B2",
				"GCLK_B2"
			],
			[
				"GCLK_B3",
				"GCLK_B3"
			],
			[
				"GCLK_B4",
				"GCLK_B4"
			],
			[
				"GCLK_B5",
				"GCLK_B5"
			],
			[
				"LV1",
				"LV0"
			],
			[
				"LV10",
				"LV9"
			],
			[
				"LV11",
				"LV10"
			],
			[
				"LV12",
				"LV11"
			],
			[
				"LV13",
				"LV12"
			],
			[
				"LV14",
				"LV13"
			],
			[
				"LV15",
				"LV14"
			],
			[
				"LV16",
				"LV15"
			],
			[
				"LV17",
				"LV16"
			],
			[
				"LV18",
				"LV17"
			],
			[
				"LV2",
				"LV1"
			],
			[
				"LV3",
				"LV2"
			],
			[
				"LV4",
				"LV3"
			],
			[
				"LV5",
				"LV4"
			],
			[
				"LV6",
				"LV5"
			],
			[
				"LV7",
				"LV6"
			],
			[
				"LV8",
				"LV7"
			],
			[
				"LV9",
				"LV8"
			],
			[
				"LVB1",
				"LVB0"
			],
			[
				"LVB10",
				"LVB9"
			],
			[
				"LVB11",
				"LVB10"
			],
			[
				"LVB12",
				"LVB11"
			],
			[
				"LVB2",
				"LVB1"
			],
			[
				"LVB3",
				"LVB2"
			],
			[
				"LVB4",
				"LVB3"
			],
			[
				"LVB5",
				"LVB4"
			],
			[
				"LVB6",
				"LVB5"
			],
			[
				"LVB7",
				"LVB6"
			],
			[
				"LVB8",
				"LVB7"
			],
			[
				"LVB9",
				"LVB8"
			],
			[
				"NE2A0",
				"NE2BEG0"
			],
			[
				"NE2A1",
				"NE2BEG1"
			],
			[
				"NE2A2",
				"NE2BEG2"
			],
			[
				"NE2A3",
				"NE2BEG3"
			],
			[
				"NE2END0",
				"NE2END_S3_0"
			],
			[
				"NE6B0",
				"NE6A0"
			],
			[
				"NE6B1",
				"NE6A1"
			],
			[
				"NE6B2",
				"NE6A2"
			],
			[
				"NE6B3",
				"NE6A3"
			],
			[
				"NE6C0",
				"NE6B0"
			],
			[
				"NE6C1",
				"NE6B1"
			],
			[
				"NE6C2",
				"NE6B2"
			],
			[
				"NE6C3",
				"NE6B3"
			],
			[
				"NE6D0",
				"NE6C0"
			],
			[
				"NE6D1",
				"NE6C1"
			],
			[
				"NE6D2",
				"NE6C2"
			],
			[
				"NE6D3",
				"NE6C3"
			],
			[
				"NE6E0",
				"NE6D0"
			],
			[
				"NE6E1",
				"NE6D1"
			],
			[
				"NE6E2",
				"NE6D2"
			],
			[
				"NE6E3",
				"NE6D3"
			],
			[
				"NL1END0",
				"NL1END_S3_0"
			],
			[
				"NL1END1",
				"NL1BEG1"
			],
			[
				"NL1END2",
				"NL1BEG2"
			],
			[
				"NN2A0",
				"NN2BEG0"
			],
			[
				"NN2A1",
				"NN2BEG1"
			],
			[
				"NN2A2",
				"NN2BEG2"
			],
			[
				"NN2A3",
				"NN2BEG3"
			],
			[
				"NN2END0",
				"NN2A0"
			],
			[
				"NN2END1",
				"NN2A1"
			],
			[
				"NN2END2",
				"NN2A2"
			],
			[
				"NN2END3",
				"NN2A3"
			],
			[
				"NN6A0",
				"NN6BEG0"
			],
			[
				"NN6A1",
				"NN6BEG1"
			],
			[
				"NN6A2",
				"NN6BEG2"
			],
			[
				"NN6A3",
				"NN6BEG3"
			],
			[
				"NN6B0",
				"NN6A0"
			],
			[
				"NN6B1",
				"NN6A1"
			],
			[
				"NN6B2",
				"NN6A2"
			],
			[
				"NN6B3",
				"NN6A3"
			],
			[
				"NN6C0",
				"NN6B0"
			],
			[
				"NN6C1",
				"NN6B1"
			],
			[
				"NN6C2",
				"NN6B2"
			],
			[
				"NN6C3",
				"NN6B3"
			],
			[
				"NN6D0",
				"NN6C0"
			],
			[
				"NN6D1",
				"NN6C1"
			],
			[
				"NN6D2",
				"NN6C2"
			],
			[
				"NN6D3",
				"NN6C3"
			],
			[
				"NN6E0",
				"NN6D0"
			],
			[
				"NN6E1",
				"NN6D1"
			],
			[
				"NN6E2",
				"NN6D2"
			],
			[
				"NN6E3",
				"NN6D3"
			],
			[
				"NN6END0",
				"NN6E0"
			],
			[
				"NN6END1",
				"NN6E1"
			],
			[
				"NN6END2",
				"NN6E2"
			],
			[
				"NN6END3",
				"NN6E3"
			],
			[
				"NR1END0",
				"NR1BEG0"
			],
			[
				"NR1END1",
				"NR1BEG1"
			],
			[
				"NR1END2",
				"NR1BEG2"
			],
			[
				"NR1END3",
				"NR1BEG3"
			],
			[
				"NW2A0",
				"NW2BEG0"
			],
			[
				"NW2A1",
				"NW2BEG1"
			],
			[
				"NW2A2",
				"NW2BEG2"
			],
			[
				"NW2A3",
				"NW2BEG3"
			],
			[
				"NW2END0",
				"NW2END_S0_0"
			],
			[
				"NW6B0",
				"NW6A0"
			],
			[
				"NW6B1",
				"NW6A1"
			],
			[
				"NW6B2",
				"NW6A2"
			],
			[
				"NW6B3",
				"NW6A3"
			],
			[
				"NW6C0",
				"NW6B0"
			],
			[
				"NW6C1",
				"NW6B1"
			],
			[
				"NW6C2",
				"NW6B2"
			],
			[
				"NW6C3",
				"NW6B3"
			],
			[
				"NW6D0",
				"NW6C0"
			],
			[
				"NW6D1",
				"NW6C1"
			],
			[
				"NW6D2",
				"NW6C2"
			],
			[
				"NW6D3",
				"NW6C3"
			],
			[
				"NW6E0",
				"NW6D0"
			],
			[
				"NW6E1",
				"NW6D1"
			],
			[
				"NW6E2",
				"NW6D2"
			],
			[
				"NW6E3",
				"NW6D3"
			],
			[
				"NW6END0",
				"NW6END_S0_0"
			],
			[
				"SE2BEG0",
				"SE2A0"
			],
			[
				"SE2BEG1",
				"SE2A1"
			],
			[
				"SE2BEG2",
				"SE2A2"
			],
			[
				"SE2BEG3",
				"SE2A3"
			],
			[
				"SE6A0",
				"SE6B0"
			],
			[
				"SE6A1",
				"SE6B1"
			],
			[
				"SE6A2",
				"SE6B2"
			],
			[
				"SE6A3",
				"SE6B3"
			],
			[
				"SE6B0",
				"SE6C0"
			],
			[
				"SE6B1",
				"SE6C1"
			],
			[
				"SE6B2",
				"SE6C2"
			],
			[
				"SE6B3",
				"SE6C3"
			],
			[
				"SE6C0",
				"SE6D0"
			],
			[
				"SE6C1",
				"SE6D1"
			],
			[
				"SE6C2",
				"SE6D2"
			],
			[
				"SE6C3",
				"SE6D3"
			],
			[
				"SE6D0",
				"SE6E0"
			],
			[
				"SE6D1",
				"SE6E1"
			],
			[
				"SE6D2",
				"SE6E2"
			],
			[
				"SE6D3",
				"SE6E3"
			],
			[
				"SL1BEG0",
				"SL1END0"
			],
			[
				"SL1BEG1",
				"SL1END1"
			],
			[
				"SL1BEG2",
				"SL1END2"
			],
			[
				"SL1BEG3",
				"SL1END3"
			],
			[
				"SR1BEG1",
				"SR1END1"
			],
			[
				"SR1BEG2",
				"SR1END2"
			],
			[
				"SR1END_N3_3",
				"SR1END3"
			],
			[
				"SS2A0",
				"SS2END0"
			],
			[
				"SS2A1",
				"SS2END1"
			],
			[
				"SS2A2",
				"SS2END2"
			],
			[
				"SS2A3",
				"SS2END3"
			],
			[
				"SS2BEG0",
				"SS2A0"
			],
			[
				"SS2BEG1",
				"SS2A1"
			],
			[
				"SS2BEG2",
				"SS2A2"
			],
			[
				"SS2BEG3",
				"SS2A3"
			],
			[
				"SS6A0",
				"SS6B0"
			],
			[
				"SS6A1",
				"SS6B1"
			],
			[
				"SS6A2",
				"SS6B2"
			],
			[
				"SS6A3",
				"SS6B3"
			],
			[
				"SS6B0",
				"SS6C0"
			],
			[
				"SS6B1",
				"SS6C1"
			],
			[
				"SS6B2",
				"SS6C2"
			],
			[
				"SS6B3",
				"SS6C3"
			],
			[
				"SS6BEG0",
				"SS6A0"
			],
			[
				"SS6BEG1",
				"SS6A1"
			],
			[
				"SS6BEG2",
				"SS6A2"
			],
			[
				"SS6BEG3",
				"SS6A3"
			],
			[
				"SS6C0",
				"SS6D0"
			],
			[
				"SS6C1",
				"SS6D1"
			],
			[
				"SS6C2",
				"SS6D2"
			],
			[
				"SS6C3",
				"SS6D3"
			],
			[
				"SS6D0",
				"SS6E0"
			],
			[
				"SS6D1",
				"SS6E1"
			],
			[
				"SS6D2",
				"SS6E2"
			],
			[
				"SS6D3",
				"SS6E3"
			],
			[
				"SS6E0",
				"SS6END0"
			],
			[
				"SS6E1",
				"SS6END1"
			],
			[
				"SS6E2",
				"SS6END2"
			],
			[
				"SS6E3",
				"SS6END3"
			],
			[
				"SW2BEG0",
				"SW2A0"
			],
			[
				"SW2BEG1",
				"SW2A1"
			],
			[
				"SW2BEG2",
				"SW2A2"
			],
			[
				"SW2BEG3",
				"SW2A3"
			],
			[
				"SW2END_N0_3",
				"SW2END3"
			],
			[
				"SW6A0",
				"SW6B0"
			],
			[
				"SW6A1",
				"SW6B1"
			],
			[
				"SW6A2",
				"SW6B2"
			],
			[
				"SW6A3",
				"SW6B3"
			],
			[
				"SW6B0",
				"SW6C0"
			],
			[
				"SW6B1",
				"SW6C1"
			],
			[
				"SW6B2",
				"SW6C2"
			],
			[
				"SW6B3",
				"SW6C3"
			],
			[
				"SW6C0",
				"SW6D0"
			],
			[
				"SW6C1",
				"SW6D1"
			],
			[
				"SW6C2",
				"SW6D2"
			],
			[
				"SW6C3",
				"SW6D3"
			],
			[
				"SW6D0",
				"SW6E0"
			],
			[
				"SW6D1",
				"SW6E1"
			],
			[
				"SW6D2",
				"SW6E2"
			],
			[
				"SW6D3",
				"SW6E3"
			],
			[
				"SW6END_N0_3",
				"SW6END3"
			],
			[
				"WL1BEG_N3",
				"WL1BEG3"
			],
			[
				"WL1END_N1_3",
				"WL1END3"
			],
			[
				"WR1BEG0",
				"WR1BEG_S0"
			],
			[
				"WR1END0",
				"WR1END_S1_0"
			],
			[
				"WW2END_N0_3",
				"WW2END3"
			],
			[
				"WW4END0",
				"WW4END_S0_0"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"VBRK",
			"BRAM_L"
		],
		"wire_pairs": [
			[
				"VBRK_EE2A0",
				"BRAM_EE2A0_0"
			],
			[
				"VBRK_EE2A1",
				"BRAM_EE2A1_0"
			],
			[
				"VBRK_EE2A2",
				"BRAM_EE2A2_0"
			],
			[
				"VBRK_EE2A3",
				"BRAM_EE2A3_0"
			],
			[
				"VBRK_EE2BEG0",
				"BRAM_EE2BEG0_0"
			],
			[
				"VBRK_EE2BEG1",
				"BRAM_EE2BEG1_0"
			],
			[
				"VBRK_EE2BEG2",
				"BRAM_EE2BEG2_0"
			],
			[
				"VBRK_EE2BEG3",
				"BRAM_EE2BEG3_0"
			],
			[
				"VBRK_EE4A0",
				"BRAM_EE4A0_0"
			],
			[
				"VBRK_EE4A1",
				"BRAM_EE4A1_0"
			],
			[
				"VBRK_EE4A2",
				"BRAM_EE4A2_0"
			],
			[
				"VBRK_EE4A3",
				"BRAM_EE4A3_0"
			],
			[
				"VBRK_EE4B0",
				"BRAM_EE4B0_0"
			],
			[
				"VBRK_EE4B1",
				"BRAM_EE4B1_0"
			],
			[
				"VBRK_EE4B2",
				"BRAM_EE4B2_0"
			],
			[
				"VBRK_EE4B3",
				"BRAM_EE4B3_0"
			],
			[
				"VBRK_EE4BEG0",
				"BRAM_EE4BEG0_0"
			],
			[
				"VBRK_EE4BEG1",
				"BRAM_EE4BEG1_0"
			],
			[
				"VBRK_EE4BEG2",
				"BRAM_EE4BEG2_0"
			],
			[
				"VBRK_EE4BEG3",
				"BRAM_EE4BEG3_0"
			],
			[
				"VBRK_EE4C0",
				"BRAM_EE4C0_0"
			],
			[
				"VBRK_EE4C1",
				"BRAM_EE4C1_0"
			],
			[
				"VBRK_EE4C2",
				"BRAM_EE4C2_0"
			],
			[
				"VBRK_EE4C3",
				"BRAM_EE4C3_0"
			],
			[
				"VBRK_EL1BEG0",
				"BRAM_EL1BEG0_0"
			],
			[
				"VBRK_EL1BEG1",
				"BRAM_EL1BEG1_0"
			],
			[
				"VBRK_EL1BEG2",
				"BRAM_EL1BEG2_0"
			],
			[
				"VBRK_EL1BEG3",
				"BRAM_EL1BEG3_0"
			],
			[
				"VBRK_ER1BEG0",
				"BRAM_ER1BEG0_0"
			],
			[
				"VBRK_ER1BEG1",
				"BRAM_ER1BEG1_0"
			],
			[
				"VBRK_ER1BEG2",
				"BRAM_ER1BEG2_0"
			],
			[
				"VBRK_ER1BEG3",
				"BRAM_ER1BEG3_0"
			],
			[
				"VBRK_LH1",
				"BRAM_LH1_0"
			],
			[
				"VBRK_LH10",
				"BRAM_LH10_0"
			],
			[
				"VBRK_LH11",
				"BRAM_LH11_0"
			],
			[
				"VBRK_LH12",
				"BRAM_LH12_0"
			],
			[
				"VBRK_LH2",
				"BRAM_LH2_0"
			],
			[
				"VBRK_LH3",
				"BRAM_LH3_0"
			],
			[
				"VBRK_LH4",
				"BRAM_LH4_0"
			],
			[
				"VBRK_LH5",
				"BRAM_LH5_0"
			],
			[
				"VBRK_LH6",
				"BRAM_LH6_0"
			],
			[
				"VBRK_LH7",
				"BRAM_LH7_0"
			],
			[
				"VBRK_LH8",
				"BRAM_LH8_0"
			],
			[
				"VBRK_LH9",
				"BRAM_LH9_0"
			],
			[
				"VBRK_NE2A0",
				"BRAM_NE2A0_0"
			],
			[
				"VBRK_NE2A1",
				"BRAM_NE2A1_0"
			],
			[
				"VBRK_NE2A2",
				"BRAM_NE2A2_0"
			],
			[
				"VBRK_NE2A3",
				"BRAM_NE2A3_0"
			],
			[
				"VBRK_NE4BEG0",
				"BRAM_NE4BEG0_0"
			],
			[
				"VBRK_NE4BEG1",
				"BRAM_NE4BEG1_0"
			],
			[
				"VBRK_NE4BEG2",
				"BRAM_NE4BEG2_0"
			],
			[
				"VBRK_NE4BEG3",
				"BRAM_NE4BEG3_0"
			],
			[
				"VBRK_NE4C0",
				"BRAM_NE4C0_0"
			],
			[
				"VBRK_NE4C1",
				"BRAM_NE4C1_0"
			],
			[
				"VBRK_NE4C2",
				"BRAM_NE4C2_0"
			],
			[
				"VBRK_NE4C3",
				"BRAM_NE4C3_0"
			],
			[
				"VBRK_NW2A0",
				"BRAM_NW2A0_0"
			],
			[
				"VBRK_NW2A1",
				"BRAM_NW2A1_0"
			],
			[
				"VBRK_NW2A2",
				"BRAM_NW2A2_0"
			],
			[
				"VBRK_NW2A3",
				"BRAM_NW2A3_0"
			],
			[
				"VBRK_NW4A0",
				"BRAM_NW4A0_0"
			],
			[
				"VBRK_NW4A1",
				"BRAM_NW4A1_0"
			],
			[
				"VBRK_NW4A2",
				"BRAM_NW4A2_0"
			],
			[
				"VBRK_NW4A3",
				"BRAM_NW4A3_0"
			],
			[
				"VBRK_NW4END0",
				"BRAM_NW4END0_0"
			],
			[
				"VBRK_NW4END1",
				"BRAM_NW4END1_0"
			],
			[
				"VBRK_NW4END2",
				"BRAM_NW4END2_0"
			],
			[
				"VBRK_NW4END3",
				"BRAM_NW4END3_0"
			],
			[
				"VBRK_SE2A0",
				"BRAM_SE2A0_0"
			],
			[
				"VBRK_SE2A1",
				"BRAM_SE2A1_0"
			],
			[
				"VBRK_SE2A2",
				"BRAM_SE2A2_0"
			],
			[
				"VBRK_SE2A3",
				"BRAM_SE2A3_0"
			],
			[
				"VBRK_SE4BEG0",
				"BRAM_SE4BEG0_0"
			],
			[
				"VBRK_SE4BEG1",
				"BRAM_SE4BEG1_0"
			],
			[
				"VBRK_SE4BEG2",
				"BRAM_SE4BEG2_0"
			],
			[
				"VBRK_SE4BEG3",
				"BRAM_SE4BEG3_0"
			],
			[
				"VBRK_SE4C0",
				"BRAM_SE4C0_0"
			],
			[
				"VBRK_SE4C1",
				"BRAM_SE4C1_0"
			],
			[
				"VBRK_SE4C2",
				"BRAM_SE4C2_0"
			],
			[
				"VBRK_SE4C3",
				"BRAM_SE4C3_0"
			],
			[
				"VBRK_SW2A0",
				"BRAM_SW2A0_0"
			],
			[
				"VBRK_SW2A1",
				"BRAM_SW2A1_0"
			],
			[
				"VBRK_SW2A2",
				"BRAM_SW2A2_0"
			],
			[
				"VBRK_SW2A3",
				"BRAM_SW2A3_0"
			],
			[
				"VBRK_SW4A0",
				"BRAM_SW4A0_0"
			],
			[
				"VBRK_SW4A1",
				"BRAM_SW4A1_0"
			],
			[
				"VBRK_SW4A2",
				"BRAM_SW4A2_0"
			],
			[
				"VBRK_SW4A3",
				"BRAM_SW4A3_0"
			],
			[
				"VBRK_SW4END0",
				"BRAM_SW4END0_0"
			],
			[
				"VBRK_SW4END1",
				"BRAM_SW4END1_0"
			],
			[
				"VBRK_SW4END2",
				"BRAM_SW4END2_0"
			],
			[
				"VBRK_SW4END3",
				"BRAM_SW4END3_0"
			],
			[
				"VBRK_WL1END0",
				"BRAM_WL1END0_0"
			],
			[
				"VBRK_WL1END1",
				"BRAM_WL1END1_0"
			],
			[
				"VBRK_WL1END2",
				"BRAM_WL1END2_0"
			],
			[
				"VBRK_WL1END3",
				"BRAM_WL1END3_0"
			],
			[
				"VBRK_WR1END0",
				"BRAM_WR1END0_0"
			],
			[
				"VBRK_WR1END1",
				"BRAM_WR1END1_0"
			],
			[
				"VBRK_WR1END2",
				"BRAM_WR1END2_0"
			],
			[
				"VBRK_WR1END3",
				"BRAM_WR1END3_0"
			],
			[
				"VBRK_WW2A0",
				"BRAM_WW2A0_0"
			],
			[
				"VBRK_WW2A1",
				"BRAM_WW2A1_0"
			],
			[
				"VBRK_WW2A2",
				"BRAM_WW2A2_0"
			],
			[
				"VBRK_WW2A3",
				"BRAM_WW2A3_0"
			],
			[
				"VBRK_WW2END0",
				"BRAM_WW2END0_0"
			],
			[
				"VBRK_WW2END1",
				"BRAM_WW2END1_0"
			],
			[
				"VBRK_WW2END2",
				"BRAM_WW2END2_0"
			],
			[
				"VBRK_WW2END3",
				"BRAM_WW2END3_0"
			],
			[
				"VBRK_WW4A0",
				"BRAM_WW4A0_0"
			],
			[
				"VBRK_WW4A1",
				"BRAM_WW4A1_0"
			],
			[
				"VBRK_WW4A2",
				"BRAM_WW4A2_0"
			],
			[
				"VBRK_WW4A3",
				"BRAM_WW4A3_0"
			],
			[
				"VBRK_WW4B0",
				"BRAM_WW4B0_0"
			],
			[
				"VBRK_WW4B1",
				"BRAM_WW4B1_0"
			],
			[
				"VBRK_WW4B2",
				"BRAM_WW4B2_0"
			],
			[
				"VBRK_WW4B3",
				"BRAM_WW4B3_0"
			],
			[
				"VBRK_WW4C0",
				"BRAM_WW4C0_0"
			],
			[
				"VBRK_WW4C1",
				"BRAM_WW4C1_0"
			],
			[
				"VBRK_WW4C2",
				"BRAM_WW4C2_0"
			],
			[
				"VBRK_WW4C3",
				"BRAM_WW4C3_0"
			],
			[
				"VBRK_WW4END0",
				"BRAM_WW4END0_0"
			],
			[
				"VBRK_WW4END1",
				"BRAM_WW4END1_0"
			],
			[
				"VBRK_WW4END2",
				"BRAM_WW4END2_0"
			],
			[
				"VBRK_WW4END3",
				"BRAM_WW4END3_0"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"VBRK",
			"CLBLL_L"
		],
		"wire_pairs": [
			[
				"VBRK_EE2A0",
				"CLBLL_EE2A0"
			],
			[
				"VBRK_EE2A1",
				"CLBLL_EE2A1"
			],
			[
				"VBRK_EE2A2",
				"CLBLL_EE2A2"
			],
			[
				"VBRK_EE2A3",
				"CLBLL_EE2A3"
			],
			[
				"VBRK_EE2BEG0",
				"CLBLL_EE2BEG0"
			],
			[
				"VBRK_EE2BEG1",
				"CLBLL_EE2BEG1"
			],
			[
				"VBRK_EE2BEG2",
				"CLBLL_EE2BEG2"
			],
			[
				"VBRK_EE2BEG3",
				"CLBLL_EE2BEG3"
			],
			[
				"VBRK_EE4A0",
				"CLBLL_EE4A0"
			],
			[
				"VBRK_EE4A1",
				"CLBLL_EE4A1"
			],
			[
				"VBRK_EE4A2",
				"CLBLL_EE4A2"
			],
			[
				"VBRK_EE4A3",
				"CLBLL_EE4A3"
			],
			[
				"VBRK_EE4B0",
				"CLBLL_EE4B0"
			],
			[
				"VBRK_EE4B1",
				"CLBLL_EE4B1"
			],
			[
				"VBRK_EE4B2",
				"CLBLL_EE4B2"
			],
			[
				"VBRK_EE4B3",
				"CLBLL_EE4B3"
			],
			[
				"VBRK_EE4BEG0",
				"CLBLL_EE4BEG0"
			],
			[
				"VBRK_EE4BEG1",
				"CLBLL_EE4BEG1"
			],
			[
				"VBRK_EE4BEG2",
				"CLBLL_EE4BEG2"
			],
			[
				"VBRK_EE4BEG3",
				"CLBLL_EE4BEG3"
			],
			[
				"VBRK_EE4C0",
				"CLBLL_EE4C0"
			],
			[
				"VBRK_EE4C1",
				"CLBLL_EE4C1"
			],
			[
				"VBRK_EE4C2",
				"CLBLL_EE4C2"
			],
			[
				"VBRK_EE4C3",
				"CLBLL_EE4C3"
			],
			[
				"VBRK_EL1BEG0",
				"CLBLL_EL1BEG0"
			],
			[
				"VBRK_EL1BEG1",
				"CLBLL_EL1BEG1"
			],
			[
				"VBRK_EL1BEG2",
				"CLBLL_EL1BEG2"
			],
			[
				"VBRK_EL1BEG3",
				"CLBLL_EL1BEG3"
			],
			[
				"VBRK_ER1BEG0",
				"CLBLL_ER1BEG0"
			],
			[
				"VBRK_ER1BEG1",
				"CLBLL_ER1BEG1"
			],
			[
				"VBRK_ER1BEG2",
				"CLBLL_ER1BEG2"
			],
			[
				"VBRK_ER1BEG3",
				"CLBLL_ER1BEG3"
			],
			[
				"VBRK_LH10",
				"CLBLL_LH10"
			],
			[
				"VBRK_LH11",
				"CLBLL_LH11"
			],
			[
				"VBRK_LH12",
				"CLBLL_LH12"
			],
			[
				"VBRK_LH5",
				"CLBLL_LH5"
			],
			[
				"VBRK_LH6",
				"CLBLL_LH6"
			],
			[
				"VBRK_LH7",
				"CLBLL_LH7"
			],
			[
				"VBRK_LH8",
				"CLBLL_LH8"
			],
			[
				"VBRK_LH9",
				"CLBLL_LH9"
			],
			[
				"VBRK_NE2A0",
				"CLBLL_NE2A0"
			],
			[
				"VBRK_NE2A1",
				"CLBLL_NE2A1"
			],
			[
				"VBRK_NE2A2",
				"CLBLL_NE2A2"
			],
			[
				"VBRK_NE2A3",
				"CLBLL_NE2A3"
			],
			[
				"VBRK_NE4BEG0",
				"CLBLL_NE4BEG0"
			],
			[
				"VBRK_NE4BEG1",
				"CLBLL_NE4BEG1"
			],
			[
				"VBRK_NE4BEG2",
				"CLBLL_NE4BEG2"
			],
			[
				"VBRK_NE4BEG3",
				"CLBLL_NE4BEG3"
			],
			[
				"VBRK_NE4C0",
				"CLBLL_NE4C0"
			],
			[
				"VBRK_NE4C1",
				"CLBLL_NE4C1"
			],
			[
				"VBRK_NE4C2",
				"CLBLL_NE4C2"
			],
			[
				"VBRK_NE4C3",
				"CLBLL_NE4C3"
			],
			[
				"VBRK_NW2A0",
				"CLBLL_NW2A0"
			],
			[
				"VBRK_NW2A1",
				"CLBLL_NW2A1"
			],
			[
				"VBRK_NW2A2",
				"CLBLL_NW2A2"
			],
			[
				"VBRK_NW2A3",
				"CLBLL_NW2A3"
			],
			[
				"VBRK_NW4A0",
				"CLBLL_NW4A0"
			],
			[
				"VBRK_NW4A1",
				"CLBLL_NW4A1"
			],
			[
				"VBRK_NW4A2",
				"CLBLL_NW4A2"
			],
			[
				"VBRK_NW4A3",
				"CLBLL_NW4A3"
			],
			[
				"VBRK_NW4END0",
				"CLBLL_NW4END0"
			],
			[
				"VBRK_NW4END1",
				"CLBLL_NW4END1"
			],
			[
				"VBRK_NW4END2",
				"CLBLL_NW4END2"
			],
			[
				"VBRK_NW4END3",
				"CLBLL_NW4END3"
			],
			[
				"VBRK_SE2A0",
				"CLBLL_SE2A0"
			],
			[
				"VBRK_SE2A1",
				"CLBLL_SE2A1"
			],
			[
				"VBRK_SE2A2",
				"CLBLL_SE2A2"
			],
			[
				"VBRK_SE2A3",
				"CLBLL_SE2A3"
			],
			[
				"VBRK_SE4BEG0",
				"CLBLL_SE4BEG0"
			],
			[
				"VBRK_SE4BEG1",
				"CLBLL_SE4BEG1"
			],
			[
				"VBRK_SE4BEG2",
				"CLBLL_SE4BEG2"
			],
			[
				"VBRK_SE4BEG3",
				"CLBLL_SE4BEG3"
			],
			[
				"VBRK_SE4C0",
				"CLBLL_SE4C0"
			],
			[
				"VBRK_SE4C1",
				"CLBLL_SE4C1"
			],
			[
				"VBRK_SE4C2",
				"CLBLL_SE4C2"
			],
			[
				"VBRK_SE4C3",
				"CLBLL_SE4C3"
			],
			[
				"VBRK_SW2A0",
				"CLBLL_SW2A0"
			],
			[
				"VBRK_SW2A1",
				"CLBLL_SW2A1"
			],
			[
				"VBRK_SW2A2",
				"CLBLL_SW2A2"
			],
			[
				"VBRK_SW2A3",
				"CLBLL_SW2A3"
			],
			[
				"VBRK_SW4A0",
				"CLBLL_SW4A0"
			],
			[
				"VBRK_SW4A1",
				"CLBLL_SW4A1"
			],
			[
				"VBRK_SW4A2",
				"CLBLL_SW4A2"
			],
			[
				"VBRK_SW4A3",
				"CLBLL_SW4A3"
			],
			[
				"VBRK_SW4END0",
				"CLBLL_SW4END0"
			],
			[
				"VBRK_SW4END1",
				"CLBLL_SW4END1"
			],
			[
				"VBRK_SW4END2",
				"CLBLL_SW4END2"
			],
			[
				"VBRK_SW4END3",
				"CLBLL_SW4END3"
			],
			[
				"VBRK_WL1END0",
				"CLBLL_WL1END0"
			],
			[
				"VBRK_WL1END1",
				"CLBLL_WL1END1"
			],
			[
				"VBRK_WL1END2",
				"CLBLL_WL1END2"
			],
			[
				"VBRK_WL1END3",
				"CLBLL_WL1END3"
			],
			[
				"VBRK_WR1END0",
				"CLBLL_WR1END0"
			],
			[
				"VBRK_WR1END1",
				"CLBLL_WR1END1"
			],
			[
				"VBRK_WR1END2",
				"CLBLL_WR1END2"
			],
			[
				"VBRK_WR1END3",
				"CLBLL_WR1END3"
			],
			[
				"VBRK_WW2A0",
				"CLBLL_WW2A0"
			],
			[
				"VBRK_WW2A1",
				"CLBLL_WW2A1"
			],
			[
				"VBRK_WW2A2",
				"CLBLL_WW2A2"
			],
			[
				"VBRK_WW2A3",
				"CLBLL_WW2A3"
			],
			[
				"VBRK_WW2END0",
				"CLBLL_WW2END0"
			],
			[
				"VBRK_WW2END1",
				"CLBLL_WW2END1"
			],
			[
				"VBRK_WW2END2",
				"CLBLL_WW2END2"
			],
			[
				"VBRK_WW2END3",
				"CLBLL_WW2END3"
			],
			[
				"VBRK_WW4A0",
				"CLBLL_WW4A0"
			],
			[
				"VBRK_WW4A1",
				"CLBLL_WW4A1"
			],
			[
				"VBRK_WW4A2",
				"CLBLL_WW4A2"
			],
			[
				"VBRK_WW4A3",
				"CLBLL_WW4A3"
			],
			[
				"VBRK_WW4B0",
				"CLBLL_WW4B0"
			],
			[
				"VBRK_WW4B1",
				"CLBLL_WW4B1"
			],
			[
				"VBRK_WW4B2",
				"CLBLL_WW4B2"
			],
			[
				"VBRK_WW4B3",
				"CLBLL_WW4B3"
			],
			[
				"VBRK_WW4C0",
				"CLBLL_WW4C0"
			],
			[
				"VBRK_WW4C1",
				"CLBLL_WW4C1"
			],
			[
				"VBRK_WW4C2",
				"CLBLL_WW4C2"
			],
			[
				"VBRK_WW4C3",
				"CLBLL_WW4C3"
			],
			[
				"VBRK_WW4END0",
				"CLBLL_WW4END0"
			],
			[
				"VBRK_WW4END1",
				"CLBLL_WW4END1"
			],
			[
				"VBRK_WW4END2",
				"CLBLL_WW4END2"
			],
			[
				"VBRK_WW4END3",
				"CLBLL_WW4END3"
			]
		]
	},
	{
		"grid_deltas": [
			1,
			0
		],
		"tile_types": [
			"VBRK",
			"CLBLM_L"
		],
		"wire_pairs": [
			[
				"VBRK_EE2A0",
				"CLBLM_EE2A0"
			],
			[
				"VBRK_EE2A1",
				"CLBLM_EE2A1"
			],
			[
				"VBRK_EE2A2",
				"CLBLM_EE2A2"
			],
			[
				"VBRK_EE2A3",
				"CLBLM_EE2A3"
			],
			[
				"VBRK_EE2BEG0",
				"CLBLM_EE2BEG0"
			],
			[
				"VBRK_EE2BEG1",
				"CLBLM_EE2BEG1"
			],
			[
				"VBRK_EE2BEG2",
				"CLBLM_EE2BEG2"
			],
			[
				"VBRK_EE2BEG3",
				"CLBLM_EE2BEG3"
			],
			[
				"VBRK_EE4A0",
				"CLBLM_EE4A0"
			],
			[
				"VBRK_EE4A1",
				"CLBLM_EE4A1"
			],
			[
				"VBRK_EE4A2",
				"CLBLM_EE4A2"
			],
			[
				"VBRK_EE4A3",
				"CLBLM_EE4A3"
			],
			[
				"VBRK_EE4B0",
				"CLBLM_EE4B0"
			],
			[
				"VBRK_EE4B1",
				"CLBLM_EE4B1"
			],
			[
				"VBRK_EE4B2",
				"CLBLM_EE4B2"
			],
			[
				"VBRK_EE4B3",
				"CLBLM_EE4B3"
			],
			[
				"VBRK_EE4BEG0",
				"CLBLM_EE4BEG0"
			],
			[
				"VBRK_EE4BEG1",
				"CLBLM_EE4BEG1"
			],
			[
				"VBRK_EE4BEG2",
				"CLBLM_EE4BEG2"
			],
			[
				"VBRK_EE4BEG3",
				"CLBLM_EE4BEG3"
			],
			[
				"VBRK_EE4C0",
				"CLBLM_EE4C0"
			],
			[
				"VBRK_EE4C1",
				"CLBLM_EE4C1"
			],
			[
				"VBRK_EE4C2",
				"CLBLM_EE4C2"
			],
			[
				"VBRK_EE4C3",
				"CLBLM_EE4C3"
			],
			[
				"VBRK_EL1BEG0",
				"CLBLM_EL1BEG0"
			],
			[
				"VBRK_EL1BEG1",
				"CLBLM_EL1BEG1"
			],
			[
				"VBRK_EL1BEG2",
				"CLBLM_EL1BEG2"
			],
			[
				"VBRK_EL1BEG3",
				"CLBLM_EL1BEG3"
			],
			[
				"VBRK_ER1BEG0",
				"CLBLM_ER1BEG0"
			],
			[
				"VBRK_ER1BEG1",
				"CLBLM_ER1BEG1"
			],
			[
				"VBRK_ER1BEG2",
				"CLBLM_ER1BEG2"
			],
			[
				"VBRK_ER1BEG3",
				"CLBLM_ER1BEG3"
			],
			[
				"VBRK_LH1",
				"CLBLM_LH1"
			],
			[
				"VBRK_LH10",
				"CLBLM_LH10"
			],
			[
				"VBRK_LH11",
				"CLBLM_LH11"
			],
			[
				"VBRK_LH12",
				"CLBLM_LH12"
			],
			[
				"VBRK_LH2",
				"CLBLM_LH2"
			],
			[
				"VBRK_LH3",
				"CLBLM_LH3"
			],
			[
				"VBRK_LH4",
				"CLBLM_LH4"
			],
			[
				"VBRK_LH5",
				"CLBLM_LH5"
			],
			[
				"VBRK_LH6",
				"CLBLM_LH6"
			],
			[
				"VBRK_LH7",
				"CLBLM_LH7"
			],
			[
				"VBRK_LH8",
				"CLBLM_LH8"
			],
			[
				"VBRK_LH9",
				"CLBLM_LH9"
			],
			[
				"VBRK_NE2A0",
				"CLBLM_NE2A0"
			],
			[
				"VBRK_NE2A1",
				"CLBLM_NE2A1"
			],
			[
				"VBRK_NE2A2",
				"CLBLM_NE2A2"
			],
			[
				"VBRK_NE2A3",
				"CLBLM_NE2A3"
			],
			[
				"VBRK_NE4BEG0",
				"CLBLM_NE4BEG0"
			],
			[
				"VBRK_NE4BEG1",
				"CLBLM_NE4BEG1"
			],
			[
				"VBRK_NE4BEG2",
				"CLBLM_NE4BEG2"
			],
			[
				"VBRK_NE4BEG3",
				"CLBLM_NE4BEG3"
			],
			[
				"VBRK_NE4C0",
				"CLBLM_NE4C0"
			],
			[
				"VBRK_NE4C1",
				"CLBLM_NE4C1"
			],
			[
				"VBRK_NE4C2",
				"CLBLM_NE4C2"
			],
			[
				"VBRK_NE4C3",
				"CLBLM_NE4C3"
			],
			[
				"VBRK_NW2A0",
				"CLBLM_NW2A0"
			],
			[
				"VBRK_NW2A1",
				"CLBLM_NW2A1"
			],
			[
				"VBRK_NW2A2",
				"CLBLM_NW2A2"
			],
			[
				"VBRK_NW2A3",
				"CLBLM_NW2A3"
			],
			[
				"VBRK_NW4A0",
				"CLBLM_NW4A0"
			],
			[
				"VBRK_NW4A1",
				"CLBLM_NW4A1"
			],
			[
				"VBRK_NW4A2",
				"CLBLM_NW4A2"
			],
			[
				"VBRK_NW4A3",
				"CLBLM_NW4A3"
			],
			[
				"VBRK_NW4END0",
				"CLBLM_NW4END0"
			],
			[
				"VBRK_NW4END1",
				"CLBLM_NW4END1"
			],
			[
				"VBRK_NW4END2",
				"CLBLM_NW4END2"
			],
			[
				"VBRK_NW4END3",
				"CLBLM_NW4END3"
			],
			[
				"VBRK_SE2A0",
				"CLBLM_SE2A0"
			],
			[
				"VBRK_SE2A1",
				"CLBLM_SE2A1"
			],
			[
				"VBRK_SE2A2",
				"CLBLM_SE2A2"
			],
			[
				"VBRK_SE2A3",
				"CLBLM_SE2A3"
			],
			[
				"VBRK_SE4BEG0",
				"CLBLM_SE4BEG0"
			],
			[
				"VBRK_SE4BEG1",
				"CLBLM_SE4BEG1"
			],
			[
				"VBRK_SE4BEG2",
				"CLBLM_SE4BEG2"
			],
			[
				"VBRK_SE4BEG3",
				"CLBLM_SE4BEG3"
			],
			[
				"VBRK_SE4C0",
				"CLBLM_SE4C0"
			],
			[
				"VBRK_SE4C1",
				"CLBLM_SE4C1"
			],
			[
				"VBRK_SE4C2",
				"CLBLM_SE4C2"
			],
			[
				"VBRK_SE4C3",
				"CLBLM_SE4C3"
			],
			[
				"VBRK_SW2A0",
				"CLBLM_SW2A0"
			],
			[
				"VBRK_SW2A1",
				"CLBLM_SW2A1"
			],
			[
				"VBRK_SW2A2",
				"CLBLM_SW2A2"
			],
			[
				"VBRK_SW2A3",
				"CLBLM_SW2A3"
			],
			[
				"VBRK_SW4A0",
				"CLBLM_SW4A0"
			],
			[
				"VBRK_SW4A1",
				"CLBLM_SW4A1"
			],
			[
				"VBRK_SW4A2",
				"CLBLM_SW4A2"
			],
			[
				"VBRK_SW4A3",
				"CLBLM_SW4A3"
			],
			[
				"VBRK_SW4END0",
				"CLBLM_SW4END0"
			],
			[
				"VBRK_SW4END1",
				"CLBLM_SW4END1"
			],
			[
				"VBRK_SW4END2",
				"CLBLM_SW4END2"
			],
			[
				"VBRK_SW4END3",
				"CLBLM_SW4END3"
			],
			[
				"VBRK_WL1END0",
				"CLBLM_WL1END0"
			],
			[
				"VBRK_WL1END1",
				"CLBLM_WL1END1"
			],
			[
				"VBRK_WL1END2",
				"CLBLM_WL1END2"
			],
			[
				"VBRK_WL1END3",
				"CLBLM_WL1END3"
			],
			[
				"VBRK_WR1END0",
				"CLBLM_WR1END0"
			],
			[
				"VBRK_WR1END1",
				"CLBLM_WR1END1"
			],
			[
				"VBRK_WR1END2",
				"CLBLM_WR1END2"
			],
			[
				"VBRK_WR1END3",
				"CLBLM_WR1END3"
			],
			[
				"VBRK_WW2A0",
				"CLBLM_WW2A0"
			],
			[
				"VBRK_WW2A1",
				"CLBLM_WW2A1"
			],
			[
				"VBRK_WW2A2",
				"CLBLM_WW2A2"
			],
			[
				"VBRK_WW2A3",
				"CLBLM_WW2A3"
			],
			[
				"VBRK_WW2END0",
				"CLBLM_WW2END0"
			],
			[
				"VBRK_WW2END1",
				"CLBLM_WW2END1"
			],
			[
				"VBRK_WW2END2",
				"CLBLM_WW2END2"
			],
			[
				"VBRK_WW2END3",
				"CLBLM_WW2END3"
			],
			[
				"VBRK_WW4A0",
				"CLBLM_WW4A0"
			],
			[
				"VBRK_WW4A1",
				"CLBLM_WW4A1"
			],
			[
				"VBRK_WW4A2",
				"CLBLM_WW4A2"
			],
			[
				"VBRK_WW4A3",
				"CLBLM_WW4A3"
			],
			[
				"VBRK_WW4B0",
				"CLBLM_WW4B0"
			],
			[
				"VBRK_WW4B1",
				"CLBLM_WW4B1"
			],
			[
				"VBRK_WW4B2",
				"CLBLM_WW4B2"
			],
			[
				"VBRK_WW4B3",
				"CLBLM_WW4B3"
			],
			[
				"VBRK_WW4C0",
				"CLBLM_WW4C0"
			],
			[
				"VBRK_WW4C1",
				"CLBLM_WW4C1"
			],
			[
				"VBRK_WW4C2",
				"CLBLM_WW4C2"
			],
			[
				"VBRK_WW4C3",
				"CLBLM_WW4C3"
			],
			[
				"VBRK_WW4END0",
				"CLBLM_WW4END0"
			],
			[
				"VBRK_WW4END1",
				"CLBLM_WW4END1"
			],
			[
				"VBRK_WW4END2",
				"CLBLM_WW4END2"
			],
			[
				"VBRK_WW4END3",
				"CLBLM_WW4END3"
			]
		]
	}
]
