Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 17 23:52:25 2024
| Host         : AB-Beast running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MainDesign_wrapper_timing_summary_routed.rpt -pb MainDesign_wrapper_timing_summary_routed.pb -rpx MainDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MainDesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.379        0.000                      0                   55        0.199        0.000                      0                   55        2.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.379        0.000                      0                   55        0.199        0.000                      0                   55        2.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.952ns (23.766%)  route 3.054ns (76.234%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 10.334 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.725     6.613    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y121       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.954    10.334    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y121       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[16]/C
                         clock pessimism              0.122    10.456    
                         clock uncertainty           -0.035    10.421    
    SLICE_X113Y121       FDRE (Setup_fdre_C_R)       -0.429     9.992    MainDesign_i/ClockDivider_4/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.952ns (23.766%)  route 3.054ns (76.234%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 10.334 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.725     6.613    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y121       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.954    10.334    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y121       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[17]/C
                         clock pessimism              0.122    10.456    
                         clock uncertainty           -0.035    10.421    
    SLICE_X113Y121       FDRE (Setup_fdre_C_R)       -0.429     9.992    MainDesign_i/ClockDivider_4/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.952ns (23.766%)  route 3.054ns (76.234%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 10.334 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.725     6.613    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y121       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.954    10.334    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y121       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[18]/C
                         clock pessimism              0.122    10.456    
                         clock uncertainty           -0.035    10.421    
    SLICE_X113Y121       FDRE (Setup_fdre_C_R)       -0.429     9.992    MainDesign_i/ClockDivider_4/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.952ns (23.766%)  route 3.054ns (76.234%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 10.334 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.725     6.613    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y121       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.954    10.334    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y121       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[19]/C
                         clock pessimism              0.122    10.456    
                         clock uncertainty           -0.035    10.421    
    SLICE_X113Y121       FDRE (Setup_fdre_C_R)       -0.429     9.992    MainDesign_i/ClockDivider_4/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.588%)  route 2.920ns (75.412%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.591     6.479    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y123       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.833    10.213    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y123       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[24]/C
                         clock pessimism              0.122    10.335    
                         clock uncertainty           -0.035    10.300    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.871    MainDesign_i/ClockDivider_4/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.588%)  route 2.920ns (75.412%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.591     6.479    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y123       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.833    10.213    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y123       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[25]/C
                         clock pessimism              0.122    10.335    
                         clock uncertainty           -0.035    10.300    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.871    MainDesign_i/ClockDivider_4/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.588%)  route 2.920ns (75.412%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.591     6.479    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y123       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.833    10.213    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y123       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[26]/C
                         clock pessimism              0.122    10.335    
                         clock uncertainty           -0.035    10.300    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.871    MainDesign_i/ClockDivider_4/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.952ns (23.878%)  route 3.035ns (76.122%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 10.336 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.706     6.595    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.955    10.336    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[20]/C
                         clock pessimism              0.122    10.458    
                         clock uncertainty           -0.035    10.423    
    SLICE_X113Y122       FDRE (Setup_fdre_C_R)       -0.429     9.994    MainDesign_i/ClockDivider_4/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.994    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.952ns (23.878%)  route 3.035ns (76.122%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 10.336 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.706     6.595    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.955    10.336    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[21]/C
                         clock pessimism              0.122    10.458    
                         clock uncertainty           -0.035    10.423    
    SLICE_X113Y122       FDRE (Setup_fdre_C_R)       -0.429     9.994    MainDesign_i/ClockDivider_4/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.994    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.952ns (23.878%)  route 3.035ns (76.122%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 10.336 - 8.000 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.157     2.608    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456     3.064 r  MainDesign_i/ClockDivider_4/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.892     3.955    MainDesign_i/ClockDivider_4/inst/counter_reg[5]
    SLICE_X112Y117       LUT6 (Prop_lut6_I4_O)        0.124     4.079 f  MainDesign_i/ClockDivider_4/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.417     4.497    MainDesign_i/ClockDivider_4/inst/counter[0]_i_10_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.429     5.050    MainDesign_i/ClockDivider_4/inst/counter[0]_i_9_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.124     5.174 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.591     5.765    MainDesign_i/ClockDivider_4/inst/counter[0]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124     5.889 r  MainDesign_i/ClockDivider_4/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.706     6.595    MainDesign_i/ClockDivider_4/inst/counter[0]_i_1_n_0
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.955    10.336    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[22]/C
                         clock pessimism              0.122    10.458    
                         clock uncertainty           -0.035    10.423    
    SLICE_X113Y122       FDRE (Setup_fdre_C_R)       -0.429     9.994    MainDesign_i/ClockDivider_4/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.994    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  3.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.689%)  route 0.212ns (53.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.424     0.642    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y123       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     0.783 f  MainDesign_i/ClockDivider_4/inst/counter_reg[25]/Q
                         net (fo=3, routed)           0.212     0.996    MainDesign_i/ClockDivider_4/inst/counter_reg[25]
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.045     1.041 r  MainDesign_i/ClockDivider_4/inst/CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.041    MainDesign_i/ClockDivider_4/inst/CLK_OUT_i_1_n_0
    SLICE_X112Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.534     0.941    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X112Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
                         clock pessimism             -0.219     0.722    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.120     0.842    MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.523     0.742    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y117       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.141     0.883 r  MainDesign_i/ClockDivider_4/inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.000    MainDesign_i/ClockDivider_4/inst/counter_reg[3]
    SLICE_X113Y117       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.108 r  MainDesign_i/ClockDivider_4/inst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.108    MainDesign_i/ClockDivider_4/inst/counter_reg[0]_i_2_n_4
    SLICE_X113Y117       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.601     1.008    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y117       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[3]/C
                         clock pessimism             -0.266     0.742    
    SLICE_X113Y117       FDRE (Hold_fdre_C_D)         0.105     0.847    MainDesign_i/ClockDivider_4/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.463     0.682    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y119       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.141     0.823 r  MainDesign_i/ClockDivider_4/inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.120     0.943    MainDesign_i/ClockDivider_4/inst/counter_reg[11]
    SLICE_X113Y119       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.051 r  MainDesign_i/ClockDivider_4/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.051    MainDesign_i/ClockDivider_4/inst/counter_reg[8]_i_1_n_4
    SLICE_X113Y119       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.531     0.937    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y119       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[11]/C
                         clock pessimism             -0.256     0.682    
    SLICE_X113Y119       FDRE (Hold_fdre_C_D)         0.105     0.787    MainDesign_i/ClockDivider_4/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.705ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.486     0.705    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y120       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.141     0.846 r  MainDesign_i/ClockDivider_4/inst/counter_reg[12]/Q
                         net (fo=3, routed)           0.114     0.960    MainDesign_i/ClockDivider_4/inst/counter_reg[12]
    SLICE_X113Y120       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.075 r  MainDesign_i/ClockDivider_4/inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.075    MainDesign_i/ClockDivider_4/inst/counter_reg[12]_i_1_n_7
    SLICE_X113Y120       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.563     0.970    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y120       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[12]/C
                         clock pessimism             -0.265     0.705    
    SLICE_X113Y120       FDRE (Hold_fdre_C_D)         0.105     0.810    MainDesign_i/ClockDivider_4/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.464     0.683    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.824 r  MainDesign_i/ClockDivider_4/inst/counter_reg[20]/Q
                         net (fo=3, routed)           0.116     0.940    MainDesign_i/ClockDivider_4/inst/counter_reg[20]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.055 r  MainDesign_i/ClockDivider_4/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.055    MainDesign_i/ClockDivider_4/inst/counter_reg[20]_i_1_n_7
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.534     0.941    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[20]/C
                         clock pessimism             -0.258     0.683    
    SLICE_X113Y122       FDRE (Hold_fdre_C_D)         0.105     0.788    MainDesign_i/ClockDivider_4/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.523     0.742    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y117       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.141     0.883 r  MainDesign_i/ClockDivider_4/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.004    MainDesign_i/ClockDivider_4/inst/counter_reg[2]
    SLICE_X113Y117       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  MainDesign_i/ClockDivider_4/inst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.115    MainDesign_i/ClockDivider_4/inst/counter_reg[0]_i_2_n_5
    SLICE_X113Y117       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.601     1.008    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y117       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[2]/C
                         clock pessimism             -0.266     0.742    
    SLICE_X113Y117       FDRE (Hold_fdre_C_D)         0.105     0.847    MainDesign_i/ClockDivider_4/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.517     0.736    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141     0.877 r  MainDesign_i/ClockDivider_4/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     0.994    MainDesign_i/ClockDivider_4/inst/counter_reg[4]
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.109 r  MainDesign_i/ClockDivider_4/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.109    MainDesign_i/ClockDivider_4/inst/counter_reg[4]_i_1_n_7
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.595     1.001    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[4]/C
                         clock pessimism             -0.266     0.736    
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)         0.105     0.841    MainDesign_i/ClockDivider_4/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.463     0.682    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y119       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.141     0.823 r  MainDesign_i/ClockDivider_4/inst/counter_reg[8]/Q
                         net (fo=3, routed)           0.117     0.940    MainDesign_i/ClockDivider_4/inst/counter_reg[8]
    SLICE_X113Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.055 r  MainDesign_i/ClockDivider_4/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.055    MainDesign_i/ClockDivider_4/inst/counter_reg[8]_i_1_n_7
    SLICE_X113Y119       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.531     0.937    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y119       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[8]/C
                         clock pessimism             -0.256     0.682    
    SLICE_X113Y119       FDRE (Hold_fdre_C_D)         0.105     0.787    MainDesign_i/ClockDivider_4/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.517     0.736    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141     0.877 r  MainDesign_i/ClockDivider_4/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.126     1.003    MainDesign_i/ClockDivider_4/inst/counter_reg[7]
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.111 r  MainDesign_i/ClockDivider_4/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.111    MainDesign_i/ClockDivider_4/inst/counter_reg[4]_i_1_n_4
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.595     1.001    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y118       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[7]/C
                         clock pessimism             -0.266     0.736    
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)         0.105     0.841    MainDesign_i/ClockDivider_4/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_4/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_4/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.208%)  route 0.127ns (33.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.464     0.683    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.824 r  MainDesign_i/ClockDivider_4/inst/counter_reg[23]/Q
                         net (fo=3, routed)           0.127     0.951    MainDesign_i/ClockDivider_4/inst/counter_reg[23]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.059 r  MainDesign_i/ClockDivider_4/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.059    MainDesign_i/ClockDivider_4/inst/counter_reg[20]_i_1_n_4
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.534     0.941    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X113Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/counter_reg[23]/C
                         clock pessimism             -0.258     0.683    
    SLICE_X113Y122       FDRE (Hold_fdre_C_D)         0.105     0.788    MainDesign_i/ClockDivider_4/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y122  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y117  MainDesign_i/ClockDivider_4/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y120  MainDesign_i/ClockDivider_4/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y120  MainDesign_i/ClockDivider_4/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y120  MainDesign_i/ClockDivider_4/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y120  MainDesign_i/ClockDivider_4/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  MainDesign_i/ClockDivider_4/inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  MainDesign_i/ClockDivider_4/inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y122  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y122  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y117  MainDesign_i/ClockDivider_4/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y117  MainDesign_i/ClockDivider_4/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y120  MainDesign_i/ClockDivider_4/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y120  MainDesign_i/ClockDivider_4/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y122  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y122  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y117  MainDesign_i/ClockDivider_4/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y117  MainDesign_i/ClockDivider_4/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y119  MainDesign_i/ClockDivider_4/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y120  MainDesign_i/ClockDivider_4/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y120  MainDesign_i/ClockDivider_4/inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PMODa0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.782ns  (logic 4.097ns (52.656%)  route 3.684ns (47.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.097     2.548    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X112Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518     3.066 r  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           3.684     6.750    PMODa0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579    10.330 r  PMODa0_OBUF_inst/O
                         net (fo=0)                   0.000    10.330    PMODa0
    Y18                                                               r  PMODa0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PMODa0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.444ns (54.692%)  route 1.196ns (45.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.464     0.683    MainDesign_i/ClockDivider_4/inst/CLK_IN
    SLICE_X112Y122       FDRE                                         r  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164     0.847 r  MainDesign_i/ClockDivider_4/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           1.196     2.043    PMODa0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     3.323 r  PMODa0_OBUF_inst/O
                         net (fo=0)                   0.000     3.323    PMODa0
    Y18                                                               r  PMODa0 (OUT)
  -------------------------------------------------------------------    -------------------





