#--  Synopsys, Inc.
#--  Version J-2015.03
#--  Project file F:\DAHENG\hw_mer\branches\xinghaotao\u3v\mer-1810-21u3x\fpga_test\trigger_test_lx16\synplify\ctrl_channel\proj_1.prj

#project files
add_file -verilog "../../src/ctrl_channel/dna.v"
add_file -verilog "../../src/ctrl_channel/fix_reg_list.v"
add_file -verilog "../../src/ctrl_channel/frame_buf_reg_list.v"
add_file -verilog "../../src/ctrl_channel/gpif_reg_list.v"
add_file -verilog "../../src/ctrl_channel/mer_reg.v"
add_file -verilog "../../src/ctrl_channel/osc_bufg_reg_list.v"
add_file -verilog "../../src/ctrl_channel/pix_reg_list.v"
add_file -verilog "../../src/ctrl_channel/spi_slave.v"
add_file -verilog "../../src/ctrl_channel/timestamp.v"
add_file -verilog "../../src/ctrl_channel/i2c_top/i2c_ctrl.v"
add_file -verilog "../../src/ctrl_channel/i2c_top/i2c_top.v"
add_file -verilog "../../src/ctrl_channel/i2c_top/trigger_cmd_ram/trigger_cmd_ram_w32d32.v"
add_file -verilog "../../src/ctrl_channel/i2c_top/i2c_master_wb_top/i2c_master_bit_ctrl.v"
add_file -verilog "../../src/ctrl_channel/i2c_top/i2c_master_wb_top/i2c_master_byte_ctrl.v"
add_file -verilog "../../src/ctrl_channel/i2c_top/i2c_master_wb_top/i2c_master_registers.v"
add_file -verilog "../../src/ctrl_channel/i2c_top/i2c_master_wb_top/i2c_master_wb_top.v"
add_file -verilog "../../src/ctrl_channel/i2c_top/continuous_cmd_fifo/continuous_cmd_fifo.v"
add_file -verilog "../../src/ctrl_channel/ctrl_channel.v"


#implementation: "rev_1"
impl -add rev_1 -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1

#device options
set_option -technology Spartan6
set_option -part XC6SLX9
set_option -package CSG225
set_option -speed_grade -2
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0

# mapper_options
set_option -frequency auto
set_option -write_verilog 1
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# xilinx_options
set_option -rw_check_on_ram 1

# Xilinx Spartan3
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -no_sequential_opt 0

# Xilinx Spartan6
set_option -enable_prepacking 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox :%PROD=all_protocert?1:0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./rev_1/proj_1.edf"
impl -active "rev_1"
