# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../BWT.srcs/sources_1/new/BWT_transform.sv" \
"../../../../BWT.srcs/sources_1/new/test_bwt_transform.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
