From ba6740befaf561e5893462742e7875b427359e63 Mon Sep 17 00:00:00 2001
From: Rock Qu <yunq@xilinx.com>
Date: Mon, 22 Jun 2020 18:34:23 -0700
Subject: [PATCH 3/4] add pynqz1 support

---
 arch/arm/dts/Makefile         |  1 +
 arch/arm/dts/zynq-pynqz1.dts  | 72 +++++++++++++++++++++++++++++++++++++++++++
 configs/zynq_pynqz1_defconfig | 68 ++++++++++++++++++++++++++++++++++++++++
 drivers/net/Kconfig           |  7 +++++
 include/configs/zynq_pynqz1.h | 34 ++++++++++++++++++++
 5 files changed, 182 insertions(+)
 create mode 100644 arch/arm/dts/zynq-pynqz1.dts
 create mode 100644 configs/zynq_pynqz1_defconfig
 create mode 100644 include/configs/zynq_pynqz1.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 93a3822f..ff0275c 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -252,6 +252,7 @@ dtb-$(CONFIG_ARCH_ZYNQ) += \
 	zynq-topic-miamilite.dtb \
 	zynq-topic-miamiplus.dtb \
 	zynq-artyz.dtb \
+	zynq-pynqz1.dtb \
 	zynq-zc702.dtb \
 	zynq-zc706.dtb \
 	zynq-zc770-xm010.dtb \
diff --git a/arch/arm/dts/zynq-pynqz1.dts b/arch/arm/dts/zynq-pynqz1.dts
new file mode 100644
index 0000000..ae117c1
--- /dev/null
+++ b/arch/arm/dts/zynq-pynqz1.dts
@@ -0,0 +1,72 @@
+/*
+ * Digilent Pynq-Z1 board DTS
+ *
+ *  Copyright (C) 2016 Digilent
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+/dts-v1/;
+#include "zynq-7000.dtsi"
+
+/ {
+	model = "Zynq PYNQ-Z1 Development Board";
+	compatible = "digilent,zynq-artyz", "xlnx,zynq-7000";
+
+	aliases {
+		ethernet0 = &gem0;
+		serial0 = &uart0;
+		spi0 = &qspi;
+		mmc0 = &sdhci0;
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x10000000>;
+	};
+
+	chosen {
+		bootargs = "";
+		stdout-path = "serial0:115200n8";
+	};
+
+	usb_phy0: phy0 {
+		compatible = "usb-nop-xceiv";
+		#phy-cells = <0>;
+		reset-gpios = <&gpio0 46 1>;
+	};
+};
+
+&clkc {
+	ps-clk-frequency = <50000000>;
+};
+
+&gem0 {
+	status = "okay";
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethernet_phy>;
+
+	ethernet_phy: ethernet-phy@0 { /* rtl8211e-vl */
+		reg = <1>;
+	};
+};
+
+&qspi {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&sdhci0 {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&uart0 {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&usb0 {
+	status = "okay";
+	dr_mode = "host";
+	usb-phy = <&usb_phy0>;
+};
diff --git a/configs/zynq_pynqz1_defconfig b/configs/zynq_pynqz1_defconfig
new file mode 100644
index 0000000..6247b37
--- /dev/null
+++ b/configs/zynq_pynqz1_defconfig
@@ -0,0 +1,68 @@
+CONFIG_ARM=y
+CONFIG_SYS_CONFIG_NAME="zynq_pynqz1"
+CONFIG_ARCH_ZYNQ=y
+CONFIG_SYS_TEXT_BASE=0x4000000
+CONFIG_SPL_STACK_R_ADDR=0x200000
+CONFIG_DEFAULT_DEVICE_TREE="zynq-pynqz1"
+CONFIG_DEBUG_UART=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_FIT_VERBOSE=y
+CONFIG_FIT_SIGNATURE=y
+CONFIG_BOOTCOMMAND="run $modeboot || run distro_bootcmd"
+# CONFIG_DISPLAY_CPUINFO is not set
+CONFIG_SPL=y
+CONFIG_SPL_STACK_R=y
+CONFIG_SPL_OS_BOOT=y
+CONFIG_SPL_DM_MMC=y
+CONFIG_SYS_PROMPT="Zynq> "
+CONFIG_CMD_THOR_DOWNLOAD=y
+CONFIG_CMD_DFU=y
+CONFIG_CMD_FPGA_LOADBP=y
+CONFIG_CMD_FPGA_LOADFS=y
+CONFIG_CMD_FPGA_LOADMK=y
+CONFIG_CMD_FPGA_LOADP=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_SF=y
+CONFIG_CMD_USB=y
+# CONFIG_CMD_SETEXPR is not set
+CONFIG_CMD_TFTPPUT=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_ENV_IS_IN_SPI_FLASH=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_DFU_MMC=y
+CONFIG_DFU_RAM=y
+CONFIG_FPGA_XILINX=y
+CONFIG_MMC=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_ZYNQ=y
+CONFIG_SPI_FLASH=y
+CONFIG_SPI_FLASH_BAR=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_PHY_MARVELL=y
+CONFIG_PHY_REALTEK=y
+CONFIG_PHY_XILINX=y
+CONFIG_ZYNQ_GEM=y
+CONFIG_ZYNQ_GEM_SPI_MAC_OFFSET=0x20
+CONFIG_DEBUG_UART_ZYNQ=y
+CONFIG_DEBUG_UART_BASE=0xe0000000
+CONFIG_DEBUG_UART_CLOCK=50000000
+CONFIG_ZYNQ_SERIAL=y
+CONFIG_ZYNQ_QSPI=y
+CONFIG_USB=y
+CONFIG_USB_EHCI=y
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_ZYNQ=y
+CONFIG_USB_ULPI_VIEWPORT=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="Xilinx"
+CONFIG_USB_GADGET_VENDOR_NUM=0x03fd
+CONFIG_USB_GADGET_PRODUCT_NUM=0x0300
+CONFIG_CI_UDC=y
+CONFIG_USB_GADGET_DOWNLOAD=y
diff --git a/drivers/net/Kconfig b/drivers/net/Kconfig
index 142a2c6..9fe0af0 100644
--- a/drivers/net/Kconfig
+++ b/drivers/net/Kconfig
@@ -449,6 +449,13 @@ config ZYNQ_GEM
 	help
 	  This MAC is present in Xilinx Zynq and ZynqMP SoCs.
 
+if ZYNQ_GEM
+
+config ZYNQ_GEM_SPI_MAC_OFFSET
+	hex "Xilinx MAC QSPI offset"
+
+endif # ZYNQ_GEM
+
 config PIC32_ETH
 	bool "Microchip PIC32 Ethernet Support"
 	depends on DM_ETH && MACH_PIC32
diff --git a/include/configs/zynq_pynqz1.h b/include/configs/zynq_pynqz1.h
new file mode 100644
index 0000000..699fb0f6
--- /dev/null
+++ b/include/configs/zynq_pynqz1.h
@@ -0,0 +1,34 @@
+/*
+ * (C) Copyright 2016 Digilent Inc.
+ *
+ * Configuration for Zynq Development Board - Pynq-Z1
+ * See zynq-common.h for Zynq common configs
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#ifndef __CONFIG_ZYNQ_PYNQZ1_H
+#define __CONFIG_ZYNQ_PYNQZ1_H
+
+#define CONFIG_SYS_NO_FLASH
+
+#define CONFIG_ZYNQ_USB
+#define CONFIG_ZYNQ_I2C0
+/*#define CONFIG_ZYNQ_I2C1
+#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN	1
+#define CONFIG_CMD_EEPROM
+#define CONFIG_ZYNQ_GEM_EEPROM_ADDR	0x50
+#define CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET	0xFA
+#define CONFIG_DISPLAY
+#define CONFIG_I2C_EDID
+*/
+
+/* GEM MAC address offset */
+#define CONFIG_ZYNQ_GEM_SPI_MAC_OFFSET	0x20
+
+/* Define Pynq-Z1 PS Clock Frequency to 50MHz */
+#define CONFIG_ZYNQ_PS_CLK_FREQ	50000000UL
+
+#include <configs/zynq-common.h>
+
+#endif /* __CONFIG_ZYNQ_PYNQZ1_H */
-- 
1.8.3.1

