// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module window_avg_buff (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        din,
        c,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [7:0] din;
input  [9:0] c;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel;
reg   [0:0] sel;
reg   [0:0] buff1_cnt_V;
reg   [15:0] buff1_write_data_V;
reg   [8:0] buff1_ram_V_address0;
reg    buff1_ram_V_ce0;
reg    buff1_ram_V_we0;
wire   [15:0] buff1_ram_V_d0;
wire   [15:0] buff1_ram_V_q0;
reg   [15:0] buff1_read_data_V;
reg   [0:0] buff0_cnt_V;
reg   [15:0] buff0_write_data_V;
reg   [8:0] buff0_ram_V_address0;
reg    buff0_ram_V_ce0;
reg    buff0_ram_V_we0;
wire   [15:0] buff0_ram_V_q0;
reg   [15:0] buff0_read_data_V;
reg   [0:0] empty_reg_114;
reg   [0:0] empty_20_reg_270;
reg   [9:0] c_read_reg_592;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] din_read_reg_597;
reg   [7:0] din_read_reg_597_pp0_iter1_reg;
wire   [0:0] icmp_ln30_fu_344_p2;
reg   [0:0] icmp_ln30_reg_607;
wire   [0:0] buff1_cnt_V_load_load_fu_350_p1;
reg   [0:0] buff1_cnt_V_load_reg_611;
wire   [0:0] xor_ln885_2_fu_354_p2;
wire   [7:0] trunc_ln674_1_fu_435_p1;
wire   [0:0] buff0_cnt_V_load_load_fu_453_p1;
reg   [0:0] buff0_cnt_V_load_reg_636;
reg   [0:0] ap_phi_mux_empty_phi_fu_117_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_empty_reg_114;
wire   [0:0] guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load_load_fu_329_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_sel_flag_0_reg_125;
reg   [0:0] ap_phi_reg_pp0_iter1_sel_flag_0_reg_125;
reg   [0:0] ap_phi_mux_sel_flag_1_phi_fu_142_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_sel_flag_1_reg_138;
reg   [0:0] ap_phi_reg_pp0_iter1_sel_flag_1_reg_138;
reg   [0:0] ap_phi_mux_sel_new_1_phi_fu_153_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_sel_new_1_reg_150;
reg   [0:0] ap_phi_reg_pp0_iter1_sel_new_1_reg_150;
reg   [0:0] ap_phi_mux_sel_flag_2_phi_fu_164_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_sel_flag_2_reg_160;
reg   [0:0] ap_phi_reg_pp0_iter1_sel_flag_2_reg_160;
reg   [0:0] ap_phi_mux_sel_new_2_phi_fu_175_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_sel_new_2_reg_172;
reg   [0:0] ap_phi_reg_pp0_iter1_sel_new_2_reg_172;
reg   [0:0] ap_phi_mux_sel_flag_3_phi_fu_185_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_sel_flag_3_reg_182;
reg   [0:0] ap_phi_mux_sel_new_3_phi_fu_196_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_sel_new_3_reg_193;
reg   [0:0] ap_phi_mux_empty_19_phi_fu_207_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_empty_19_reg_204;
reg   [0:0] ap_phi_mux_sel_flag_4_phi_fu_218_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_sel_flag_4_reg_215;
reg   [0:0] ap_phi_mux_sel_new_4_phi_fu_229_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_sel_new_4_reg_226;
reg   [0:0] ap_phi_mux_p_ph_phi_fu_240_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ph_reg_237;
reg   [0:0] ap_phi_mux_sel_flag_5_phi_fu_251_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_sel_flag_5_reg_248;
reg   [0:0] ap_phi_mux_sel_new_5_phi_fu_262_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_sel_new_5_reg_259;
reg   [0:0] ap_phi_mux_empty_20_phi_fu_273_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_empty_20_reg_270;
reg   [15:0] ap_phi_mux_buff0_write_data_V_loc_0_phi_fu_285_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_buff0_write_data_V_loc_0_reg_282;
wire   [15:0] ret_4_fu_496_p3;
wire   [7:0] ap_phi_reg_pp0_iter0_tmp_4_reg_292;
reg   [7:0] ap_phi_reg_pp0_iter1_tmp_4_reg_292;
reg   [7:0] ap_phi_reg_pp0_iter2_tmp_4_reg_292;
reg   [7:0] ap_phi_mux_tmp_5_phi_fu_304_p4;
wire   [7:0] trunc_ln674_3_fu_539_p1;
wire   [7:0] ap_phi_reg_pp0_iter2_tmp_5_reg_301;
wire   [63:0] zext_ln56_fu_407_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln52_fu_412_p1;
wire   [63:0] zext_ln52_1_fu_511_p1;
wire   [63:0] zext_ln56_2_fu_516_p1;
reg   [0:0] ap_sig_allocacmp_sel_load;
wire   [0:0] xor_ln885_fu_417_p2;
wire   [15:0] ret_1_fu_374_p3;
wire   [15:0] ret_fu_392_p3;
wire   [0:0] xor_ln885_1_fu_521_p2;
wire   [7:0] tmp_fu_364_p4;
wire   [7:0] trunc_ln674_fu_388_p1;
wire   [8:0] grp_fu_310_p4;
wire   [7:0] trunc_ln674_2_fu_468_p1;
wire   [7:0] tmp_2_fu_479_p4;
wire   [15:0] ret_2_fu_472_p3;
wire   [15:0] ret_3_fu_489_p3;
wire   [8:0] grp_fu_320_p4;
wire   [7:0] select_ln37_fu_559_p3;
wire   [7:0] select_ln38_fu_567_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_156;
reg    ap_condition_169;
reg    ap_condition_273;
reg    ap_condition_268;
reg    ap_condition_262;
reg    ap_condition_291;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel = 1'd0;
#0 sel = 1'd0;
#0 buff1_cnt_V = 1'd0;
#0 buff1_write_data_V = 16'd0;
#0 buff1_read_data_V = 16'd0;
#0 buff0_cnt_V = 1'd0;
#0 buff0_write_data_V = 16'd0;
#0 buff0_read_data_V = 16'd0;
end

window_avg_buff_buff1_ram_V_RAM_1P_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
buff1_ram_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff1_ram_V_address0),
    .ce0(buff1_ram_V_ce0),
    .we0(buff1_ram_V_we0),
    .d0(buff1_ram_V_d0),
    .q0(buff1_ram_V_q0)
);

window_avg_buff_buff1_ram_V_RAM_1P_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
buff0_ram_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff0_ram_V_address0),
    .ce0(buff0_ram_V_ce0),
    .we0(buff0_ram_V_we0),
    .d0(ap_phi_mux_buff0_write_data_V_loc_0_phi_fu_285_p4),
    .q0(buff0_ram_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load_load_fu_329_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_sel_flag_0_reg_125 <= 1'd0;
        end else if ((guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load_load_fu_329_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_sel_flag_0_reg_125 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sel_flag_0_reg_125 <= ap_phi_reg_pp0_iter0_sel_flag_0_reg_125;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if (((ap_phi_mux_empty_phi_fu_117_p4 == 1'd0) & (icmp_ln30_fu_344_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_sel_flag_1_reg_138 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sel_flag_1_reg_138 <= ap_phi_reg_pp0_iter0_sel_flag_1_reg_138;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if (((ap_phi_mux_empty_phi_fu_117_p4 == 1'd1) & (icmp_ln30_fu_344_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_sel_flag_2_reg_160 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sel_flag_2_reg_160 <= ap_phi_reg_pp0_iter0_sel_flag_2_reg_160;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if (((ap_phi_mux_empty_phi_fu_117_p4 == 1'd0) & (icmp_ln30_fu_344_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_sel_new_1_reg_150 <= xor_ln885_2_fu_354_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sel_new_1_reg_150 <= ap_phi_reg_pp0_iter0_sel_new_1_reg_150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if (((ap_phi_mux_empty_phi_fu_117_p4 == 1'd1) & (icmp_ln30_fu_344_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_sel_new_2_reg_172 <= xor_ln885_2_fu_354_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sel_new_2_reg_172 <= ap_phi_reg_pp0_iter0_sel_new_2_reg_172;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_169)) begin
        if ((buff1_cnt_V_load_reg_611 == 1'd0)) begin
            ap_phi_reg_pp0_iter2_tmp_4_reg_292 <= trunc_ln674_1_fu_435_p1;
        end else if ((buff1_cnt_V_load_reg_611 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_tmp_4_reg_292 <= {{buff1_read_data_V[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_4_reg_292 <= ap_phi_reg_pp0_iter1_tmp_4_reg_292;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((1'b1 == ap_condition_268)) begin
            buff1_write_data_V <= ret_fu_392_p3;
        end else if ((1'b1 == ap_condition_291)) begin
            buff1_write_data_V <= ret_1_fu_374_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_169)) begin
        if ((buff1_cnt_V_load_reg_611 == 1'd0)) begin
            empty_20_reg_270 <= ap_phi_mux_empty_19_phi_fu_207_p4;
        end else if ((buff1_cnt_V_load_reg_611 == 1'd1)) begin
            empty_20_reg_270 <= ap_phi_mux_p_ph_phi_fu_240_p4;
        end else if ((1'b1 == 1'b1)) begin
            empty_20_reg_270 <= ap_phi_reg_pp0_iter1_empty_20_reg_270;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load_load_fu_329_p1 == 1'd1)) begin
            empty_reg_114 <= ap_sig_allocacmp_sel_load;
        end else if ((guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load_load_fu_329_p1 == 1'd0)) begin
            empty_reg_114 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            empty_reg_114 <= ap_phi_reg_pp0_iter0_empty_reg_114;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_tmp_4_reg_292 <= ap_phi_reg_pp0_iter0_tmp_4_reg_292;
        buff1_cnt_V <= xor_ln885_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buff0_cnt_V <= xor_ln885_1_fu_521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buff0_cnt_V_load_reg_636 <= buff0_cnt_V;
        buff1_cnt_V_load_reg_611 <= buff1_cnt_V;
        c_read_reg_592 <= c;
        din_read_reg_597 <= din;
        din_read_reg_597_pp0_iter1_reg <= din_read_reg_597;
        icmp_ln30_reg_607 <= icmp_ln30_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (buff0_cnt_V_load_reg_636 == 1'd0))) begin
        buff0_read_data_V <= buff0_ram_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_empty_20_phi_fu_273_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buff0_write_data_V <= ret_4_fu_496_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (buff1_cnt_V_load_reg_611 == 1'd0))) begin
        buff1_read_data_V <= buff1_ram_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load_load_fu_329_p1 == 1'd0))) begin
        guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_sel_flag_5_phi_fu_251_p4 == 1'd1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sel <= ap_phi_mux_sel_new_5_phi_fu_262_p4;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_phi_mux_empty_20_phi_fu_273_p4 == 1'd0)) begin
        ap_phi_mux_buff0_write_data_V_loc_0_phi_fu_285_p4 = ret_4_fu_496_p3;
    end else if ((ap_phi_mux_empty_20_phi_fu_273_p4 == 1'd1)) begin
        ap_phi_mux_buff0_write_data_V_loc_0_phi_fu_285_p4 = buff0_write_data_V;
    end else begin
        ap_phi_mux_buff0_write_data_V_loc_0_phi_fu_285_p4 = ap_phi_reg_pp0_iter1_buff0_write_data_V_loc_0_reg_282;
    end
end

always @ (*) begin
    if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd1)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd0)))) begin
        ap_phi_mux_empty_19_phi_fu_207_p4 = 1'd1;
    end else if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd0)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd1)))) begin
        ap_phi_mux_empty_19_phi_fu_207_p4 = 1'd0;
    end else begin
        ap_phi_mux_empty_19_phi_fu_207_p4 = ap_phi_reg_pp0_iter1_empty_19_reg_204;
    end
end

always @ (*) begin
    if ((buff1_cnt_V_load_reg_611 == 1'd0)) begin
        ap_phi_mux_empty_20_phi_fu_273_p4 = ap_phi_mux_empty_19_phi_fu_207_p4;
    end else if ((buff1_cnt_V_load_reg_611 == 1'd1)) begin
        ap_phi_mux_empty_20_phi_fu_273_p4 = ap_phi_mux_p_ph_phi_fu_240_p4;
    end else begin
        ap_phi_mux_empty_20_phi_fu_273_p4 = ap_phi_reg_pp0_iter1_empty_20_reg_270;
    end
end

always @ (*) begin
    if ((guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load_load_fu_329_p1 == 1'd1)) begin
        ap_phi_mux_empty_phi_fu_117_p4 = ap_sig_allocacmp_sel_load;
    end else if ((guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load_load_fu_329_p1 == 1'd0)) begin
        ap_phi_mux_empty_phi_fu_117_p4 = 1'd1;
    end else begin
        ap_phi_mux_empty_phi_fu_117_p4 = ap_phi_reg_pp0_iter0_empty_reg_114;
    end
end

always @ (*) begin
    if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd1)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd0)))) begin
        ap_phi_mux_p_ph_phi_fu_240_p4 = 1'd1;
    end else if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd0)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd1)))) begin
        ap_phi_mux_p_ph_phi_fu_240_p4 = 1'd0;
    end else begin
        ap_phi_mux_p_ph_phi_fu_240_p4 = ap_phi_reg_pp0_iter1_p_ph_reg_237;
    end
end

always @ (*) begin
    if (((empty_reg_114 == 1'd1) & (icmp_ln30_reg_607 == 1'd0))) begin
        ap_phi_mux_sel_flag_1_phi_fu_142_p4 = ap_phi_reg_pp0_iter1_sel_flag_0_reg_125;
    end else begin
        ap_phi_mux_sel_flag_1_phi_fu_142_p4 = ap_phi_reg_pp0_iter1_sel_flag_1_reg_138;
    end
end

always @ (*) begin
    if (((empty_reg_114 == 1'd0) & (icmp_ln30_reg_607 == 1'd0))) begin
        ap_phi_mux_sel_flag_2_phi_fu_164_p4 = ap_phi_reg_pp0_iter1_sel_flag_0_reg_125;
    end else begin
        ap_phi_mux_sel_flag_2_phi_fu_164_p4 = ap_phi_reg_pp0_iter1_sel_flag_2_reg_160;
    end
end

always @ (*) begin
    if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd1)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd0)))) begin
        ap_phi_mux_sel_flag_3_phi_fu_185_p4 = ap_phi_mux_sel_flag_1_phi_fu_142_p4;
    end else if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd0)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd1)))) begin
        ap_phi_mux_sel_flag_3_phi_fu_185_p4 = ap_phi_mux_sel_flag_2_phi_fu_164_p4;
    end else begin
        ap_phi_mux_sel_flag_3_phi_fu_185_p4 = ap_phi_reg_pp0_iter1_sel_flag_3_reg_182;
    end
end

always @ (*) begin
    if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd1)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd0)))) begin
        ap_phi_mux_sel_flag_4_phi_fu_218_p4 = ap_phi_mux_sel_flag_1_phi_fu_142_p4;
    end else if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd0)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd1)))) begin
        ap_phi_mux_sel_flag_4_phi_fu_218_p4 = ap_phi_mux_sel_flag_2_phi_fu_164_p4;
    end else begin
        ap_phi_mux_sel_flag_4_phi_fu_218_p4 = ap_phi_reg_pp0_iter1_sel_flag_4_reg_215;
    end
end

always @ (*) begin
    if ((buff1_cnt_V_load_reg_611 == 1'd0)) begin
        ap_phi_mux_sel_flag_5_phi_fu_251_p4 = ap_phi_mux_sel_flag_3_phi_fu_185_p4;
    end else if ((buff1_cnt_V_load_reg_611 == 1'd1)) begin
        ap_phi_mux_sel_flag_5_phi_fu_251_p4 = ap_phi_mux_sel_flag_4_phi_fu_218_p4;
    end else begin
        ap_phi_mux_sel_flag_5_phi_fu_251_p4 = ap_phi_reg_pp0_iter1_sel_flag_5_reg_248;
    end
end

always @ (*) begin
    if (((empty_reg_114 == 1'd1) & (icmp_ln30_reg_607 == 1'd0))) begin
        ap_phi_mux_sel_new_1_phi_fu_153_p4 = 1'd1;
    end else begin
        ap_phi_mux_sel_new_1_phi_fu_153_p4 = ap_phi_reg_pp0_iter1_sel_new_1_reg_150;
    end
end

always @ (*) begin
    if (((empty_reg_114 == 1'd0) & (icmp_ln30_reg_607 == 1'd0))) begin
        ap_phi_mux_sel_new_2_phi_fu_175_p4 = 1'd1;
    end else begin
        ap_phi_mux_sel_new_2_phi_fu_175_p4 = ap_phi_reg_pp0_iter1_sel_new_2_reg_172;
    end
end

always @ (*) begin
    if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd1)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd0)))) begin
        ap_phi_mux_sel_new_3_phi_fu_196_p4 = ap_phi_mux_sel_new_1_phi_fu_153_p4;
    end else if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd0)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd0) & (icmp_ln30_reg_607 == 1'd1)))) begin
        ap_phi_mux_sel_new_3_phi_fu_196_p4 = ap_phi_mux_sel_new_2_phi_fu_175_p4;
    end else begin
        ap_phi_mux_sel_new_3_phi_fu_196_p4 = ap_phi_reg_pp0_iter1_sel_new_3_reg_193;
    end
end

always @ (*) begin
    if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd1)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd0)))) begin
        ap_phi_mux_sel_new_4_phi_fu_229_p4 = ap_phi_mux_sel_new_1_phi_fu_153_p4;
    end else if ((((empty_reg_114 == 1'd0) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd0)) | ((empty_reg_114 == 1'd1) & (buff1_cnt_V_load_reg_611 == 1'd1) & (icmp_ln30_reg_607 == 1'd1)))) begin
        ap_phi_mux_sel_new_4_phi_fu_229_p4 = ap_phi_mux_sel_new_2_phi_fu_175_p4;
    end else begin
        ap_phi_mux_sel_new_4_phi_fu_229_p4 = ap_phi_reg_pp0_iter1_sel_new_4_reg_226;
    end
end

always @ (*) begin
    if ((buff1_cnt_V_load_reg_611 == 1'd0)) begin
        ap_phi_mux_sel_new_5_phi_fu_262_p4 = ap_phi_mux_sel_new_3_phi_fu_196_p4;
    end else if ((buff1_cnt_V_load_reg_611 == 1'd1)) begin
        ap_phi_mux_sel_new_5_phi_fu_262_p4 = ap_phi_mux_sel_new_4_phi_fu_229_p4;
    end else begin
        ap_phi_mux_sel_new_5_phi_fu_262_p4 = ap_phi_reg_pp0_iter1_sel_new_5_reg_259;
    end
end

always @ (*) begin
    if ((buff0_cnt_V_load_reg_636 == 1'd1)) begin
        ap_phi_mux_tmp_5_phi_fu_304_p4 = {{buff0_read_data_V[15:8]}};
    end else if ((buff0_cnt_V_load_reg_636 == 1'd0)) begin
        ap_phi_mux_tmp_5_phi_fu_304_p4 = trunc_ln674_3_fu_539_p1;
    end else begin
        ap_phi_mux_tmp_5_phi_fu_304_p4 = ap_phi_reg_pp0_iter2_tmp_5_reg_301;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_sel_flag_5_phi_fu_251_p4 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_sel_load = ap_phi_mux_sel_new_5_phi_fu_262_p4;
    end else begin
        ap_sig_allocacmp_sel_load = sel;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_273)) begin
        if (((ap_phi_mux_empty_20_phi_fu_273_p4 == 1'd0) & (buff0_cnt_V_load_load_fu_453_p1 == 1'd1))) begin
            buff0_ram_V_address0 = zext_ln56_2_fu_516_p1;
        end else if ((buff0_cnt_V_load_load_fu_453_p1 == 1'd0)) begin
            buff0_ram_V_address0 = zext_ln52_1_fu_511_p1;
        end else begin
            buff0_ram_V_address0 = 'bx;
        end
    end else begin
        buff0_ram_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_empty_20_phi_fu_273_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (buff0_cnt_V_load_load_fu_453_p1 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (buff0_cnt_V_load_load_fu_453_p1 == 1'd0)))) begin
        buff0_ram_V_ce0 = 1'b1;
    end else begin
        buff0_ram_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_empty_20_phi_fu_273_p4 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (buff0_cnt_V_load_load_fu_453_p1 == 1'd1))) begin
        buff0_ram_V_we0 = 1'b1;
    end else begin
        buff0_ram_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_262)) begin
        if ((buff1_cnt_V_load_load_fu_350_p1 == 1'd0)) begin
            buff1_ram_V_address0 = zext_ln52_fu_412_p1;
        end else if ((1'b1 == ap_condition_268)) begin
            buff1_ram_V_address0 = zext_ln56_fu_407_p1;
        end else begin
            buff1_ram_V_address0 = 'bx;
        end
    end else begin
        buff1_ram_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ap_phi_mux_empty_phi_fu_117_p4 == 1'd1) & (buff1_cnt_V_load_load_fu_350_p1 == 1'd1) & (icmp_ln30_fu_344_p2 == 1'd0)) | ((ap_phi_mux_empty_phi_fu_117_p4 == 1'd0) & (buff1_cnt_V_load_load_fu_350_p1 == 1'd1) & (icmp_ln30_fu_344_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (buff1_cnt_V_load_load_fu_350_p1 == 1'd0)))) begin
        buff1_ram_V_ce0 = 1'b1;
    end else begin
        buff1_ram_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ap_phi_mux_empty_phi_fu_117_p4 == 1'd1) & (buff1_cnt_V_load_load_fu_350_p1 == 1'd1) & (icmp_ln30_fu_344_p2 == 1'd0)) | ((ap_phi_mux_empty_phi_fu_117_p4 == 1'd0) & (buff1_cnt_V_load_load_fu_350_p1 == 1'd1) & (icmp_ln30_fu_344_p2 == 1'd1))))) begin
        buff1_ram_V_we0 = 1'b1;
    end else begin
        buff1_ram_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_156 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_169 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_262 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_268 = (((ap_phi_mux_empty_phi_fu_117_p4 == 1'd1) & (buff1_cnt_V_load_load_fu_350_p1 == 1'd1) & (icmp_ln30_fu_344_p2 == 1'd0)) | ((ap_phi_mux_empty_phi_fu_117_p4 == 1'd0) & (buff1_cnt_V_load_load_fu_350_p1 == 1'd1) & (icmp_ln30_fu_344_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_273 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_291 = (((ap_phi_mux_empty_phi_fu_117_p4 == 1'd1) & (buff1_cnt_V_load_load_fu_350_p1 == 1'd0) & (icmp_ln30_fu_344_p2 == 1'd0)) | ((ap_phi_mux_empty_phi_fu_117_p4 == 1'd0) & (buff1_cnt_V_load_load_fu_350_p1 == 1'd0) & (icmp_ln30_fu_344_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_empty_reg_114 = 'bx;

assign ap_phi_reg_pp0_iter0_sel_flag_0_reg_125 = 'bx;

assign ap_phi_reg_pp0_iter0_sel_flag_1_reg_138 = 'bx;

assign ap_phi_reg_pp0_iter0_sel_flag_2_reg_160 = 'bx;

assign ap_phi_reg_pp0_iter0_sel_new_1_reg_150 = 'bx;

assign ap_phi_reg_pp0_iter0_sel_new_2_reg_172 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_4_reg_292 = 'bx;

assign ap_phi_reg_pp0_iter1_buff0_write_data_V_loc_0_reg_282 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_19_reg_204 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_20_reg_270 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ph_reg_237 = 'bx;

assign ap_phi_reg_pp0_iter1_sel_flag_3_reg_182 = 'bx;

assign ap_phi_reg_pp0_iter1_sel_flag_4_reg_215 = 'bx;

assign ap_phi_reg_pp0_iter1_sel_flag_5_reg_248 = 'bx;

assign ap_phi_reg_pp0_iter1_sel_new_3_reg_193 = 'bx;

assign ap_phi_reg_pp0_iter1_sel_new_4_reg_226 = 'bx;

assign ap_phi_reg_pp0_iter1_sel_new_5_reg_259 = 'bx;

assign ap_phi_reg_pp0_iter2_tmp_5_reg_301 = 'bx;

assign ap_return_0 = select_ln37_fu_559_p3;

assign ap_return_1 = select_ln38_fu_567_p3;

assign ap_return_2 = din_read_reg_597_pp0_iter1_reg;

assign buff0_cnt_V_load_load_fu_453_p1 = buff0_cnt_V;

assign buff1_cnt_V_load_load_fu_350_p1 = buff1_cnt_V;

assign buff1_ram_V_d0 = {{din}, {trunc_ln674_fu_388_p1}};

assign grp_fu_310_p4 = {{c[9:1]}};

assign grp_fu_320_p4 = {{c_read_reg_592[9:1]}};

assign guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load_load_fu_329_p1 = guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel;

assign icmp_ln30_fu_344_p2 = ((c == 10'd0) ? 1'b1 : 1'b0);

assign ret_1_fu_374_p3 = {{tmp_fu_364_p4}, {din}};

assign ret_2_fu_472_p3 = {{din_read_reg_597}, {trunc_ln674_2_fu_468_p1}};

assign ret_3_fu_489_p3 = {{tmp_2_fu_479_p4}, {din_read_reg_597}};

assign ret_4_fu_496_p3 = ((buff0_cnt_V[0:0] == 1'b1) ? ret_2_fu_472_p3 : ret_3_fu_489_p3);

assign ret_fu_392_p3 = {{din}, {trunc_ln674_fu_388_p1}};

assign select_ln37_fu_559_p3 = ((empty_20_reg_270[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_tmp_4_reg_292 : ap_phi_mux_tmp_5_phi_fu_304_p4);

assign select_ln38_fu_567_p3 = ((empty_20_reg_270[0:0] == 1'b1) ? ap_phi_mux_tmp_5_phi_fu_304_p4 : ap_phi_reg_pp0_iter2_tmp_4_reg_292);

assign tmp_2_fu_479_p4 = {{buff0_write_data_V[15:8]}};

assign tmp_fu_364_p4 = {{buff1_write_data_V[15:8]}};

assign trunc_ln674_1_fu_435_p1 = buff1_ram_V_q0[7:0];

assign trunc_ln674_2_fu_468_p1 = buff0_write_data_V[7:0];

assign trunc_ln674_3_fu_539_p1 = buff0_ram_V_q0[7:0];

assign trunc_ln674_fu_388_p1 = buff1_write_data_V[7:0];

assign xor_ln885_1_fu_521_p2 = (buff0_cnt_V ^ 1'd1);

assign xor_ln885_2_fu_354_p2 = (ap_phi_mux_empty_phi_fu_117_p4 ^ 1'd1);

assign xor_ln885_fu_417_p2 = (buff1_cnt_V ^ 1'd1);

assign zext_ln52_1_fu_511_p1 = grp_fu_320_p4;

assign zext_ln52_fu_412_p1 = grp_fu_310_p4;

assign zext_ln56_2_fu_516_p1 = grp_fu_320_p4;

assign zext_ln56_fu_407_p1 = grp_fu_310_p4;

endmodule //window_avg_buff
