// Seed: 209769573
module module_0 (
    output wand id_0,
    output uwire id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    input wand id_7,
    input tri id_8
);
  wire id_10;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd75
) (
    output wor id_0,
    input supply0 _id_1,
    output logic id_2,
    output wire id_3,
    input wor id_4,
    output wand id_5,
    output wire id_6,
    output wor id_7,
    input wire id_8,
    output wor id_9
);
  logic id_11;
  ;
  wire id_12;
  assign id_6 = -1;
  wire [-1 : id_1] id_13;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_8,
      id_8,
      id_4,
      id_4,
      id_5,
      id_8,
      id_4
  );
  assign id_2 = 1;
  always id_2 <= id_13;
endmodule
