INF	INF	INF	INF	INF	alignment-faults
0.988	1.022	1.016	1.023	1.028	branches
1.022	1.034	1.023	0.991	0.999	branch-misses
1.035	1.012	1.006	0.970	0.972	branch-miss-pct
1.000	1.000	1.000	1.000	1.000	bus-cycles
1.115	1.092	1.092	1.168	1.231	cache-misses
1.111	1.074	1.086	1.155	1.169	cache-miss-pct
1.004	1.017	1.006	1.012	1.053	cache-references
1.017	1.002	1.036	0.985	1.034	context-switches
1.005	1.025	1.024	1.017	1.019	cycles
0.947	1.042	1.000	0.980	1.006	dTLB-load-misses
0.955	0.995	0.960	0.895	0.919	dTLB-load-miss-pct
0.992	1.047	1.042	1.095	1.094	dTLB-loads
1.000	1.000	1.000	1.000	1.000	dTLB-store-misses
1.000	1.000	1.000	1.000	1.000	dTLB-stores
1.035	0.968	0.901	1.046	1.169	faults
1.000	1.000	0.999	1.001	1.000	GHz
0.988	1.028	1.022	1.029	1.034	instructions
0.989	1.000	1.000	1.011	1.011	ipc
1.125	0.979	1.050	1.087	1.131	iTLB-load-misses
1.232	0.898	1.041	1.091	1.163	iTLB-load-miss-pct
0.913	1.090	1.008	0.997	0.972	iTLB-loads
0.947	1.044	0.992	1.050	0.994	L1-dcache-load-misses
0.987	1.020	1.029	0.980	0.971	L1-dcache-load-miss-pct
0.960	1.023	0.965	1.070	1.023	L1-dcache-loads
1.000	1.000	1.000	1.000	1.000	L1-dcache-stores
1.065	1.033	1.130	1.054	1.109	L1-icache-load-miss-pct
0.969	1.031	0.996	0.998	0.992	L1-icache-loads
1.033	1.063	1.125	1.048	1.099	L1-icache-loads-misses
1.000	1.000	1.000	1.000	1.000	LLC-load-misses
1.000	1.000	1.000	1.000	1.000	LLC-loads
1.000	1.000	1.000	1.000	1.000	LLC-prefetches
1.000	1.000	1.000	1.000	1.000	LLC-store-misses
1.000	1.000	1.000	1.000	1.000	LLC-stores
0.000	1.145	2.841	0.000	0.000	major-faults
0.900	1.019	1.092	0.979	0.912	migratons
1.048	0.966	0.878	1.059	1.183	minor-faults
1.003	1.005	0.987	0.998	0.997	stalled-cycles-backend
1.032	0.967	1.020	0.935	0.985	stalled-cycles-frontend
