// Seed: 1187690726
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output id_9
    , id_14,
    output id_10
    , id_15,
    output id_11,
    input id_12,
    input id_13
);
  logic id_16, id_17;
  always @(negedge 1) begin
    SystemTFIdentifier;
  end
  logic id_18;
  assign id_11 = 1 || id_6;
  logic id_19;
  type_26 id_20 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1'h0),
      .id_5(1),
      .id_6(1),
      .id_7(1'b0),
      .id_8(1),
      .id_9("")
  );
  assign id_10[1] = id_17;
endmodule
