$date
	Tue May 11 16:51:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! \$1 $end
$var wire 1 " \$11 $end
$var wire 1 # \$13 $end
$var wire 1 $ \$19 $end
$var wire 1 % \$21 $end
$var wire 1 & \$23 $end
$var wire 1 ' \$25 $end
$var wire 1 ( \$27 $end
$var wire 1 ) \$29 $end
$var wire 1 * \$3 $end
$var wire 1 + \$5 $end
$var wire 1 , \$7 $end
$var wire 1 - \$9 $end
$var wire 5 . a__data [4:0] $end
$var wire 1 / a__ready $end
$var wire 1 0 a__valid $end
$var wire 5 1 b__data [4:0] $end
$var wire 1 2 b__ready $end
$var wire 1 3 b__valid $end
$var wire 1 4 clk $end
$var wire 1 5 r__ready $end
$var wire 1 6 rst $end
$var wire 6 7 \$16 [5:0] $end
$var wire 10 8 \$15 [9:0] $end
$var reg 1 9 initial $end
$var reg 10 : r__data [9:0] $end
$var reg 10 ; \r__data$next [9:0] $end
$var reg 1 < r__valid $end
$var reg 1 = \r__valid$next $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
0<
b0 ;
b0 :
09
b0xxxxxx 8
bx 7
16
z5
14
z3
12
bz 1
z0
1/
bz .
x-
x,
x+
x*
1)
0(
1'
1&
0%
1$
x#
x"
0!
$end
#1000
04
#2000
b100001 ;
1=
1#
1,
1-
1*
1"
1+
06
10
b100001 8
b100001 7
b111 .
13
b11010 1
15
14
#3000
04
#4000
b10011 ;
b1011 .
b10011 8
b10011 7
b1000 1
1=
1(
0'
1%
0$
1!
b100001 :
1<
14
#5000
04
#6000
b11011 ;
b1001 .
b11011 8
b11011 7
b10010 1
b10011 :
14
#7000
04
#8000
b1110 ;
b1110 .
b1110 8
b1110 7
b0 1
b11011 :
14
#9000
04
#10000
b110111 ;
b11011 .
b110111 8
b110111 7
b11100 1
b1110 :
14
#11000
04
#12000
0=
0#
0,
0-
0*
0"
0+
00
03
b110111 :
14
#13000
04
#14000
0(
1'
0%
1$
0!
0<
14
#14001
