memory-map:
  name: ram2
  description: Ram 2
  bus: wb-32-be
  x-wbgen:
    hdl_entity: ram2
  schema-version:
    core: 2.0.0
    x-conversions: 1.0.0
    x-driver-edge: 1.0.0
    x-enums: 1.0.0
    x-fesa: 2.0.0
    x-gena: 2.0.0
    x-hdl: 1.0.0
    x-map-info: 1.0.0
    x-wbgen: 1.0.0
  children:
  - memory:
      name: ch1
      description: Channel 1
      address: 0x0
      memsize: 8192
      x-wbgen:
        access_dev: READ_ONLY
        kind: ram
      children:
      - reg:
          name: data
          width: 32
          access: rw
  - memory:
      name: ch2
      description: Channel 2
      address: 0x2000
      memsize: 4096
      x-wbgen:
        access_dev: READ_ONLY
        kind: ram
      children:
      - reg:
          name: data
          width: 32
          access: rw
  - memory:
      name: ch3
      description: Channel 3
      address: 0x4000
      memsize: 4096
      x-wbgen:
        access_dev: READ_ONLY
        kind: ram
      children:
      - reg:
          name: data
          width: 32
          access: rw
