

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_85_1'
================================================================
* Date:           Thu Aug 15 12:42:58 2024

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.152 us|  0.152 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_1  |       36|       36|        13|          1|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    16|        -|        -|    -|
|Expression           |        -|     -|        0|      180|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      235|      150|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1192|    -|
|Register             |        -|     -|     1201|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|     1436|     1586|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+-----+-----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+---------------------+---------+----+-----+-----+-----+
    |urem_9ns_7ns_6_13_1_U1504  |urem_9ns_7ns_6_13_1  |        0|   0|  235|  150|    0|
    +---------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                      |                     |        0|   0|  235|  150|    0|
    +---------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------+-------------------------+-----------+
    |            Instance           |          Module         | Expression|
    +-------------------------------+-------------------------+-----------+
    |mul_mul_9ns_10ns_19_4_1_U1505  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1506  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1507  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1508  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1509  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1510  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1511  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1512  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1513  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1514  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1515  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1516  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1517  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1518  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1519  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1520  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    +-------------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln85_1_fu_1118_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln85_fu_1136_p2                 |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_condition_718                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln85_fu_1112_p2                |      icmp|   0|  0|   9|           5|           4|
    |or_ln100_fu_1254_p2                 |        or|   0|  0|   9|           9|           4|
    |or_ln101_fu_1263_p2                 |        or|   0|  0|   9|           9|           4|
    |or_ln102_fu_1272_p2                 |        or|   0|  0|   9|           9|           4|
    |or_ln103_fu_1281_p2                 |        or|   0|  0|   9|           9|           4|
    |or_ln89_fu_1155_p2                  |        or|   0|  0|   9|           9|           1|
    |or_ln90_fu_1164_p2                  |        or|   0|  0|   9|           9|           2|
    |or_ln91_fu_1173_p2                  |        or|   0|  0|   9|           9|           2|
    |or_ln92_fu_1182_p2                  |        or|   0|  0|   9|           9|           3|
    |or_ln93_fu_1191_p2                  |        or|   0|  0|   9|           9|           3|
    |or_ln94_fu_1200_p2                  |        or|   0|  0|   9|           9|           3|
    |or_ln95_fu_1209_p2                  |        or|   0|  0|   9|           9|           3|
    |or_ln96_fu_1218_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln97_fu_1227_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln98_fu_1236_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln99_fu_1245_p2                  |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 180|         158|          64|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i0_load        |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_1      |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar33_load  |   9|          2|    5|         10|
    |i0_fu_236                       |   9|          2|    9|         18|
    |indvar33_fu_240                 |   9|          2|    5|         10|
    |kernel_u2_blk_n_R               |   9|          2|    1|          2|
    |u2_0_address0                   |  14|          3|    4|         12|
    |u2_0_d0                         |  14|          3|   64|        192|
    |u2_10_address0                  |  14|          3|    4|         12|
    |u2_10_d0                        |  14|          3|   64|        192|
    |u2_11_address0                  |  14|          3|    4|         12|
    |u2_11_d0                        |  14|          3|   64|        192|
    |u2_12_address0                  |  14|          3|    4|         12|
    |u2_12_d0                        |  14|          3|   64|        192|
    |u2_13_address0                  |  14|          3|    4|         12|
    |u2_13_d0                        |  14|          3|   64|        192|
    |u2_14_address0                  |  14|          3|    4|         12|
    |u2_14_d0                        |  14|          3|   64|        192|
    |u2_15_address0                  |  14|          3|    4|         12|
    |u2_15_d0                        |  14|          3|   64|        192|
    |u2_16_address0                  |  14|          3|    4|         12|
    |u2_16_d0                        |  14|          3|   64|        192|
    |u2_17_address0                  |  14|          3|    4|         12|
    |u2_17_d0                        |  14|          3|   64|        192|
    |u2_18_address0                  |  14|          3|    4|         12|
    |u2_18_d0                        |  14|          3|   64|        192|
    |u2_19_address0                  |  14|          3|    4|         12|
    |u2_19_d0                        |  14|          3|   64|        192|
    |u2_1_address0                   |  14|          3|    4|         12|
    |u2_1_d0                         |  14|          3|   64|        192|
    |u2_20_address0                  |  14|          3|    4|         12|
    |u2_20_d0                        |  14|          3|   64|        192|
    |u2_21_address0                  |  14|          3|    4|         12|
    |u2_21_d0                        |  14|          3|   64|        192|
    |u2_22_address0                  |  14|          3|    4|         12|
    |u2_22_d0                        |  14|          3|   64|        192|
    |u2_23_address0                  |  14|          3|    4|         12|
    |u2_23_d0                        |  14|          3|   64|        192|
    |u2_24_address0                  |  14|          3|    4|         12|
    |u2_24_d0                        |  14|          3|   64|        192|
    |u2_25_address0                  |  14|          3|    4|         12|
    |u2_25_d0                        |  14|          3|   64|        192|
    |u2_26_address0                  |  14|          3|    4|         12|
    |u2_26_d0                        |  14|          3|   64|        192|
    |u2_27_address0                  |  14|          3|    4|         12|
    |u2_27_d0                        |  14|          3|   64|        192|
    |u2_28_address0                  |  14|          3|    4|         12|
    |u2_28_d0                        |  14|          3|   64|        192|
    |u2_29_address0                  |  14|          3|    4|         12|
    |u2_29_d0                        |  14|          3|   64|        192|
    |u2_2_address0                   |  14|          3|    4|         12|
    |u2_2_d0                         |  14|          3|   64|        192|
    |u2_30_address0                  |  14|          3|    4|         12|
    |u2_30_d0                        |  14|          3|   64|        192|
    |u2_31_address0                  |  14|          3|    4|         12|
    |u2_31_d0                        |  14|          3|   64|        192|
    |u2_32_address0                  |  14|          3|    4|         12|
    |u2_32_d0                        |  14|          3|   64|        192|
    |u2_33_address0                  |  14|          3|    4|         12|
    |u2_33_d0                        |  14|          3|   64|        192|
    |u2_34_address0                  |  14|          3|    4|         12|
    |u2_34_d0                        |  14|          3|   64|        192|
    |u2_35_address0                  |  14|          3|    4|         12|
    |u2_35_d0                        |  14|          3|   64|        192|
    |u2_36_address0                  |  14|          3|    4|         12|
    |u2_36_d0                        |  14|          3|   64|        192|
    |u2_37_address0                  |  14|          3|    4|         12|
    |u2_37_d0                        |  14|          3|   64|        192|
    |u2_38_address0                  |  14|          3|    4|         12|
    |u2_38_d0                        |  14|          3|   64|        192|
    |u2_39_address0                  |  14|          3|    4|         12|
    |u2_39_d0                        |  14|          3|   64|        192|
    |u2_3_address0                   |  14|          3|    4|         12|
    |u2_3_d0                         |  14|          3|   64|        192|
    |u2_4_address0                   |  14|          3|    4|         12|
    |u2_4_d0                         |  14|          3|   64|        192|
    |u2_5_address0                   |  14|          3|    4|         12|
    |u2_5_d0                         |  14|          3|   64|        192|
    |u2_6_address0                   |  14|          3|    4|         12|
    |u2_6_d0                         |  14|          3|   64|        192|
    |u2_7_address0                   |  14|          3|    4|         12|
    |u2_7_d0                         |  14|          3|   64|        192|
    |u2_8_address0                   |  14|          3|    4|         12|
    |u2_8_d0                         |  14|          3|   64|        192|
    |u2_9_address0                   |  14|          3|    4|         12|
    |u2_9_d0                         |  14|          3|   64|        192|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |1192|        256| 2760|       8240|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i0_fu_236                          |   9|   0|    9|          0|
    |i0_load_reg_2006                   |   9|   0|    9|          0|
    |icmp_ln85_reg_2002                 |   1|   0|    1|          0|
    |indvar33_fu_240                    |   5|   0|    5|          0|
    |trunc_ln87_10_reg_2162             |  64|   0|   64|          0|
    |trunc_ln87_11_reg_2167             |  64|   0|   64|          0|
    |trunc_ln87_12_reg_2172             |  64|   0|   64|          0|
    |trunc_ln87_13_reg_2177             |  64|   0|   64|          0|
    |trunc_ln87_14_reg_2182             |  64|   0|   64|          0|
    |trunc_ln87_1_reg_2112              |  64|   0|   64|          0|
    |trunc_ln87_2_reg_2117              |  64|   0|   64|          0|
    |trunc_ln87_3_reg_2122              |  64|   0|   64|          0|
    |trunc_ln87_4_reg_2127              |  64|   0|   64|          0|
    |trunc_ln87_5_reg_2132              |  64|   0|   64|          0|
    |trunc_ln87_6_reg_2137              |  64|   0|   64|          0|
    |trunc_ln87_7_reg_2142              |  64|   0|   64|          0|
    |trunc_ln87_8_reg_2147              |  64|   0|   64|          0|
    |trunc_ln87_9_reg_2152              |  64|   0|   64|          0|
    |trunc_ln87_reg_2107                |  64|   0|   64|          0|
    |trunc_ln87_s_reg_2157              |  64|   0|   64|          0|
    |i0_load_reg_2006                   |  64|  32|    9|          0|
    |icmp_ln85_reg_2002                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1201|  64| 1083|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk                    |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_rst                    |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_start                  |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_done                   |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_idle                   |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_ready                  |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_85_1|  return value|
|m_axi_kernel_u2_AWVALID   |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWREADY   |   in|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWADDR    |  out|    64|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWID      |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWLEN     |  out|    32|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWSIZE    |  out|     3|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWBURST   |  out|     2|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWLOCK    |  out|     2|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWCACHE   |  out|     4|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWPROT    |  out|     3|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWQOS     |  out|     4|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWREGION  |  out|     4|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_AWUSER    |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_WVALID    |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_WREADY    |   in|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_WDATA     |  out|  1024|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_WSTRB     |  out|   128|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_WLAST     |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_WID       |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_WUSER     |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARVALID   |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARREADY   |   in|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARADDR    |  out|    64|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARID      |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARLEN     |  out|    32|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARSIZE    |  out|     3|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARBURST   |  out|     2|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARLOCK    |  out|     2|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARCACHE   |  out|     4|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARPROT    |  out|     3|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARQOS     |  out|     4|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARREGION  |  out|     4|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_ARUSER    |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_RVALID    |   in|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_RREADY    |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_RDATA     |   in|  1024|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_RLAST     |   in|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_RID       |   in|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_RUSER     |   in|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_RRESP     |   in|     2|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_BVALID    |   in|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_BREADY    |  out|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_BRESP     |   in|     2|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_BID       |   in|     1|       m_axi|                            kernel_u2|       pointer|
|m_axi_kernel_u2_BUSER     |   in|     1|       m_axi|                            kernel_u2|       pointer|
|sext_ln85                 |   in|    57|     ap_none|                            sext_ln85|        scalar|
|u2_0_address0             |  out|     4|   ap_memory|                                 u2_0|         array|
|u2_0_ce0                  |  out|     1|   ap_memory|                                 u2_0|         array|
|u2_0_we0                  |  out|     1|   ap_memory|                                 u2_0|         array|
|u2_0_d0                   |  out|    64|   ap_memory|                                 u2_0|         array|
|u2_8_address0             |  out|     4|   ap_memory|                                 u2_8|         array|
|u2_8_ce0                  |  out|     1|   ap_memory|                                 u2_8|         array|
|u2_8_we0                  |  out|     1|   ap_memory|                                 u2_8|         array|
|u2_8_d0                   |  out|    64|   ap_memory|                                 u2_8|         array|
|u2_16_address0            |  out|     4|   ap_memory|                                u2_16|         array|
|u2_16_ce0                 |  out|     1|   ap_memory|                                u2_16|         array|
|u2_16_we0                 |  out|     1|   ap_memory|                                u2_16|         array|
|u2_16_d0                  |  out|    64|   ap_memory|                                u2_16|         array|
|u2_24_address0            |  out|     4|   ap_memory|                                u2_24|         array|
|u2_24_ce0                 |  out|     1|   ap_memory|                                u2_24|         array|
|u2_24_we0                 |  out|     1|   ap_memory|                                u2_24|         array|
|u2_24_d0                  |  out|    64|   ap_memory|                                u2_24|         array|
|u2_32_address0            |  out|     4|   ap_memory|                                u2_32|         array|
|u2_32_ce0                 |  out|     1|   ap_memory|                                u2_32|         array|
|u2_32_we0                 |  out|     1|   ap_memory|                                u2_32|         array|
|u2_32_d0                  |  out|    64|   ap_memory|                                u2_32|         array|
|u2_1_address0             |  out|     4|   ap_memory|                                 u2_1|         array|
|u2_1_ce0                  |  out|     1|   ap_memory|                                 u2_1|         array|
|u2_1_we0                  |  out|     1|   ap_memory|                                 u2_1|         array|
|u2_1_d0                   |  out|    64|   ap_memory|                                 u2_1|         array|
|u2_9_address0             |  out|     4|   ap_memory|                                 u2_9|         array|
|u2_9_ce0                  |  out|     1|   ap_memory|                                 u2_9|         array|
|u2_9_we0                  |  out|     1|   ap_memory|                                 u2_9|         array|
|u2_9_d0                   |  out|    64|   ap_memory|                                 u2_9|         array|
|u2_17_address0            |  out|     4|   ap_memory|                                u2_17|         array|
|u2_17_ce0                 |  out|     1|   ap_memory|                                u2_17|         array|
|u2_17_we0                 |  out|     1|   ap_memory|                                u2_17|         array|
|u2_17_d0                  |  out|    64|   ap_memory|                                u2_17|         array|
|u2_25_address0            |  out|     4|   ap_memory|                                u2_25|         array|
|u2_25_ce0                 |  out|     1|   ap_memory|                                u2_25|         array|
|u2_25_we0                 |  out|     1|   ap_memory|                                u2_25|         array|
|u2_25_d0                  |  out|    64|   ap_memory|                                u2_25|         array|
|u2_33_address0            |  out|     4|   ap_memory|                                u2_33|         array|
|u2_33_ce0                 |  out|     1|   ap_memory|                                u2_33|         array|
|u2_33_we0                 |  out|     1|   ap_memory|                                u2_33|         array|
|u2_33_d0                  |  out|    64|   ap_memory|                                u2_33|         array|
|u2_2_address0             |  out|     4|   ap_memory|                                 u2_2|         array|
|u2_2_ce0                  |  out|     1|   ap_memory|                                 u2_2|         array|
|u2_2_we0                  |  out|     1|   ap_memory|                                 u2_2|         array|
|u2_2_d0                   |  out|    64|   ap_memory|                                 u2_2|         array|
|u2_10_address0            |  out|     4|   ap_memory|                                u2_10|         array|
|u2_10_ce0                 |  out|     1|   ap_memory|                                u2_10|         array|
|u2_10_we0                 |  out|     1|   ap_memory|                                u2_10|         array|
|u2_10_d0                  |  out|    64|   ap_memory|                                u2_10|         array|
|u2_18_address0            |  out|     4|   ap_memory|                                u2_18|         array|
|u2_18_ce0                 |  out|     1|   ap_memory|                                u2_18|         array|
|u2_18_we0                 |  out|     1|   ap_memory|                                u2_18|         array|
|u2_18_d0                  |  out|    64|   ap_memory|                                u2_18|         array|
|u2_26_address0            |  out|     4|   ap_memory|                                u2_26|         array|
|u2_26_ce0                 |  out|     1|   ap_memory|                                u2_26|         array|
|u2_26_we0                 |  out|     1|   ap_memory|                                u2_26|         array|
|u2_26_d0                  |  out|    64|   ap_memory|                                u2_26|         array|
|u2_34_address0            |  out|     4|   ap_memory|                                u2_34|         array|
|u2_34_ce0                 |  out|     1|   ap_memory|                                u2_34|         array|
|u2_34_we0                 |  out|     1|   ap_memory|                                u2_34|         array|
|u2_34_d0                  |  out|    64|   ap_memory|                                u2_34|         array|
|u2_3_address0             |  out|     4|   ap_memory|                                 u2_3|         array|
|u2_3_ce0                  |  out|     1|   ap_memory|                                 u2_3|         array|
|u2_3_we0                  |  out|     1|   ap_memory|                                 u2_3|         array|
|u2_3_d0                   |  out|    64|   ap_memory|                                 u2_3|         array|
|u2_11_address0            |  out|     4|   ap_memory|                                u2_11|         array|
|u2_11_ce0                 |  out|     1|   ap_memory|                                u2_11|         array|
|u2_11_we0                 |  out|     1|   ap_memory|                                u2_11|         array|
|u2_11_d0                  |  out|    64|   ap_memory|                                u2_11|         array|
|u2_19_address0            |  out|     4|   ap_memory|                                u2_19|         array|
|u2_19_ce0                 |  out|     1|   ap_memory|                                u2_19|         array|
|u2_19_we0                 |  out|     1|   ap_memory|                                u2_19|         array|
|u2_19_d0                  |  out|    64|   ap_memory|                                u2_19|         array|
|u2_27_address0            |  out|     4|   ap_memory|                                u2_27|         array|
|u2_27_ce0                 |  out|     1|   ap_memory|                                u2_27|         array|
|u2_27_we0                 |  out|     1|   ap_memory|                                u2_27|         array|
|u2_27_d0                  |  out|    64|   ap_memory|                                u2_27|         array|
|u2_35_address0            |  out|     4|   ap_memory|                                u2_35|         array|
|u2_35_ce0                 |  out|     1|   ap_memory|                                u2_35|         array|
|u2_35_we0                 |  out|     1|   ap_memory|                                u2_35|         array|
|u2_35_d0                  |  out|    64|   ap_memory|                                u2_35|         array|
|u2_4_address0             |  out|     4|   ap_memory|                                 u2_4|         array|
|u2_4_ce0                  |  out|     1|   ap_memory|                                 u2_4|         array|
|u2_4_we0                  |  out|     1|   ap_memory|                                 u2_4|         array|
|u2_4_d0                   |  out|    64|   ap_memory|                                 u2_4|         array|
|u2_12_address0            |  out|     4|   ap_memory|                                u2_12|         array|
|u2_12_ce0                 |  out|     1|   ap_memory|                                u2_12|         array|
|u2_12_we0                 |  out|     1|   ap_memory|                                u2_12|         array|
|u2_12_d0                  |  out|    64|   ap_memory|                                u2_12|         array|
|u2_20_address0            |  out|     4|   ap_memory|                                u2_20|         array|
|u2_20_ce0                 |  out|     1|   ap_memory|                                u2_20|         array|
|u2_20_we0                 |  out|     1|   ap_memory|                                u2_20|         array|
|u2_20_d0                  |  out|    64|   ap_memory|                                u2_20|         array|
|u2_28_address0            |  out|     4|   ap_memory|                                u2_28|         array|
|u2_28_ce0                 |  out|     1|   ap_memory|                                u2_28|         array|
|u2_28_we0                 |  out|     1|   ap_memory|                                u2_28|         array|
|u2_28_d0                  |  out|    64|   ap_memory|                                u2_28|         array|
|u2_36_address0            |  out|     4|   ap_memory|                                u2_36|         array|
|u2_36_ce0                 |  out|     1|   ap_memory|                                u2_36|         array|
|u2_36_we0                 |  out|     1|   ap_memory|                                u2_36|         array|
|u2_36_d0                  |  out|    64|   ap_memory|                                u2_36|         array|
|u2_5_address0             |  out|     4|   ap_memory|                                 u2_5|         array|
|u2_5_ce0                  |  out|     1|   ap_memory|                                 u2_5|         array|
|u2_5_we0                  |  out|     1|   ap_memory|                                 u2_5|         array|
|u2_5_d0                   |  out|    64|   ap_memory|                                 u2_5|         array|
|u2_13_address0            |  out|     4|   ap_memory|                                u2_13|         array|
|u2_13_ce0                 |  out|     1|   ap_memory|                                u2_13|         array|
|u2_13_we0                 |  out|     1|   ap_memory|                                u2_13|         array|
|u2_13_d0                  |  out|    64|   ap_memory|                                u2_13|         array|
|u2_21_address0            |  out|     4|   ap_memory|                                u2_21|         array|
|u2_21_ce0                 |  out|     1|   ap_memory|                                u2_21|         array|
|u2_21_we0                 |  out|     1|   ap_memory|                                u2_21|         array|
|u2_21_d0                  |  out|    64|   ap_memory|                                u2_21|         array|
|u2_29_address0            |  out|     4|   ap_memory|                                u2_29|         array|
|u2_29_ce0                 |  out|     1|   ap_memory|                                u2_29|         array|
|u2_29_we0                 |  out|     1|   ap_memory|                                u2_29|         array|
|u2_29_d0                  |  out|    64|   ap_memory|                                u2_29|         array|
|u2_37_address0            |  out|     4|   ap_memory|                                u2_37|         array|
|u2_37_ce0                 |  out|     1|   ap_memory|                                u2_37|         array|
|u2_37_we0                 |  out|     1|   ap_memory|                                u2_37|         array|
|u2_37_d0                  |  out|    64|   ap_memory|                                u2_37|         array|
|u2_6_address0             |  out|     4|   ap_memory|                                 u2_6|         array|
|u2_6_ce0                  |  out|     1|   ap_memory|                                 u2_6|         array|
|u2_6_we0                  |  out|     1|   ap_memory|                                 u2_6|         array|
|u2_6_d0                   |  out|    64|   ap_memory|                                 u2_6|         array|
|u2_14_address0            |  out|     4|   ap_memory|                                u2_14|         array|
|u2_14_ce0                 |  out|     1|   ap_memory|                                u2_14|         array|
|u2_14_we0                 |  out|     1|   ap_memory|                                u2_14|         array|
|u2_14_d0                  |  out|    64|   ap_memory|                                u2_14|         array|
|u2_22_address0            |  out|     4|   ap_memory|                                u2_22|         array|
|u2_22_ce0                 |  out|     1|   ap_memory|                                u2_22|         array|
|u2_22_we0                 |  out|     1|   ap_memory|                                u2_22|         array|
|u2_22_d0                  |  out|    64|   ap_memory|                                u2_22|         array|
|u2_30_address0            |  out|     4|   ap_memory|                                u2_30|         array|
|u2_30_ce0                 |  out|     1|   ap_memory|                                u2_30|         array|
|u2_30_we0                 |  out|     1|   ap_memory|                                u2_30|         array|
|u2_30_d0                  |  out|    64|   ap_memory|                                u2_30|         array|
|u2_38_address0            |  out|     4|   ap_memory|                                u2_38|         array|
|u2_38_ce0                 |  out|     1|   ap_memory|                                u2_38|         array|
|u2_38_we0                 |  out|     1|   ap_memory|                                u2_38|         array|
|u2_38_d0                  |  out|    64|   ap_memory|                                u2_38|         array|
|u2_7_address0             |  out|     4|   ap_memory|                                 u2_7|         array|
|u2_7_ce0                  |  out|     1|   ap_memory|                                 u2_7|         array|
|u2_7_we0                  |  out|     1|   ap_memory|                                 u2_7|         array|
|u2_7_d0                   |  out|    64|   ap_memory|                                 u2_7|         array|
|u2_15_address0            |  out|     4|   ap_memory|                                u2_15|         array|
|u2_15_ce0                 |  out|     1|   ap_memory|                                u2_15|         array|
|u2_15_we0                 |  out|     1|   ap_memory|                                u2_15|         array|
|u2_15_d0                  |  out|    64|   ap_memory|                                u2_15|         array|
|u2_23_address0            |  out|     4|   ap_memory|                                u2_23|         array|
|u2_23_ce0                 |  out|     1|   ap_memory|                                u2_23|         array|
|u2_23_we0                 |  out|     1|   ap_memory|                                u2_23|         array|
|u2_23_d0                  |  out|    64|   ap_memory|                                u2_23|         array|
|u2_31_address0            |  out|     4|   ap_memory|                                u2_31|         array|
|u2_31_ce0                 |  out|     1|   ap_memory|                                u2_31|         array|
|u2_31_we0                 |  out|     1|   ap_memory|                                u2_31|         array|
|u2_31_d0                  |  out|    64|   ap_memory|                                u2_31|         array|
|u2_39_address0            |  out|     4|   ap_memory|                                u2_39|         array|
|u2_39_ce0                 |  out|     1|   ap_memory|                                u2_39|         array|
|u2_39_we0                 |  out|     1|   ap_memory|                                u2_39|         array|
|u2_39_d0                  |  out|    64|   ap_memory|                                u2_39|         array|
+--------------------------+-----+------+------------+-------------------------------------+--------------+

