INFO: [VRFC 10-163] Analyzing VHDL file "C:/hdl_projects/idelay_s7/idelay_s7.srcs/sim_1/new/tb_idelay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_idelay'
