#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Nov 25 16:39:22 2016
# Process ID: 2080
# Log file: F:/thujiyuan/pop_cpu/planAhead_run_4/planAhead.log
# Journal file: F:/thujiyuan/pop_cpu/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/thujiyuan/pop_cpu/pa.fromNetlist.tcl
# create_project -name pop_cpu -dir "F:/thujiyuan/pop_cpu/planAhead_run_4" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/thujiyuan/pop_cpu/pop_cpu.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/thujiyuan/pop_cpu} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "pop_cpu.ucf" [current_fileset -constrset]
Adding file 'F:/thujiyuan/pop_cpu/pop_cpu.ucf' to fileset 'constrs_1'
# add_files [list {pop_cpu.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pop_cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to pop_cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus al/rst_shift0003<10 : 0> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus al/rst_shift0004<15 : 7> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus idexe/outExtend<15 : 0> on block pop_cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus idexe/outExtend_mux0002<15 : 0> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus idexe/tempExtend<15 : 0> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ifidr/outInst<15 : 0> on block pop_cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ifidr/outInst_mux0004<15 : 0> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ifidr/tempInst<15 : 0> on block pop_cpu
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file pop_cpu.edif ...
ngc2edif: Total memory usage is 84348 kilobytes

Parsing EDIF File [./planAhead_run_4/pop_cpu.data/cache/pop_cpu_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/pop_cpu.data/cache/pop_cpu_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'pop_cpu' is not ideal for floorplanning, since the cellview 'pop_cpu' defined in file 'pop_cpu.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [F:/thujiyuan/pop_cpu/pop_cpu.ucf]
Finished Parsing UCF File [F:/thujiyuan/pop_cpu/pop_cpu.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 83c5abab
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 562.000 ; gain = 126.918
startgroup
set_property package_pin H17 [get_ports {RAM1addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {RAM1addr[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {RAM1addr[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {RAM1addr[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {RAM1addr[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {RAM1addr[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {RAM1addr[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {RAM1addr[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {RAM1addr[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {RAM1addr[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {RAM1addr[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {RAM1addr[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {RAM1addr[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {RAM1addr[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {RAM1addr[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {RAM1addr[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {RAM1addr[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {RAM1addr[0]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {RAM1data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {RAM1data[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {RAM1data[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {RAM1data[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {RAM1data[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {RAM1data[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {RAM1data[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {RAM1data[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {RAM1data[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {RAM1data[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {RAM1data[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {RAM1data[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {RAM1data[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {RAM1data[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {RAM1data[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {RAM1data[0]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {Ram2Addr[17]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {Ram2Addr[16]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {Ram2Addr[15]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {Ram2Addr[14]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {Ram2Addr[13]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {Ram2Addr[12]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {Ram2Addr[11]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {Ram2Addr[10]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {Ram2Addr[9]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {Ram2Addr[8]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {Ram2Addr[7]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {Ram2Addr[6]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {Ram2Addr[5]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {Ram2Addr[4]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {Ram2Addr[3]}]
endgroup
startgroup
set_property package_pin N18 [get_ports {Ram2Addr[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {Ram2Addr[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {Ram2Addr[0]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Ram2Data[15]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {Ram2Data[14]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {Ram2Data[13]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {Ram2Data[12]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {Ram2Data[11]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {Ram2Data[10]}]
endgroup
startgroup
set_property package_pin R10 [get_ports {Ram2Data[9]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Ram2Data[8]}]
endgroup
startgroup
set_property package_pin R12 [get_ports {Ram2Data[7]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {Ram2Data[6]}]
endgroup
startgroup
set_property package_pin R13 [get_ports {Ram2Data[5]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {Ram2Data[4]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {Ram2Data[3]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {Ram2Data[2]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {Ram2Data[1]}]
endgroup
startgroup
set_property package_pin U13 [get_ports {Ram2Data[0]}]
endgroup
startgroup
set_property package_pin U9 [get_ports clk]
endgroup
startgroup
set_property package_pin A16 [get_ports dataReady]
endgroup
startgroup
set_property package_pin M15 [get_ports RAM1EN]
endgroup
startgroup
set_property package_pin M16 [get_ports RAM1OE]
endgroup
startgroup
set_property package_pin M18 [get_ports RAM1WE]
endgroup
startgroup
set_property package_pin N10 [get_ports Ram2EN]
endgroup
startgroup
set_property package_pin R9 [get_ports Ram2OE]
endgroup
startgroup
set_property package_pin M9 [get_ports Ram2WE]
endgroup
startgroup
set_property package_pin C14 [get_ports rdn]
endgroup
startgroup
set_property package_pin N9 [get_ports tsre]
endgroup
startgroup
set_property package_pin U5 [get_ports wrn]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See F:/thujiyuan/pop_cpu\planAhead_pid2080.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 25 16:48:19 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
