{
  "module_name": "tpc4_qm_regs.h",
  "hash_id": "d0f264b0a37a9930734f7733fb31f1bea3d950ff43f1f137f66541abd8e215e7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/tpc4_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC4_QM_REGS_H_\n#define ASIC_REG_TPC4_QM_REGS_H_\n\n \n\n#define mmTPC4_QM_GLBL_CFG0                                          0xF08000\n\n#define mmTPC4_QM_GLBL_CFG1                                          0xF08004\n\n#define mmTPC4_QM_GLBL_PROT                                          0xF08008\n\n#define mmTPC4_QM_GLBL_ERR_CFG                                       0xF0800C\n\n#define mmTPC4_QM_GLBL_SECURE_PROPS_0                                0xF08010\n\n#define mmTPC4_QM_GLBL_SECURE_PROPS_1                                0xF08014\n\n#define mmTPC4_QM_GLBL_SECURE_PROPS_2                                0xF08018\n\n#define mmTPC4_QM_GLBL_SECURE_PROPS_3                                0xF0801C\n\n#define mmTPC4_QM_GLBL_SECURE_PROPS_4                                0xF08020\n\n#define mmTPC4_QM_GLBL_NON_SECURE_PROPS_0                            0xF08024\n\n#define mmTPC4_QM_GLBL_NON_SECURE_PROPS_1                            0xF08028\n\n#define mmTPC4_QM_GLBL_NON_SECURE_PROPS_2                            0xF0802C\n\n#define mmTPC4_QM_GLBL_NON_SECURE_PROPS_3                            0xF08030\n\n#define mmTPC4_QM_GLBL_NON_SECURE_PROPS_4                            0xF08034\n\n#define mmTPC4_QM_GLBL_STS0                                          0xF08038\n\n#define mmTPC4_QM_GLBL_STS1_0                                        0xF08040\n\n#define mmTPC4_QM_GLBL_STS1_1                                        0xF08044\n\n#define mmTPC4_QM_GLBL_STS1_2                                        0xF08048\n\n#define mmTPC4_QM_GLBL_STS1_3                                        0xF0804C\n\n#define mmTPC4_QM_GLBL_STS1_4                                        0xF08050\n\n#define mmTPC4_QM_GLBL_MSG_EN_0                                      0xF08054\n\n#define mmTPC4_QM_GLBL_MSG_EN_1                                      0xF08058\n\n#define mmTPC4_QM_GLBL_MSG_EN_2                                      0xF0805C\n\n#define mmTPC4_QM_GLBL_MSG_EN_3                                      0xF08060\n\n#define mmTPC4_QM_GLBL_MSG_EN_4                                      0xF08068\n\n#define mmTPC4_QM_PQ_BASE_LO_0                                       0xF08070\n\n#define mmTPC4_QM_PQ_BASE_LO_1                                       0xF08074\n\n#define mmTPC4_QM_PQ_BASE_LO_2                                       0xF08078\n\n#define mmTPC4_QM_PQ_BASE_LO_3                                       0xF0807C\n\n#define mmTPC4_QM_PQ_BASE_HI_0                                       0xF08080\n\n#define mmTPC4_QM_PQ_BASE_HI_1                                       0xF08084\n\n#define mmTPC4_QM_PQ_BASE_HI_2                                       0xF08088\n\n#define mmTPC4_QM_PQ_BASE_HI_3                                       0xF0808C\n\n#define mmTPC4_QM_PQ_SIZE_0                                          0xF08090\n\n#define mmTPC4_QM_PQ_SIZE_1                                          0xF08094\n\n#define mmTPC4_QM_PQ_SIZE_2                                          0xF08098\n\n#define mmTPC4_QM_PQ_SIZE_3                                          0xF0809C\n\n#define mmTPC4_QM_PQ_PI_0                                            0xF080A0\n\n#define mmTPC4_QM_PQ_PI_1                                            0xF080A4\n\n#define mmTPC4_QM_PQ_PI_2                                            0xF080A8\n\n#define mmTPC4_QM_PQ_PI_3                                            0xF080AC\n\n#define mmTPC4_QM_PQ_CI_0                                            0xF080B0\n\n#define mmTPC4_QM_PQ_CI_1                                            0xF080B4\n\n#define mmTPC4_QM_PQ_CI_2                                            0xF080B8\n\n#define mmTPC4_QM_PQ_CI_3                                            0xF080BC\n\n#define mmTPC4_QM_PQ_CFG0_0                                          0xF080C0\n\n#define mmTPC4_QM_PQ_CFG0_1                                          0xF080C4\n\n#define mmTPC4_QM_PQ_CFG0_2                                          0xF080C8\n\n#define mmTPC4_QM_PQ_CFG0_3                                          0xF080CC\n\n#define mmTPC4_QM_PQ_CFG1_0                                          0xF080D0\n\n#define mmTPC4_QM_PQ_CFG1_1                                          0xF080D4\n\n#define mmTPC4_QM_PQ_CFG1_2                                          0xF080D8\n\n#define mmTPC4_QM_PQ_CFG1_3                                          0xF080DC\n\n#define mmTPC4_QM_PQ_ARUSER_31_11_0                                  0xF080E0\n\n#define mmTPC4_QM_PQ_ARUSER_31_11_1                                  0xF080E4\n\n#define mmTPC4_QM_PQ_ARUSER_31_11_2                                  0xF080E8\n\n#define mmTPC4_QM_PQ_ARUSER_31_11_3                                  0xF080EC\n\n#define mmTPC4_QM_PQ_STS0_0                                          0xF080F0\n\n#define mmTPC4_QM_PQ_STS0_1                                          0xF080F4\n\n#define mmTPC4_QM_PQ_STS0_2                                          0xF080F8\n\n#define mmTPC4_QM_PQ_STS0_3                                          0xF080FC\n\n#define mmTPC4_QM_PQ_STS1_0                                          0xF08100\n\n#define mmTPC4_QM_PQ_STS1_1                                          0xF08104\n\n#define mmTPC4_QM_PQ_STS1_2                                          0xF08108\n\n#define mmTPC4_QM_PQ_STS1_3                                          0xF0810C\n\n#define mmTPC4_QM_CQ_CFG0_0                                          0xF08110\n\n#define mmTPC4_QM_CQ_CFG0_1                                          0xF08114\n\n#define mmTPC4_QM_CQ_CFG0_2                                          0xF08118\n\n#define mmTPC4_QM_CQ_CFG0_3                                          0xF0811C\n\n#define mmTPC4_QM_CQ_CFG0_4                                          0xF08120\n\n#define mmTPC4_QM_CQ_CFG1_0                                          0xF08124\n\n#define mmTPC4_QM_CQ_CFG1_1                                          0xF08128\n\n#define mmTPC4_QM_CQ_CFG1_2                                          0xF0812C\n\n#define mmTPC4_QM_CQ_CFG1_3                                          0xF08130\n\n#define mmTPC4_QM_CQ_CFG1_4                                          0xF08134\n\n#define mmTPC4_QM_CQ_ARUSER_31_11_0                                  0xF08138\n\n#define mmTPC4_QM_CQ_ARUSER_31_11_1                                  0xF0813C\n\n#define mmTPC4_QM_CQ_ARUSER_31_11_2                                  0xF08140\n\n#define mmTPC4_QM_CQ_ARUSER_31_11_3                                  0xF08144\n\n#define mmTPC4_QM_CQ_ARUSER_31_11_4                                  0xF08148\n\n#define mmTPC4_QM_CQ_STS0_0                                          0xF0814C\n\n#define mmTPC4_QM_CQ_STS0_1                                          0xF08150\n\n#define mmTPC4_QM_CQ_STS0_2                                          0xF08154\n\n#define mmTPC4_QM_CQ_STS0_3                                          0xF08158\n\n#define mmTPC4_QM_CQ_STS0_4                                          0xF0815C\n\n#define mmTPC4_QM_CQ_STS1_0                                          0xF08160\n\n#define mmTPC4_QM_CQ_STS1_1                                          0xF08164\n\n#define mmTPC4_QM_CQ_STS1_2                                          0xF08168\n\n#define mmTPC4_QM_CQ_STS1_3                                          0xF0816C\n\n#define mmTPC4_QM_CQ_STS1_4                                          0xF08170\n\n#define mmTPC4_QM_CQ_PTR_LO_0                                        0xF08174\n\n#define mmTPC4_QM_CQ_PTR_HI_0                                        0xF08178\n\n#define mmTPC4_QM_CQ_TSIZE_0                                         0xF0817C\n\n#define mmTPC4_QM_CQ_CTL_0                                           0xF08180\n\n#define mmTPC4_QM_CQ_PTR_LO_1                                        0xF08184\n\n#define mmTPC4_QM_CQ_PTR_HI_1                                        0xF08188\n\n#define mmTPC4_QM_CQ_TSIZE_1                                         0xF0818C\n\n#define mmTPC4_QM_CQ_CTL_1                                           0xF08190\n\n#define mmTPC4_QM_CQ_PTR_LO_2                                        0xF08194\n\n#define mmTPC4_QM_CQ_PTR_HI_2                                        0xF08198\n\n#define mmTPC4_QM_CQ_TSIZE_2                                         0xF0819C\n\n#define mmTPC4_QM_CQ_CTL_2                                           0xF081A0\n\n#define mmTPC4_QM_CQ_PTR_LO_3                                        0xF081A4\n\n#define mmTPC4_QM_CQ_PTR_HI_3                                        0xF081A8\n\n#define mmTPC4_QM_CQ_TSIZE_3                                         0xF081AC\n\n#define mmTPC4_QM_CQ_CTL_3                                           0xF081B0\n\n#define mmTPC4_QM_CQ_PTR_LO_4                                        0xF081B4\n\n#define mmTPC4_QM_CQ_PTR_HI_4                                        0xF081B8\n\n#define mmTPC4_QM_CQ_TSIZE_4                                         0xF081BC\n\n#define mmTPC4_QM_CQ_CTL_4                                           0xF081C0\n\n#define mmTPC4_QM_CQ_PTR_LO_STS_0                                    0xF081C4\n\n#define mmTPC4_QM_CQ_PTR_LO_STS_1                                    0xF081C8\n\n#define mmTPC4_QM_CQ_PTR_LO_STS_2                                    0xF081CC\n\n#define mmTPC4_QM_CQ_PTR_LO_STS_3                                    0xF081D0\n\n#define mmTPC4_QM_CQ_PTR_LO_STS_4                                    0xF081D4\n\n#define mmTPC4_QM_CQ_PTR_HI_STS_0                                    0xF081D8\n\n#define mmTPC4_QM_CQ_PTR_HI_STS_1                                    0xF081DC\n\n#define mmTPC4_QM_CQ_PTR_HI_STS_2                                    0xF081E0\n\n#define mmTPC4_QM_CQ_PTR_HI_STS_3                                    0xF081E4\n\n#define mmTPC4_QM_CQ_PTR_HI_STS_4                                    0xF081E8\n\n#define mmTPC4_QM_CQ_TSIZE_STS_0                                     0xF081EC\n\n#define mmTPC4_QM_CQ_TSIZE_STS_1                                     0xF081F0\n\n#define mmTPC4_QM_CQ_TSIZE_STS_2                                     0xF081F4\n\n#define mmTPC4_QM_CQ_TSIZE_STS_3                                     0xF081F8\n\n#define mmTPC4_QM_CQ_TSIZE_STS_4                                     0xF081FC\n\n#define mmTPC4_QM_CQ_CTL_STS_0                                       0xF08200\n\n#define mmTPC4_QM_CQ_CTL_STS_1                                       0xF08204\n\n#define mmTPC4_QM_CQ_CTL_STS_2                                       0xF08208\n\n#define mmTPC4_QM_CQ_CTL_STS_3                                       0xF0820C\n\n#define mmTPC4_QM_CQ_CTL_STS_4                                       0xF08210\n\n#define mmTPC4_QM_CQ_IFIFO_CNT_0                                     0xF08214\n\n#define mmTPC4_QM_CQ_IFIFO_CNT_1                                     0xF08218\n\n#define mmTPC4_QM_CQ_IFIFO_CNT_2                                     0xF0821C\n\n#define mmTPC4_QM_CQ_IFIFO_CNT_3                                     0xF08220\n\n#define mmTPC4_QM_CQ_IFIFO_CNT_4                                     0xF08224\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_LO_0                             0xF08228\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_LO_1                             0xF0822C\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_LO_2                             0xF08230\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_LO_3                             0xF08234\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_LO_4                             0xF08238\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_HI_0                             0xF0823C\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_HI_1                             0xF08240\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_HI_2                             0xF08244\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_HI_3                             0xF08248\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_HI_4                             0xF0824C\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_LO_0                             0xF08250\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_LO_1                             0xF08254\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_LO_2                             0xF08258\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_LO_3                             0xF0825C\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_LO_4                             0xF08260\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_HI_0                             0xF08264\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_HI_1                             0xF08268\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_HI_2                             0xF0826C\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_HI_3                             0xF08270\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_HI_4                             0xF08274\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_LO_0                             0xF08278\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_LO_1                             0xF0827C\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_LO_2                             0xF08280\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_LO_3                             0xF08284\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_LO_4                             0xF08288\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_HI_0                             0xF0828C\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_HI_1                             0xF08290\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_HI_2                             0xF08294\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_HI_3                             0xF08298\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_HI_4                             0xF0829C\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_LO_0                             0xF082A0\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_LO_1                             0xF082A4\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_LO_2                             0xF082A8\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_LO_3                             0xF082AC\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_LO_4                             0xF082B0\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_HI_0                             0xF082B4\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_HI_1                             0xF082B8\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_HI_2                             0xF082BC\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_HI_3                             0xF082C0\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_HI_4                             0xF082C4\n\n#define mmTPC4_QM_CP_LDMA_TSIZE_OFFSET_0                             0xF082C8\n\n#define mmTPC4_QM_CP_LDMA_TSIZE_OFFSET_1                             0xF082CC\n\n#define mmTPC4_QM_CP_LDMA_TSIZE_OFFSET_2                             0xF082D0\n\n#define mmTPC4_QM_CP_LDMA_TSIZE_OFFSET_3                             0xF082D4\n\n#define mmTPC4_QM_CP_LDMA_TSIZE_OFFSET_4                             0xF082D8\n\n#define mmTPC4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0xF082E0\n\n#define mmTPC4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0xF082E4\n\n#define mmTPC4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0xF082E8\n\n#define mmTPC4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0xF082EC\n\n#define mmTPC4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0xF082F0\n\n#define mmTPC4_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0xF082F4\n\n#define mmTPC4_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0xF082F8\n\n#define mmTPC4_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0xF082FC\n\n#define mmTPC4_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0xF08300\n\n#define mmTPC4_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0xF08304\n\n#define mmTPC4_QM_CP_FENCE0_RDATA_0                                  0xF08308\n\n#define mmTPC4_QM_CP_FENCE0_RDATA_1                                  0xF0830C\n\n#define mmTPC4_QM_CP_FENCE0_RDATA_2                                  0xF08310\n\n#define mmTPC4_QM_CP_FENCE0_RDATA_3                                  0xF08314\n\n#define mmTPC4_QM_CP_FENCE0_RDATA_4                                  0xF08318\n\n#define mmTPC4_QM_CP_FENCE1_RDATA_0                                  0xF0831C\n\n#define mmTPC4_QM_CP_FENCE1_RDATA_1                                  0xF08320\n\n#define mmTPC4_QM_CP_FENCE1_RDATA_2                                  0xF08324\n\n#define mmTPC4_QM_CP_FENCE1_RDATA_3                                  0xF08328\n\n#define mmTPC4_QM_CP_FENCE1_RDATA_4                                  0xF0832C\n\n#define mmTPC4_QM_CP_FENCE2_RDATA_0                                  0xF08330\n\n#define mmTPC4_QM_CP_FENCE2_RDATA_1                                  0xF08334\n\n#define mmTPC4_QM_CP_FENCE2_RDATA_2                                  0xF08338\n\n#define mmTPC4_QM_CP_FENCE2_RDATA_3                                  0xF0833C\n\n#define mmTPC4_QM_CP_FENCE2_RDATA_4                                  0xF08340\n\n#define mmTPC4_QM_CP_FENCE3_RDATA_0                                  0xF08344\n\n#define mmTPC4_QM_CP_FENCE3_RDATA_1                                  0xF08348\n\n#define mmTPC4_QM_CP_FENCE3_RDATA_2                                  0xF0834C\n\n#define mmTPC4_QM_CP_FENCE3_RDATA_3                                  0xF08350\n\n#define mmTPC4_QM_CP_FENCE3_RDATA_4                                  0xF08354\n\n#define mmTPC4_QM_CP_FENCE0_CNT_0                                    0xF08358\n\n#define mmTPC4_QM_CP_FENCE0_CNT_1                                    0xF0835C\n\n#define mmTPC4_QM_CP_FENCE0_CNT_2                                    0xF08360\n\n#define mmTPC4_QM_CP_FENCE0_CNT_3                                    0xF08364\n\n#define mmTPC4_QM_CP_FENCE0_CNT_4                                    0xF08368\n\n#define mmTPC4_QM_CP_FENCE1_CNT_0                                    0xF0836C\n\n#define mmTPC4_QM_CP_FENCE1_CNT_1                                    0xF08370\n\n#define mmTPC4_QM_CP_FENCE1_CNT_2                                    0xF08374\n\n#define mmTPC4_QM_CP_FENCE1_CNT_3                                    0xF08378\n\n#define mmTPC4_QM_CP_FENCE1_CNT_4                                    0xF0837C\n\n#define mmTPC4_QM_CP_FENCE2_CNT_0                                    0xF08380\n\n#define mmTPC4_QM_CP_FENCE2_CNT_1                                    0xF08384\n\n#define mmTPC4_QM_CP_FENCE2_CNT_2                                    0xF08388\n\n#define mmTPC4_QM_CP_FENCE2_CNT_3                                    0xF0838C\n\n#define mmTPC4_QM_CP_FENCE2_CNT_4                                    0xF08390\n\n#define mmTPC4_QM_CP_FENCE3_CNT_0                                    0xF08394\n\n#define mmTPC4_QM_CP_FENCE3_CNT_1                                    0xF08398\n\n#define mmTPC4_QM_CP_FENCE3_CNT_2                                    0xF0839C\n\n#define mmTPC4_QM_CP_FENCE3_CNT_3                                    0xF083A0\n\n#define mmTPC4_QM_CP_FENCE3_CNT_4                                    0xF083A4\n\n#define mmTPC4_QM_CP_STS_0                                           0xF083A8\n\n#define mmTPC4_QM_CP_STS_1                                           0xF083AC\n\n#define mmTPC4_QM_CP_STS_2                                           0xF083B0\n\n#define mmTPC4_QM_CP_STS_3                                           0xF083B4\n\n#define mmTPC4_QM_CP_STS_4                                           0xF083B8\n\n#define mmTPC4_QM_CP_CURRENT_INST_LO_0                               0xF083BC\n\n#define mmTPC4_QM_CP_CURRENT_INST_LO_1                               0xF083C0\n\n#define mmTPC4_QM_CP_CURRENT_INST_LO_2                               0xF083C4\n\n#define mmTPC4_QM_CP_CURRENT_INST_LO_3                               0xF083C8\n\n#define mmTPC4_QM_CP_CURRENT_INST_LO_4                               0xF083CC\n\n#define mmTPC4_QM_CP_CURRENT_INST_HI_0                               0xF083D0\n\n#define mmTPC4_QM_CP_CURRENT_INST_HI_1                               0xF083D4\n\n#define mmTPC4_QM_CP_CURRENT_INST_HI_2                               0xF083D8\n\n#define mmTPC4_QM_CP_CURRENT_INST_HI_3                               0xF083DC\n\n#define mmTPC4_QM_CP_CURRENT_INST_HI_4                               0xF083E0\n\n#define mmTPC4_QM_CP_BARRIER_CFG_0                                   0xF083F4\n\n#define mmTPC4_QM_CP_BARRIER_CFG_1                                   0xF083F8\n\n#define mmTPC4_QM_CP_BARRIER_CFG_2                                   0xF083FC\n\n#define mmTPC4_QM_CP_BARRIER_CFG_3                                   0xF08400\n\n#define mmTPC4_QM_CP_BARRIER_CFG_4                                   0xF08404\n\n#define mmTPC4_QM_CP_DBG_0_0                                         0xF08408\n\n#define mmTPC4_QM_CP_DBG_0_1                                         0xF0840C\n\n#define mmTPC4_QM_CP_DBG_0_2                                         0xF08410\n\n#define mmTPC4_QM_CP_DBG_0_3                                         0xF08414\n\n#define mmTPC4_QM_CP_DBG_0_4                                         0xF08418\n\n#define mmTPC4_QM_CP_ARUSER_31_11_0                                  0xF0841C\n\n#define mmTPC4_QM_CP_ARUSER_31_11_1                                  0xF08420\n\n#define mmTPC4_QM_CP_ARUSER_31_11_2                                  0xF08424\n\n#define mmTPC4_QM_CP_ARUSER_31_11_3                                  0xF08428\n\n#define mmTPC4_QM_CP_ARUSER_31_11_4                                  0xF0842C\n\n#define mmTPC4_QM_CP_AWUSER_31_11_0                                  0xF08430\n\n#define mmTPC4_QM_CP_AWUSER_31_11_1                                  0xF08434\n\n#define mmTPC4_QM_CP_AWUSER_31_11_2                                  0xF08438\n\n#define mmTPC4_QM_CP_AWUSER_31_11_3                                  0xF0843C\n\n#define mmTPC4_QM_CP_AWUSER_31_11_4                                  0xF08440\n\n#define mmTPC4_QM_ARB_CFG_0                                          0xF08A00\n\n#define mmTPC4_QM_ARB_CHOISE_Q_PUSH                                  0xF08A04\n\n#define mmTPC4_QM_ARB_WRR_WEIGHT_0                                   0xF08A08\n\n#define mmTPC4_QM_ARB_WRR_WEIGHT_1                                   0xF08A0C\n\n#define mmTPC4_QM_ARB_WRR_WEIGHT_2                                   0xF08A10\n\n#define mmTPC4_QM_ARB_WRR_WEIGHT_3                                   0xF08A14\n\n#define mmTPC4_QM_ARB_CFG_1                                          0xF08A18\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_0                               0xF08A20\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_1                               0xF08A24\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_2                               0xF08A28\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_3                               0xF08A2C\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_4                               0xF08A30\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_5                               0xF08A34\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_6                               0xF08A38\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_7                               0xF08A3C\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_8                               0xF08A40\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_9                               0xF08A44\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_10                              0xF08A48\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_11                              0xF08A4C\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_12                              0xF08A50\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_13                              0xF08A54\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_14                              0xF08A58\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_15                              0xF08A5C\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_16                              0xF08A60\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_17                              0xF08A64\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_18                              0xF08A68\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_19                              0xF08A6C\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_20                              0xF08A70\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_21                              0xF08A74\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_22                              0xF08A78\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_23                              0xF08A7C\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_24                              0xF08A80\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_25                              0xF08A84\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_26                              0xF08A88\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_27                              0xF08A8C\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_28                              0xF08A90\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_29                              0xF08A94\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_30                              0xF08A98\n\n#define mmTPC4_QM_ARB_MST_AVAIL_CRED_31                              0xF08A9C\n\n#define mmTPC4_QM_ARB_MST_CRED_INC                                   0xF08AA0\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0xF08AA4\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0xF08AA8\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0xF08AAC\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0xF08AB0\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0xF08AB4\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0xF08AB8\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0xF08ABC\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0xF08AC0\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0xF08AC4\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0xF08AC8\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0xF08ACC\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0xF08AD0\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0xF08AD4\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0xF08AD8\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0xF08ADC\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0xF08AE0\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0xF08AE4\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0xF08AE8\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0xF08AEC\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0xF08AF0\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0xF08AF4\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0xF08AF8\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0xF08AFC\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0xF08B00\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0xF08B04\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0xF08B08\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0xF08B0C\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0xF08B10\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0xF08B14\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0xF08B18\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0xF08B1C\n\n#define mmTPC4_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0xF08B20\n\n#define mmTPC4_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0xF08B28\n\n#define mmTPC4_QM_ARB_MST_SLAVE_EN                                   0xF08B2C\n\n#define mmTPC4_QM_ARB_MST_QUIET_PER                                  0xF08B34\n\n#define mmTPC4_QM_ARB_SLV_CHOISE_WDT                                 0xF08B38\n\n#define mmTPC4_QM_ARB_SLV_ID                                         0xF08B3C\n\n#define mmTPC4_QM_ARB_MSG_MAX_INFLIGHT                               0xF08B44\n\n#define mmTPC4_QM_ARB_MSG_AWUSER_31_11                               0xF08B48\n\n#define mmTPC4_QM_ARB_MSG_AWUSER_SEC_PROP                            0xF08B4C\n\n#define mmTPC4_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0xF08B50\n\n#define mmTPC4_QM_ARB_BASE_LO                                        0xF08B54\n\n#define mmTPC4_QM_ARB_BASE_HI                                        0xF08B58\n\n#define mmTPC4_QM_ARB_STATE_STS                                      0xF08B80\n\n#define mmTPC4_QM_ARB_CHOISE_FULLNESS_STS                            0xF08B84\n\n#define mmTPC4_QM_ARB_MSG_STS                                        0xF08B88\n\n#define mmTPC4_QM_ARB_SLV_CHOISE_Q_HEAD                              0xF08B8C\n\n#define mmTPC4_QM_ARB_ERR_CAUSE                                      0xF08B9C\n\n#define mmTPC4_QM_ARB_ERR_MSG_EN                                     0xF08BA0\n\n#define mmTPC4_QM_ARB_ERR_STS_DRP                                    0xF08BA8\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_0                                 0xF08BB0\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_1                                 0xF08BB4\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_2                                 0xF08BB8\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_3                                 0xF08BBC\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_4                                 0xF08BC0\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_5                                 0xF08BC4\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_6                                 0xF08BC8\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_7                                 0xF08BCC\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_8                                 0xF08BD0\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_9                                 0xF08BD4\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_10                                0xF08BD8\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_11                                0xF08BDC\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_12                                0xF08BE0\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_13                                0xF08BE4\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_14                                0xF08BE8\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_15                                0xF08BEC\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_16                                0xF08BF0\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_17                                0xF08BF4\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_18                                0xF08BF8\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_19                                0xF08BFC\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_20                                0xF08C00\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_21                                0xF08C04\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_22                                0xF08C08\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_23                                0xF08C0C\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_24                                0xF08C10\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_25                                0xF08C14\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_26                                0xF08C18\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_27                                0xF08C1C\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_28                                0xF08C20\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_29                                0xF08C24\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_30                                0xF08C28\n\n#define mmTPC4_QM_ARB_MST_CRED_STS_31                                0xF08C2C\n\n#define mmTPC4_QM_CGM_CFG                                            0xF08C70\n\n#define mmTPC4_QM_CGM_STS                                            0xF08C74\n\n#define mmTPC4_QM_CGM_CFG1                                           0xF08C78\n\n#define mmTPC4_QM_LOCAL_RANGE_BASE                                   0xF08C80\n\n#define mmTPC4_QM_LOCAL_RANGE_SIZE                                   0xF08C84\n\n#define mmTPC4_QM_CSMR_STRICT_PRIO_CFG                               0xF08C90\n\n#define mmTPC4_QM_HBW_RD_RATE_LIM_CFG_1                              0xF08C94\n\n#define mmTPC4_QM_LBW_WR_RATE_LIM_CFG_0                              0xF08C98\n\n#define mmTPC4_QM_LBW_WR_RATE_LIM_CFG_1                              0xF08C9C\n\n#define mmTPC4_QM_HBW_RD_RATE_LIM_CFG_0                              0xF08CA0\n\n#define mmTPC4_QM_GLBL_AXCACHE                                       0xF08CA4\n\n#define mmTPC4_QM_IND_GW_APB_CFG                                     0xF08CB0\n\n#define mmTPC4_QM_IND_GW_APB_WDATA                                   0xF08CB4\n\n#define mmTPC4_QM_IND_GW_APB_RDATA                                   0xF08CB8\n\n#define mmTPC4_QM_IND_GW_APB_STATUS                                  0xF08CBC\n\n#define mmTPC4_QM_GLBL_ERR_ADDR_LO                                   0xF08CD0\n\n#define mmTPC4_QM_GLBL_ERR_ADDR_HI                                   0xF08CD4\n\n#define mmTPC4_QM_GLBL_ERR_WDATA                                     0xF08CD8\n\n#define mmTPC4_QM_GLBL_MEM_INIT_BUSY                                 0xF08D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}