// Seed: 2442310094
program module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  id_4 :
  assert property (@(-1) (id_4)) id_1 = -1 ? id_4 : id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4#(.id_5(-1)),
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_8;
  wire id_11, id_12, id_13;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  always begin : LABEL_0
    id_3.id_7 <= -1;
  end
endmodule
