// Seed: 4073479921
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wand id_9,
    input uwire id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output supply1 id_14,
    output wor id_15,
    input tri id_16,
    output tri id_17,
    output wand id_18,
    input tri1 id_19,
    input wor id_20,
    output tri0 id_21,
    input uwire id_22,
    output wand id_23
);
  wire id_25;
  assign id_4 = 1'b0;
  wire id_26;
endmodule
module module_1 (
    input wire id_0
    , id_11,
    output tri id_1,
    input wor id_2,
    input uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input supply0 id_9
);
  module_0(
      id_2,
      id_3,
      id_0,
      id_9,
      id_7,
      id_2,
      id_8,
      id_8,
      id_3,
      id_6,
      id_3,
      id_8,
      id_6,
      id_3,
      id_8,
      id_7,
      id_3,
      id_7,
      id_8,
      id_3,
      id_0,
      id_1,
      id_9,
      id_8
  );
endmodule
