<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>attention</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.363</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_52_1>
                <Slack>7.30</Slack>
                <TripCount>16</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_52_1>
            <VITIS_LOOP_57_5>
                <Slack>7.30</Slack>
                <TripCount>16</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_13_1>
                    <Slack>7.30</Slack>
                    <TripCount>16</TripCount>
                    <Latency>32</Latency>
                    <AbsoluteTimeLatency>320</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_13_1>
                <VITIS_LOOP_15_2>
                    <Slack>7.30</Slack>
                    <TripCount>16</TripCount>
                    <Latency>80</Latency>
                    <AbsoluteTimeLatency>800</AbsoluteTimeLatency>
                    <IterationLatency>5</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_15_2>
            </VITIS_LOOP_57_5>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <FF>8029</FF>
            <LUT>12577</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>tokens_stream_dout</name>
            <Object>tokens_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tokens_stream_empty_n</name>
            <Object>tokens_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tokens_stream_read</name>
            <Object>tokens_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_0_address0</name>
            <Object>weightsQ_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_0_ce0</name>
            <Object>weightsQ_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_0_q0</name>
            <Object>weightsQ_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_1_address0</name>
            <Object>weightsQ_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_1_ce0</name>
            <Object>weightsQ_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_1_q0</name>
            <Object>weightsQ_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_2_address0</name>
            <Object>weightsQ_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_2_ce0</name>
            <Object>weightsQ_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_2_q0</name>
            <Object>weightsQ_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_3_address0</name>
            <Object>weightsQ_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_3_ce0</name>
            <Object>weightsQ_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_3_q0</name>
            <Object>weightsQ_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_4_address0</name>
            <Object>weightsQ_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_4_ce0</name>
            <Object>weightsQ_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_4_q0</name>
            <Object>weightsQ_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_5_address0</name>
            <Object>weightsQ_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_5_ce0</name>
            <Object>weightsQ_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_5_q0</name>
            <Object>weightsQ_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_6_address0</name>
            <Object>weightsQ_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_6_ce0</name>
            <Object>weightsQ_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_6_q0</name>
            <Object>weightsQ_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_7_address0</name>
            <Object>weightsQ_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_7_ce0</name>
            <Object>weightsQ_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_7_q0</name>
            <Object>weightsQ_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_8_address0</name>
            <Object>weightsQ_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_8_ce0</name>
            <Object>weightsQ_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_8_q0</name>
            <Object>weightsQ_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_9_address0</name>
            <Object>weightsQ_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_9_ce0</name>
            <Object>weightsQ_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_9_q0</name>
            <Object>weightsQ_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_10_address0</name>
            <Object>weightsQ_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_10_ce0</name>
            <Object>weightsQ_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_10_q0</name>
            <Object>weightsQ_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_11_address0</name>
            <Object>weightsQ_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_11_ce0</name>
            <Object>weightsQ_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_11_q0</name>
            <Object>weightsQ_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_12_address0</name>
            <Object>weightsQ_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_12_ce0</name>
            <Object>weightsQ_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_12_q0</name>
            <Object>weightsQ_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_13_address0</name>
            <Object>weightsQ_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_13_ce0</name>
            <Object>weightsQ_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_13_q0</name>
            <Object>weightsQ_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_14_address0</name>
            <Object>weightsQ_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_14_ce0</name>
            <Object>weightsQ_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_14_q0</name>
            <Object>weightsQ_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_15_address0</name>
            <Object>weightsQ_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_15_ce0</name>
            <Object>weightsQ_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_15_q0</name>
            <Object>weightsQ_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_0_address0</name>
            <Object>weightsK_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_0_ce0</name>
            <Object>weightsK_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_0_q0</name>
            <Object>weightsK_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_1_address0</name>
            <Object>weightsK_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_1_ce0</name>
            <Object>weightsK_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_1_q0</name>
            <Object>weightsK_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_2_address0</name>
            <Object>weightsK_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_2_ce0</name>
            <Object>weightsK_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_2_q0</name>
            <Object>weightsK_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_3_address0</name>
            <Object>weightsK_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_3_ce0</name>
            <Object>weightsK_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_3_q0</name>
            <Object>weightsK_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_4_address0</name>
            <Object>weightsK_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_4_ce0</name>
            <Object>weightsK_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_4_q0</name>
            <Object>weightsK_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_5_address0</name>
            <Object>weightsK_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_5_ce0</name>
            <Object>weightsK_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_5_q0</name>
            <Object>weightsK_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_6_address0</name>
            <Object>weightsK_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_6_ce0</name>
            <Object>weightsK_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_6_q0</name>
            <Object>weightsK_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_7_address0</name>
            <Object>weightsK_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_7_ce0</name>
            <Object>weightsK_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_7_q0</name>
            <Object>weightsK_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_8_address0</name>
            <Object>weightsK_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_8_ce0</name>
            <Object>weightsK_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_8_q0</name>
            <Object>weightsK_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_9_address0</name>
            <Object>weightsK_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_9_ce0</name>
            <Object>weightsK_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_9_q0</name>
            <Object>weightsK_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_10_address0</name>
            <Object>weightsK_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_10_ce0</name>
            <Object>weightsK_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_10_q0</name>
            <Object>weightsK_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_11_address0</name>
            <Object>weightsK_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_11_ce0</name>
            <Object>weightsK_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_11_q0</name>
            <Object>weightsK_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_12_address0</name>
            <Object>weightsK_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_12_ce0</name>
            <Object>weightsK_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_12_q0</name>
            <Object>weightsK_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_13_address0</name>
            <Object>weightsK_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_13_ce0</name>
            <Object>weightsK_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_13_q0</name>
            <Object>weightsK_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_14_address0</name>
            <Object>weightsK_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_14_ce0</name>
            <Object>weightsK_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_14_q0</name>
            <Object>weightsK_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_15_address0</name>
            <Object>weightsK_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_15_ce0</name>
            <Object>weightsK_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_15_q0</name>
            <Object>weightsK_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_0_address0</name>
            <Object>weightsV_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_0_ce0</name>
            <Object>weightsV_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_0_q0</name>
            <Object>weightsV_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_1_address0</name>
            <Object>weightsV_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_1_ce0</name>
            <Object>weightsV_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_1_q0</name>
            <Object>weightsV_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_2_address0</name>
            <Object>weightsV_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_2_ce0</name>
            <Object>weightsV_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_2_q0</name>
            <Object>weightsV_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_3_address0</name>
            <Object>weightsV_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_3_ce0</name>
            <Object>weightsV_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_3_q0</name>
            <Object>weightsV_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_4_address0</name>
            <Object>weightsV_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_4_ce0</name>
            <Object>weightsV_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_4_q0</name>
            <Object>weightsV_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_5_address0</name>
            <Object>weightsV_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_5_ce0</name>
            <Object>weightsV_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_5_q0</name>
            <Object>weightsV_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_6_address0</name>
            <Object>weightsV_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_6_ce0</name>
            <Object>weightsV_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_6_q0</name>
            <Object>weightsV_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_7_address0</name>
            <Object>weightsV_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_7_ce0</name>
            <Object>weightsV_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_7_q0</name>
            <Object>weightsV_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_8_address0</name>
            <Object>weightsV_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_8_ce0</name>
            <Object>weightsV_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_8_q0</name>
            <Object>weightsV_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_9_address0</name>
            <Object>weightsV_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_9_ce0</name>
            <Object>weightsV_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_9_q0</name>
            <Object>weightsV_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_10_address0</name>
            <Object>weightsV_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_10_ce0</name>
            <Object>weightsV_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_10_q0</name>
            <Object>weightsV_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_11_address0</name>
            <Object>weightsV_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_11_ce0</name>
            <Object>weightsV_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_11_q0</name>
            <Object>weightsV_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_12_address0</name>
            <Object>weightsV_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_12_ce0</name>
            <Object>weightsV_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_12_q0</name>
            <Object>weightsV_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_13_address0</name>
            <Object>weightsV_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_13_ce0</name>
            <Object>weightsV_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_13_q0</name>
            <Object>weightsV_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_14_address0</name>
            <Object>weightsV_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_14_ce0</name>
            <Object>weightsV_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_14_q0</name>
            <Object>weightsV_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_15_address0</name>
            <Object>weightsV_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_15_ce0</name>
            <Object>weightsV_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_15_q0</name>
            <Object>weightsV_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_din</name>
            <Object>output_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_full_n</name>
            <Object>output_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_write</name>
            <Object>output_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>attention</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_attention_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_2071</InstName>
                    <ModuleName>attention_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2071</ID>
                    <BindInstances>add_ln35_fu_379_p2 add_ln35_1_fu_402_p2 add_ln35_2_fu_408_p2 add_ln36_fu_438_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_attention_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_2109</InstName>
                    <ModuleName>attention_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2109</ID>
                    <BindInstances>add_ln51_fu_379_p2 add_ln51_1_fu_402_p2 add_ln5161_fu_408_p2 add_ln52_fu_438_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_project_fu_2131</InstName>
                    <ModuleName>project</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2131</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_project_Pipeline_VITIS_LOOP_33_2_fu_617</InstName>
                            <ModuleName>project_Pipeline_VITIS_LOOP_33_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>617</ID>
                            <BindInstances>shift_amount_2_fu_72_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dotProd_32_fu_623</InstName>
                            <ModuleName>dotProd_32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>mult_4bit_17_U0</InstName>
                                    <ModuleName>mult_4bit_17</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>332</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U18</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry1228_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry1228_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>340</ID>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_18_U0</InstName>
                                    <ModuleName>mult_4bit_18</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>346</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U23</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry1245_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry1245_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>354</ID>
                                    <BindInstances>add_ln22_fu_26_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_19_U0</InstName>
                                    <ModuleName>mult_4bit_19</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>360</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U28</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry1262_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry1262_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>368</ID>
                                    <BindInstances>add_ln22_fu_28_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_20_U0</InstName>
                                    <ModuleName>mult_4bit_20</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>374</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U33</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry1279_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry1279_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>382</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_21_U0</InstName>
                                    <ModuleName>mult_4bit_21</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>388</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U38</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry1296_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry1296_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>396</ID>
                                    <BindInstances>add_ln22_fu_28_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_22_U0</InstName>
                                    <ModuleName>mult_4bit_22</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>402</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U43</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12113_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12113_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>410</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_23_U0</InstName>
                                    <ModuleName>mult_4bit_23</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>416</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U48</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12130_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12130_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>424</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_24_U0</InstName>
                                    <ModuleName>mult_4bit_24</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>430</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U53</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12147_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12147_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>438</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_25_U0</InstName>
                                    <ModuleName>mult_4bit_25</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>444</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U58</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12164_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12164_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>452</ID>
                                    <BindInstances>add_ln22_fu_28_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_26_U0</InstName>
                                    <ModuleName>mult_4bit_26</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>458</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U63</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12181_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12181_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>466</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_27_U0</InstName>
                                    <ModuleName>mult_4bit_27</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>472</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U68</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12198_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12198_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>480</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_28_U0</InstName>
                                    <ModuleName>mult_4bit_28</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>486</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U73</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12215_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12215_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>494</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_29_U0</InstName>
                                    <ModuleName>mult_4bit_29</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>500</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U78</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12232_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12232_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>508</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_30_U0</InstName>
                                    <ModuleName>mult_4bit_30</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>514</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U83</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12249_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12249_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>522</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_31_U0</InstName>
                                    <ModuleName>mult_4bit_31</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>528</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U88</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12266_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12266_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>536</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_U0</InstName>
                                    <ModuleName>mult_4bit</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>542</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U93</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_32_Block_entry12283_proc_U0</InstName>
                                    <ModuleName>dotProd_32_Block_entry12283_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>550</ID>
                                    <BindInstances>add_ln22_fu_35_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>ref_tmp1_out_tmp_channel_U ref_tmp1_load_cast_loc_channel_U ref_tmp1_out_tmp315_channel_U add_ln22_cast_loc_channel_U ref_tmp1_out_tmp316_channel_U add_ln22_1_loc_channel_U ref_tmp1_out_tmp317_channel_U add_ln22_2_cast_loc_channel_U ref_tmp1_out_tmp318_channel_U add_ln22_3_loc_channel_U ref_tmp1_out_tmp319_channel_U add_ln22_4_loc_channel_U ref_tmp1_out_tmp320_channel_U add_ln22_5_loc_channel_U ref_tmp1_out_tmp321_channel_U add_ln22_6_cast_loc_channel_U ref_tmp1_out_tmp322_channel_U add_ln22_7_loc_channel_U ref_tmp1_out_tmp323_channel_U add_ln22_8_loc_channel_U ref_tmp1_out_tmp324_channel_U add_ln22_9_loc_channel_U ref_tmp1_out_tmp325_channel_U add_ln22_10_loc_channel_U ref_tmp1_out_tmp326_channel_U add_ln22_11_loc_channel_U ref_tmp1_out_tmp327_channel_U add_ln22_12_loc_channel_U ref_tmp1_out_tmp328_channel_U add_ln22_13_loc_channel_U ref_tmp1_channel_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>temp_results_U add_ln13_fu_725_p2 max_result_fu_736_p2 sub_ln43_fu_795_p2 sub_ln43_1_fu_819_p2 sub_ln43_2_fu_841_p2 sub_ln43_3_fu_863_p2 sub_ln43_4_fu_885_p2 sub_ln43_5_fu_907_p2 sub_ln43_6_fu_929_p2 sub_ln43_7_fu_951_p2 sub_ln43_8_fu_973_p2 sub_ln43_9_fu_995_p2 sub_ln43_10_fu_1017_p2 sub_ln43_11_fu_1039_p2 sub_ln43_12_fu_1061_p2 sub_ln43_13_fu_1083_p2 sub_ln43_14_fu_1105_p2 sub_ln43_15_fu_1114_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dotProd_fu_2235</InstName>
                    <ModuleName>dotProd</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2235</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>mult_4bit_1_U0</InstName>
                            <ModuleName>mult_4bit_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>332</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U216</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry4460_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry4460_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>340</ID>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_2_U0</InstName>
                            <ModuleName>mult_4bit_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>346</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U220</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry4477_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry4477_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>354</ID>
                            <BindInstances>add_ln22_fu_26_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_3_U0</InstName>
                            <ModuleName>mult_4bit_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>360</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U225</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry4494_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry4494_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>368</ID>
                            <BindInstances>add_ln22_fu_28_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_4_U0</InstName>
                            <ModuleName>mult_4bit_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>374</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U230</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44111_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44111_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>382</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_5_U0</InstName>
                            <ModuleName>mult_4bit_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>388</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U235</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44128_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44128_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>396</ID>
                            <BindInstances>add_ln22_fu_28_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_6_U0</InstName>
                            <ModuleName>mult_4bit_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>402</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U240</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44145_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44145_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>410</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_7_U0</InstName>
                            <ModuleName>mult_4bit_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>416</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U245</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44162_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44162_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>424</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_8_U0</InstName>
                            <ModuleName>mult_4bit_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>430</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U250</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44179_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44179_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>438</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_9_U0</InstName>
                            <ModuleName>mult_4bit_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>444</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U255</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44196_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44196_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>452</ID>
                            <BindInstances>add_ln22_fu_28_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_10_U0</InstName>
                            <ModuleName>mult_4bit_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>458</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U260</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44213_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44213_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>466</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_11_U0</InstName>
                            <ModuleName>mult_4bit_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>472</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U265</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44230_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44230_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>480</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_12_U0</InstName>
                            <ModuleName>mult_4bit_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>486</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U270</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44247_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44247_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>494</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_13_U0</InstName>
                            <ModuleName>mult_4bit_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>500</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U275</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44264_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44264_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>508</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_14_U0</InstName>
                            <ModuleName>mult_4bit_14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U280</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44281_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44281_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>522</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_15_U0</InstName>
                            <ModuleName>mult_4bit_15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>528</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U285</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44298_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44298_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>536</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_16_U0</InstName>
                            <ModuleName>mult_4bit_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>542</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U290</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry44315_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry44315_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>550</ID>
                            <BindInstances>add_ln22_fu_35_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>ref_tmp1_out_tmp_channel_U ref_tmp1_load_cast_loc_channel_U ref_tmp1_out_tmp347_channel_U add_ln22_cast_loc_channel_U ref_tmp1_out_tmp348_channel_U add_ln22_15_loc_channel_U ref_tmp1_out_tmp349_channel_U add_ln22_16_cast_loc_channel_U ref_tmp1_out_tmp350_channel_U add_ln22_17_loc_channel_U ref_tmp1_out_tmp351_channel_U add_ln22_18_loc_channel_U ref_tmp1_out_tmp352_channel_U add_ln22_19_loc_channel_U ref_tmp1_out_tmp353_channel_U add_ln22_20_cast_loc_channel_U ref_tmp1_out_tmp354_channel_U add_ln22_21_loc_channel_U ref_tmp1_out_tmp355_channel_U add_ln22_22_loc_channel_U ref_tmp1_out_tmp356_channel_U add_ln22_23_loc_channel_U ref_tmp1_out_tmp357_channel_U add_ln22_24_loc_channel_U ref_tmp1_out_tmp358_channel_U add_ln22_25_loc_channel_U ref_tmp1_out_tmp359_channel_U add_ln22_26_loc_channel_U ref_tmp1_out_tmp360_channel_U add_ln22_27_loc_channel_U ref_tmp1_channel_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>tokens_U tokens_1_U tokens_2_U tokens_3_U tokens_4_U tokens_5_U tokens_6_U tokens_7_U tokens_8_U tokens_9_U tokens_10_U tokens_11_U tokens_12_U tokens_13_U tokens_14_U tokens_15_U single_qk_k_U single_qk_k_16_U single_qk_k_17_U single_qk_k_18_U single_qk_k_19_U single_qk_k_20_U single_qk_k_21_U single_qk_k_22_U single_qk_k_23_U single_qk_k_24_U single_qk_k_25_U single_qk_k_26_U single_qk_k_27_U single_qk_k_28_U single_qk_k_29_U single_qk_k_30_U add_ln52_fu_2402_p2 add_ln57_fu_2447_p2 add_ln13_fu_2470_p2 add_ln15_fu_2502_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>attention_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2</Name>
            <Loops>
                <VITIS_LOOP_35_1_VITIS_LOOP_36_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.363</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                        <Name>VITIS_LOOP_35_1_VITIS_LOOP_36_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>179</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_379_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_402_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_408_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:35" URAM="0" VARIABLE="add_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_438_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:36" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_17</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U18" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry1228_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>mult_4bit_18</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U23" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry1245_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_26_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_19</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U28" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry1262_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.457</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_20</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U33" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry1279_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_21</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U38" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry1296_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_22</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U43" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12113_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_23</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U48" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12130_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_24</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U53" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12147_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_25</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U58" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12164_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_26</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U63" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12181_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_27</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U68" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12198_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_28</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U73" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12215_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_29</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U78" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12232_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_30</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U83" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12249_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_31</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U88" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12266_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U93" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32_Block_entry12283_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_35_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3454</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3372</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_load_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_load_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp315_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp315_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp316_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp316_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_1_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_1_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp317_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp317_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_2_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_2_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp318_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp318_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_3_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_3_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp319_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp319_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_4_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_4_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp320_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp320_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_5_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_5_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp321_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp321_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_6_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_6_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp322_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp322_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_7_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_7_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp323_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp323_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_8_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_8_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp324_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp324_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_9_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_9_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp325_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp325_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_10_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_10_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp326_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp326_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_11_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_11_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp327_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp327_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_12_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_12_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp328_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp328_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_13_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_13_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>project_Pipeline_VITIS_LOOP_33_2</Name>
            <Loops>
                <VITIS_LOOP_33_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_2>
                        <Name>VITIS_LOOP_33_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_2" OPTYPE="add" PRAGMA="" RTLNAME="shift_amount_2_fu_72_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:36" URAM="0" VARIABLE="shift_amount_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>project</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.974</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <IterationLatency>5</IterationLatency>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_dotProd_32_fu_623</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3813</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>5738</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_results_U" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:11" URAM="0" VARIABLE="temp_results"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_725_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="max_result_fu_736_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:32" URAM="0" VARIABLE="max_result"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_fu_795_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_1_fu_819_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_2_fu_841_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_3_fu_863_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_4_fu_885_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_5_fu_907_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_6_fu_929_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_7_fu_951_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_8_fu_973_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_9_fu_995_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_10_fu_1017_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_11_fu_1039_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_12_fu_1061_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_13_fu_1083_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_14_fu_1105_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_15_fu_1114_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>attention_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4</Name>
            <Loops>
                <VITIS_LOOP_51_3_VITIS_LOOP_52_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.363</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_3_VITIS_LOOP_52_4>
                        <Name>VITIS_LOOP_51_3_VITIS_LOOP_52_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_51_3_VITIS_LOOP_52_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>179</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_379_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_402_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5161_fu_408_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:51" URAM="0" VARIABLE="add_ln5161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_438_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:52" URAM="0" VARIABLE="add_ln52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U216" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry4460_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>mult_4bit_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U220" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry4477_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_26_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U225" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry4494_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.457</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U230" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44111_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U235" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44128_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U240" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44145_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U245" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44162_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U250" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44179_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U255" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44196_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_10</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U260" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44213_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_11</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U265" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44230_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_12</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U270" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44247_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_13</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U275" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44264_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_14</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U280" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44281_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_15</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U285" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44298_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U290" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry44315_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_35_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3454</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3372</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_load_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_load_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp347_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp347_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp348_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp348_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_15_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_15_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp349_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp349_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_16_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_16_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp350_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp350_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_17_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_17_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp351_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp351_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_18_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_18_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp352_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp352_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_19_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_19_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp353_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp353_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_20_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_20_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp354_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp354_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_21_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_21_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp355_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp355_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_22_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_22_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp356_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp356_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_23_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_23_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp357_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp357_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_24_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_24_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp358_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp358_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_25_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_25_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp359_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp359_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_26_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_26_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp360_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp360_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_27_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_27_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>attention</Name>
            <Loops>
                <VITIS_LOOP_52_1/>
                <VITIS_LOOP_57_5>
                    <VITIS_LOOP_13_1/>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_57_5>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.363</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_1>
                        <Name>VITIS_LOOP_52_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_project_fu_2131</Instance>
                        </InstanceList>
                    </VITIS_LOOP_52_1>
                    <VITIS_LOOP_57_5>
                        <Name>VITIS_LOOP_57_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>16</TripCount>
                            <Latency>32</Latency>
                            <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_13_1>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>16</TripCount>
                            <Latency>80</Latency>
                            <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                            <IterationLatency>5</IterationLatency>
                            <PipelineDepth>5</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_dotProd_fu_2235</Instance>
                            </InstanceList>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_57_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>8029</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>12577</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_1_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_2_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_3_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_4_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_5_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_6_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_7_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_8_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_9_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_10_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_11_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_12_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_13_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_14_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_15_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_16_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_17_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_18_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_19_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_20_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_21_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_22_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_23_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_24_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_25_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_26_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_27_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_28_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_29_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_30_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_2402_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_2447_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_2470_p2" SOURCE="../../../../Desktop/CSE237C/project/QKV.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_2502_p2" SOURCE="../../../../Desktop/CSE237C/project/QKV.cpp:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="C:/Users/sanps/Desktop/CSE237C/project"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="tokens_stream" index="0" direction="in" srcType="stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="tokens_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weightsQ" index="1" direction="in" srcType="ap_uint&lt;4&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="weightsQ_0_address0" name="weightsQ_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_0_ce0" name="weightsQ_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_0_q0" name="weightsQ_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_1_address0" name="weightsQ_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_1_ce0" name="weightsQ_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_1_q0" name="weightsQ_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_2_address0" name="weightsQ_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_2_ce0" name="weightsQ_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_2_q0" name="weightsQ_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_3_address0" name="weightsQ_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_3_ce0" name="weightsQ_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_3_q0" name="weightsQ_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_4_address0" name="weightsQ_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_4_ce0" name="weightsQ_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_4_q0" name="weightsQ_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_5_address0" name="weightsQ_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_5_ce0" name="weightsQ_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_5_q0" name="weightsQ_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_6_address0" name="weightsQ_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_6_ce0" name="weightsQ_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_6_q0" name="weightsQ_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_7_address0" name="weightsQ_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_7_ce0" name="weightsQ_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_7_q0" name="weightsQ_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_8_address0" name="weightsQ_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_8_ce0" name="weightsQ_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_8_q0" name="weightsQ_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_9_address0" name="weightsQ_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_9_ce0" name="weightsQ_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_9_q0" name="weightsQ_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_10_address0" name="weightsQ_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_10_ce0" name="weightsQ_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_10_q0" name="weightsQ_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_11_address0" name="weightsQ_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_11_ce0" name="weightsQ_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_11_q0" name="weightsQ_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_12_address0" name="weightsQ_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_12_ce0" name="weightsQ_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_12_q0" name="weightsQ_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_13_address0" name="weightsQ_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_13_ce0" name="weightsQ_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_13_q0" name="weightsQ_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_14_address0" name="weightsQ_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_14_ce0" name="weightsQ_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_14_q0" name="weightsQ_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_15_address0" name="weightsQ_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_15_ce0" name="weightsQ_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_15_q0" name="weightsQ_15_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weightsK" index="2" direction="in" srcType="ap_uint&lt;4&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="weightsK_0_address0" name="weightsK_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_0_ce0" name="weightsK_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_0_q0" name="weightsK_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_1_address0" name="weightsK_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_1_ce0" name="weightsK_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_1_q0" name="weightsK_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_2_address0" name="weightsK_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_2_ce0" name="weightsK_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_2_q0" name="weightsK_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_3_address0" name="weightsK_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_3_ce0" name="weightsK_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_3_q0" name="weightsK_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_4_address0" name="weightsK_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_4_ce0" name="weightsK_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_4_q0" name="weightsK_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_5_address0" name="weightsK_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_5_ce0" name="weightsK_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_5_q0" name="weightsK_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_6_address0" name="weightsK_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_6_ce0" name="weightsK_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_6_q0" name="weightsK_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_7_address0" name="weightsK_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_7_ce0" name="weightsK_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_7_q0" name="weightsK_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_8_address0" name="weightsK_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_8_ce0" name="weightsK_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_8_q0" name="weightsK_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_9_address0" name="weightsK_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_9_ce0" name="weightsK_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_9_q0" name="weightsK_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_10_address0" name="weightsK_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_10_ce0" name="weightsK_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_10_q0" name="weightsK_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_11_address0" name="weightsK_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_11_ce0" name="weightsK_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_11_q0" name="weightsK_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_12_address0" name="weightsK_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_12_ce0" name="weightsK_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_12_q0" name="weightsK_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_13_address0" name="weightsK_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_13_ce0" name="weightsK_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_13_q0" name="weightsK_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_14_address0" name="weightsK_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_14_ce0" name="weightsK_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_14_q0" name="weightsK_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_15_address0" name="weightsK_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_15_ce0" name="weightsK_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_15_q0" name="weightsK_15_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weightsV" index="3" direction="in" srcType="ap_uint&lt;4&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="weightsV_0_address0" name="weightsV_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_0_ce0" name="weightsV_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_0_q0" name="weightsV_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_1_address0" name="weightsV_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_1_ce0" name="weightsV_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_1_q0" name="weightsV_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_2_address0" name="weightsV_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_2_ce0" name="weightsV_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_2_q0" name="weightsV_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_3_address0" name="weightsV_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_3_ce0" name="weightsV_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_3_q0" name="weightsV_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_4_address0" name="weightsV_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_4_ce0" name="weightsV_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_4_q0" name="weightsV_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_5_address0" name="weightsV_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_5_ce0" name="weightsV_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_5_q0" name="weightsV_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_6_address0" name="weightsV_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_6_ce0" name="weightsV_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_6_q0" name="weightsV_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_7_address0" name="weightsV_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_7_ce0" name="weightsV_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_7_q0" name="weightsV_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_8_address0" name="weightsV_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_8_ce0" name="weightsV_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_8_q0" name="weightsV_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_9_address0" name="weightsV_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_9_ce0" name="weightsV_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_9_q0" name="weightsV_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_10_address0" name="weightsV_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_10_ce0" name="weightsV_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_10_q0" name="weightsV_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_11_address0" name="weightsV_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_11_ce0" name="weightsV_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_11_q0" name="weightsV_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_12_address0" name="weightsV_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_12_ce0" name="weightsV_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_12_q0" name="weightsV_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_13_address0" name="weightsV_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_13_ce0" name="weightsV_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_13_q0" name="weightsV_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_14_address0" name="weightsV_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_14_ce0" name="weightsV_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_14_q0" name="weightsV_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_15_address0" name="weightsV_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_15_ce0" name="weightsV_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_15_q0" name="weightsV_15_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_stream" index="4" direction="out" srcType="stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="output_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="tokens_stream" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="4" portPrefix="tokens_stream_">
            <portMaps>
                <portMap portMapName="tokens_stream_dout">RD_DATA</portMap>
                <portMap portMapName="tokens_stream_empty_n">EMPTY_N</portMap>
                <portMap portMapName="tokens_stream_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>tokens_stream_dout</port>
                <port>tokens_stream_empty_n</port>
                <port>tokens_stream_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="tokens_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_stream" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="4" portPrefix="output_stream_">
            <portMaps>
                <portMap portMapName="output_stream_din">WR_DATA</portMap>
                <portMap portMapName="output_stream_full_n">FULL_N</portMap>
                <portMap portMapName="output_stream_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>output_stream_din</port>
                <port>output_stream_full_n</port>
                <port>output_stream_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="output_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="output_stream">out, 4</column>
                    <column name="tokens_stream">out, 4</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="weightsK_0_address0">out, 4</column>
                    <column name="weightsK_0_q0">in, 4</column>
                    <column name="weightsK_10_address0">out, 4</column>
                    <column name="weightsK_10_q0">in, 4</column>
                    <column name="weightsK_11_address0">out, 4</column>
                    <column name="weightsK_11_q0">in, 4</column>
                    <column name="weightsK_12_address0">out, 4</column>
                    <column name="weightsK_12_q0">in, 4</column>
                    <column name="weightsK_13_address0">out, 4</column>
                    <column name="weightsK_13_q0">in, 4</column>
                    <column name="weightsK_14_address0">out, 4</column>
                    <column name="weightsK_14_q0">in, 4</column>
                    <column name="weightsK_15_address0">out, 4</column>
                    <column name="weightsK_15_q0">in, 4</column>
                    <column name="weightsK_1_address0">out, 4</column>
                    <column name="weightsK_1_q0">in, 4</column>
                    <column name="weightsK_2_address0">out, 4</column>
                    <column name="weightsK_2_q0">in, 4</column>
                    <column name="weightsK_3_address0">out, 4</column>
                    <column name="weightsK_3_q0">in, 4</column>
                    <column name="weightsK_4_address0">out, 4</column>
                    <column name="weightsK_4_q0">in, 4</column>
                    <column name="weightsK_5_address0">out, 4</column>
                    <column name="weightsK_5_q0">in, 4</column>
                    <column name="weightsK_6_address0">out, 4</column>
                    <column name="weightsK_6_q0">in, 4</column>
                    <column name="weightsK_7_address0">out, 4</column>
                    <column name="weightsK_7_q0">in, 4</column>
                    <column name="weightsK_8_address0">out, 4</column>
                    <column name="weightsK_8_q0">in, 4</column>
                    <column name="weightsK_9_address0">out, 4</column>
                    <column name="weightsK_9_q0">in, 4</column>
                    <column name="weightsQ_0_address0">out, 4</column>
                    <column name="weightsQ_0_q0">in, 4</column>
                    <column name="weightsQ_10_address0">out, 4</column>
                    <column name="weightsQ_10_q0">in, 4</column>
                    <column name="weightsQ_11_address0">out, 4</column>
                    <column name="weightsQ_11_q0">in, 4</column>
                    <column name="weightsQ_12_address0">out, 4</column>
                    <column name="weightsQ_12_q0">in, 4</column>
                    <column name="weightsQ_13_address0">out, 4</column>
                    <column name="weightsQ_13_q0">in, 4</column>
                    <column name="weightsQ_14_address0">out, 4</column>
                    <column name="weightsQ_14_q0">in, 4</column>
                    <column name="weightsQ_15_address0">out, 4</column>
                    <column name="weightsQ_15_q0">in, 4</column>
                    <column name="weightsQ_1_address0">out, 4</column>
                    <column name="weightsQ_1_q0">in, 4</column>
                    <column name="weightsQ_2_address0">out, 4</column>
                    <column name="weightsQ_2_q0">in, 4</column>
                    <column name="weightsQ_3_address0">out, 4</column>
                    <column name="weightsQ_3_q0">in, 4</column>
                    <column name="weightsQ_4_address0">out, 4</column>
                    <column name="weightsQ_4_q0">in, 4</column>
                    <column name="weightsQ_5_address0">out, 4</column>
                    <column name="weightsQ_5_q0">in, 4</column>
                    <column name="weightsQ_6_address0">out, 4</column>
                    <column name="weightsQ_6_q0">in, 4</column>
                    <column name="weightsQ_7_address0">out, 4</column>
                    <column name="weightsQ_7_q0">in, 4</column>
                    <column name="weightsQ_8_address0">out, 4</column>
                    <column name="weightsQ_8_q0">in, 4</column>
                    <column name="weightsQ_9_address0">out, 4</column>
                    <column name="weightsQ_9_q0">in, 4</column>
                    <column name="weightsV_0_address0">out, 4</column>
                    <column name="weightsV_0_q0">in, 4</column>
                    <column name="weightsV_10_address0">out, 4</column>
                    <column name="weightsV_10_q0">in, 4</column>
                    <column name="weightsV_11_address0">out, 4</column>
                    <column name="weightsV_11_q0">in, 4</column>
                    <column name="weightsV_12_address0">out, 4</column>
                    <column name="weightsV_12_q0">in, 4</column>
                    <column name="weightsV_13_address0">out, 4</column>
                    <column name="weightsV_13_q0">in, 4</column>
                    <column name="weightsV_14_address0">out, 4</column>
                    <column name="weightsV_14_q0">in, 4</column>
                    <column name="weightsV_15_address0">out, 4</column>
                    <column name="weightsV_15_q0">in, 4</column>
                    <column name="weightsV_1_address0">out, 4</column>
                    <column name="weightsV_1_q0">in, 4</column>
                    <column name="weightsV_2_address0">out, 4</column>
                    <column name="weightsV_2_q0">in, 4</column>
                    <column name="weightsV_3_address0">out, 4</column>
                    <column name="weightsV_3_q0">in, 4</column>
                    <column name="weightsV_4_address0">out, 4</column>
                    <column name="weightsV_4_q0">in, 4</column>
                    <column name="weightsV_5_address0">out, 4</column>
                    <column name="weightsV_5_q0">in, 4</column>
                    <column name="weightsV_6_address0">out, 4</column>
                    <column name="weightsV_6_q0">in, 4</column>
                    <column name="weightsV_7_address0">out, 4</column>
                    <column name="weightsV_7_q0">in, 4</column>
                    <column name="weightsV_8_address0">out, 4</column>
                    <column name="weightsV_8_q0">in, 4</column>
                    <column name="weightsV_9_address0">out, 4</column>
                    <column name="weightsV_9_q0">in, 4</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="tokens_stream">in, stream&lt;ap_uint&lt;4&gt; 0&gt;&amp;</column>
                    <column name="weightsQ">in, ap_uint&lt;4&gt;*</column>
                    <column name="weightsK">in, ap_uint&lt;4&gt;*</column>
                    <column name="weightsV">in, ap_uint&lt;4&gt;*</column>
                    <column name="output_stream">out, stream&lt;ap_uint&lt;4&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="tokens_stream">tokens_stream, interface, </column>
                    <column name="weightsQ">weightsQ_0_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_0_ce0, port, </column>
                    <column name="weightsQ">weightsQ_0_q0, port, </column>
                    <column name="weightsQ">weightsQ_1_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_1_ce0, port, </column>
                    <column name="weightsQ">weightsQ_1_q0, port, </column>
                    <column name="weightsQ">weightsQ_2_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_2_ce0, port, </column>
                    <column name="weightsQ">weightsQ_2_q0, port, </column>
                    <column name="weightsQ">weightsQ_3_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_3_ce0, port, </column>
                    <column name="weightsQ">weightsQ_3_q0, port, </column>
                    <column name="weightsQ">weightsQ_4_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_4_ce0, port, </column>
                    <column name="weightsQ">weightsQ_4_q0, port, </column>
                    <column name="weightsQ">weightsQ_5_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_5_ce0, port, </column>
                    <column name="weightsQ">weightsQ_5_q0, port, </column>
                    <column name="weightsQ">weightsQ_6_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_6_ce0, port, </column>
                    <column name="weightsQ">weightsQ_6_q0, port, </column>
                    <column name="weightsQ">weightsQ_7_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_7_ce0, port, </column>
                    <column name="weightsQ">weightsQ_7_q0, port, </column>
                    <column name="weightsQ">weightsQ_8_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_8_ce0, port, </column>
                    <column name="weightsQ">weightsQ_8_q0, port, </column>
                    <column name="weightsQ">weightsQ_9_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_9_ce0, port, </column>
                    <column name="weightsQ">weightsQ_9_q0, port, </column>
                    <column name="weightsQ">weightsQ_10_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_10_ce0, port, </column>
                    <column name="weightsQ">weightsQ_10_q0, port, </column>
                    <column name="weightsQ">weightsQ_11_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_11_ce0, port, </column>
                    <column name="weightsQ">weightsQ_11_q0, port, </column>
                    <column name="weightsQ">weightsQ_12_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_12_ce0, port, </column>
                    <column name="weightsQ">weightsQ_12_q0, port, </column>
                    <column name="weightsQ">weightsQ_13_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_13_ce0, port, </column>
                    <column name="weightsQ">weightsQ_13_q0, port, </column>
                    <column name="weightsQ">weightsQ_14_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_14_ce0, port, </column>
                    <column name="weightsQ">weightsQ_14_q0, port, </column>
                    <column name="weightsQ">weightsQ_15_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_15_ce0, port, </column>
                    <column name="weightsQ">weightsQ_15_q0, port, </column>
                    <column name="weightsK">weightsK_0_address0, port, offset</column>
                    <column name="weightsK">weightsK_0_ce0, port, </column>
                    <column name="weightsK">weightsK_0_q0, port, </column>
                    <column name="weightsK">weightsK_1_address0, port, offset</column>
                    <column name="weightsK">weightsK_1_ce0, port, </column>
                    <column name="weightsK">weightsK_1_q0, port, </column>
                    <column name="weightsK">weightsK_2_address0, port, offset</column>
                    <column name="weightsK">weightsK_2_ce0, port, </column>
                    <column name="weightsK">weightsK_2_q0, port, </column>
                    <column name="weightsK">weightsK_3_address0, port, offset</column>
                    <column name="weightsK">weightsK_3_ce0, port, </column>
                    <column name="weightsK">weightsK_3_q0, port, </column>
                    <column name="weightsK">weightsK_4_address0, port, offset</column>
                    <column name="weightsK">weightsK_4_ce0, port, </column>
                    <column name="weightsK">weightsK_4_q0, port, </column>
                    <column name="weightsK">weightsK_5_address0, port, offset</column>
                    <column name="weightsK">weightsK_5_ce0, port, </column>
                    <column name="weightsK">weightsK_5_q0, port, </column>
                    <column name="weightsK">weightsK_6_address0, port, offset</column>
                    <column name="weightsK">weightsK_6_ce0, port, </column>
                    <column name="weightsK">weightsK_6_q0, port, </column>
                    <column name="weightsK">weightsK_7_address0, port, offset</column>
                    <column name="weightsK">weightsK_7_ce0, port, </column>
                    <column name="weightsK">weightsK_7_q0, port, </column>
                    <column name="weightsK">weightsK_8_address0, port, offset</column>
                    <column name="weightsK">weightsK_8_ce0, port, </column>
                    <column name="weightsK">weightsK_8_q0, port, </column>
                    <column name="weightsK">weightsK_9_address0, port, offset</column>
                    <column name="weightsK">weightsK_9_ce0, port, </column>
                    <column name="weightsK">weightsK_9_q0, port, </column>
                    <column name="weightsK">weightsK_10_address0, port, offset</column>
                    <column name="weightsK">weightsK_10_ce0, port, </column>
                    <column name="weightsK">weightsK_10_q0, port, </column>
                    <column name="weightsK">weightsK_11_address0, port, offset</column>
                    <column name="weightsK">weightsK_11_ce0, port, </column>
                    <column name="weightsK">weightsK_11_q0, port, </column>
                    <column name="weightsK">weightsK_12_address0, port, offset</column>
                    <column name="weightsK">weightsK_12_ce0, port, </column>
                    <column name="weightsK">weightsK_12_q0, port, </column>
                    <column name="weightsK">weightsK_13_address0, port, offset</column>
                    <column name="weightsK">weightsK_13_ce0, port, </column>
                    <column name="weightsK">weightsK_13_q0, port, </column>
                    <column name="weightsK">weightsK_14_address0, port, offset</column>
                    <column name="weightsK">weightsK_14_ce0, port, </column>
                    <column name="weightsK">weightsK_14_q0, port, </column>
                    <column name="weightsK">weightsK_15_address0, port, offset</column>
                    <column name="weightsK">weightsK_15_ce0, port, </column>
                    <column name="weightsK">weightsK_15_q0, port, </column>
                    <column name="weightsV">weightsV_0_address0, port, offset</column>
                    <column name="weightsV">weightsV_0_ce0, port, </column>
                    <column name="weightsV">weightsV_0_q0, port, </column>
                    <column name="weightsV">weightsV_1_address0, port, offset</column>
                    <column name="weightsV">weightsV_1_ce0, port, </column>
                    <column name="weightsV">weightsV_1_q0, port, </column>
                    <column name="weightsV">weightsV_2_address0, port, offset</column>
                    <column name="weightsV">weightsV_2_ce0, port, </column>
                    <column name="weightsV">weightsV_2_q0, port, </column>
                    <column name="weightsV">weightsV_3_address0, port, offset</column>
                    <column name="weightsV">weightsV_3_ce0, port, </column>
                    <column name="weightsV">weightsV_3_q0, port, </column>
                    <column name="weightsV">weightsV_4_address0, port, offset</column>
                    <column name="weightsV">weightsV_4_ce0, port, </column>
                    <column name="weightsV">weightsV_4_q0, port, </column>
                    <column name="weightsV">weightsV_5_address0, port, offset</column>
                    <column name="weightsV">weightsV_5_ce0, port, </column>
                    <column name="weightsV">weightsV_5_q0, port, </column>
                    <column name="weightsV">weightsV_6_address0, port, offset</column>
                    <column name="weightsV">weightsV_6_ce0, port, </column>
                    <column name="weightsV">weightsV_6_q0, port, </column>
                    <column name="weightsV">weightsV_7_address0, port, offset</column>
                    <column name="weightsV">weightsV_7_ce0, port, </column>
                    <column name="weightsV">weightsV_7_q0, port, </column>
                    <column name="weightsV">weightsV_8_address0, port, offset</column>
                    <column name="weightsV">weightsV_8_ce0, port, </column>
                    <column name="weightsV">weightsV_8_q0, port, </column>
                    <column name="weightsV">weightsV_9_address0, port, offset</column>
                    <column name="weightsV">weightsV_9_ce0, port, </column>
                    <column name="weightsV">weightsV_9_q0, port, </column>
                    <column name="weightsV">weightsV_10_address0, port, offset</column>
                    <column name="weightsV">weightsV_10_ce0, port, </column>
                    <column name="weightsV">weightsV_10_q0, port, </column>
                    <column name="weightsV">weightsV_11_address0, port, offset</column>
                    <column name="weightsV">weightsV_11_ce0, port, </column>
                    <column name="weightsV">weightsV_11_q0, port, </column>
                    <column name="weightsV">weightsV_12_address0, port, offset</column>
                    <column name="weightsV">weightsV_12_ce0, port, </column>
                    <column name="weightsV">weightsV_12_q0, port, </column>
                    <column name="weightsV">weightsV_13_address0, port, offset</column>
                    <column name="weightsV">weightsV_13_ce0, port, </column>
                    <column name="weightsV">weightsV_13_q0, port, </column>
                    <column name="weightsV">weightsV_14_address0, port, offset</column>
                    <column name="weightsV">weightsV_14_ce0, port, </column>
                    <column name="weightsV">weightsV_14_q0, port, </column>
                    <column name="weightsV">weightsV_15_address0, port, offset</column>
                    <column name="weightsV">weightsV_15_ce0, port, </column>
                    <column name="weightsV">weightsV_15_q0, port, </column>
                    <column name="output_stream">output_stream, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/attention.cpp:22" status="invalid" parentFunction="print_matrix" variable="" isDirective="0" options="off =">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
        <Pragma type="stream" location="../../../../Desktop/CSE237C/project/attention.cpp:44" status="valid" parentFunction="attention" variable="K" isDirective="0" options="variable=K depth=16*16"/>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/attention.cpp:59" status="invalid" parentFunction="attention" variable="" isDirective="0" options="off =">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/attention.cpp:65" status="valid" parentFunction="attention" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../../Desktop/CSE237C/project/attention.cpp:69" status="valid" parentFunction="attention" variable="Q_stream" isDirective="0" options="variable=Q_stream depth=16"/>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/attention.cpp:83" status="valid" parentFunction="attention" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Desktop/CSE237C/project/dotProd.cpp:15" status="warning" parentFunction="dotprod" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/dotProd.cpp:18" status="valid" parentFunction="dotprod" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Desktop/CSE237C/project/dotProd.cpp:19" status="valid" parentFunction="dotprod" variable="" isDirective="0" options="variable = row1 type = complete"/>
        <Pragma type="array_partition" location="../../../../Desktop/CSE237C/project/dotProd.cpp:20" status="valid" parentFunction="dotprod" variable="" isDirective="0" options="variable = row2 type = complete"/>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/QKV.cpp:17" status="invalid" parentFunction="singleqk" variable="" isDirective="0" options="off=">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/QKVProj.cpp:15" status="invalid" parentFunction="project" variable="" isDirective="0" options="off=">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/QKVProj.cpp:42" status="valid" parentFunction="project" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/QKVProj.cpp:54" status="invalid" parentFunction="project_all" variable="" isDirective="0" options="off=">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
    </PragmaReport>
</profile>

