//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_native_layer_norm_9 // -- Begin function triton_poi_fused_add_native_layer_norm_9
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_add_native_layer_norm_9
.visible .entry triton_poi_fused_add_native_layer_norm_9(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_9_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_9_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_9_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_9_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_9_param_4,
	.param .u32 triton_poi_fused_add_native_layer_norm_9_param_5,
	.param .u32 triton_poi_fused_add_native_layer_norm_9_param_6
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<51>;
	.reg .f32 	%f<11>;
	.reg .b64 	%rd<17>;
	.loc	1 19 0                          // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:19:0

// %bb.0:
	ld.param.u64 	%rd7, [triton_poi_fused_add_native_layer_norm_9_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused_add_native_layer_norm_9_param_1];
$L__tmp0:
	.loc	1 22 28                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:22:33
	shl.b32 	%r11, %r1, 1;
	ld.param.u64 	%rd9, [triton_poi_fused_add_native_layer_norm_9_param_2];
	ld.param.u64 	%rd10, [triton_poi_fused_add_native_layer_norm_9_param_3];
	.loc	1 23 44                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:23:44
	mov.u32 	%r12, %tid.x;
	and.b32  	%r13, %r12, 16;
	ld.param.u64 	%rd11, [triton_poi_fused_add_native_layer_norm_9_param_4];
	bfe.u32 	%r14, %r12, 4, 1;
	and.b32  	%r15, %r12, 1;
	.loc	1 23 23                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:23:23
	or.b32  	%r16, %r11, %r14;
	or.b32  	%r17, %r11, %r15;
	.loc	1 24 21                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:24:21
	setp.lt.s32 	%p8, %r16, 4;
	setp.lt.s32 	%p9, %r17, 4;
	.loc	1 25 28                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:25:33
	shl.b32 	%r18, %r2, 4;
	.loc	1 26 44                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:26:44
	and.b32  	%r19, %r12, 15;
	bfe.u32 	%r20, %r12, 1, 3;
	shr.u32 	%r21, %r13, 1;
	or.b32  	%r22, %r20, %r21;
	.loc	1 26 23                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:26:23
	or.b32  	%r23, %r18, %r19;
	or.b32  	%r24, %r22, %r18;
	.loc	1 27 21                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:27:21
	setp.lt.s32 	%p5, %r23, 16;
	setp.lt.s32 	%p2, %r24, 16;
	.loc	1 30 19                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:30:19
	bfe.s32 	%r25, %r2, 27, 1;
	shr.u32 	%r26, %r25, 30;
	add.s32 	%r27, %r24, %r26;
	and.b32  	%r28, %r27, -4;
	sub.s32 	%r29, %r24, %r28;
	add.s32 	%r30, %r23, %r26;
	and.b32  	%r31, %r30, -4;
	sub.s32 	%r32, %r23, %r31;
	.loc	1 31 37                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:31:37
	shl.b32 	%r33, %r24, 2;
	.loc	1 31 35                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:31:35
	add.s32 	%r34, %r33, %r17;
	.loc	1 31 30                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:31:30
	mul.wide.s32 	%rd12, %r34, 4;
	add.s64 	%rd1, %rd8, %rd12;
	.loc	1 31 50                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:31:50
	and.pred  	%p3, %p8, %p5;
	and.pred  	%p1, %p9, %p2;
	.loc	1 31 42                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:31:42
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	.loc	1 32 30                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:32:30
	mul.wide.s32 	%rd13, %r29, 4;
	add.s64 	%rd2, %rd9, %rd13;
	.loc	1 32 35                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:32:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r4;
	.loc	1 33 37                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:33:37
	shl.b32 	%r35, %r16, 2;
	.loc	1 33 35                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:33:35
	add.s32 	%r36, %r32, %r35;
	.loc	1 33 30                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:33:30
	mul.wide.s32 	%rd14, %r36, 4;
	add.s64 	%rd3, %rd10, %rd14;
	.loc	1 33 42                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:33:42
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r5;
	.loc	1 34 42                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:34:42
	shl.b32 	%r37, %r16, 4;
	.loc	1 34 39                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:34:39
	add.s32 	%r38, %r23, %r37;
	.loc	1 34 34                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:34:34
	mul.wide.s32 	%rd15, %r38, 4;
	add.s64 	%rd4, %rd7, %rd15;
	.loc	1 34 47                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:34:47
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r6;
	.loc	1 35 30                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:35:30
	mul.wide.s32 	%rd16, %r32, 4;
	add.s64 	%rd5, %rd11, %rd16;
	.loc	1 35 35                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:35:35
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r7;
	.loc	1 36 18                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:36:18
	add.f32 	%f6, %f1, %f2;
	and.b32  	%r39, %r12, 31;
	shl.b32 	%r40, %r15, 2;
	mov.u32 	%r41, global_smem;
	add.s32 	%r42, %r41, %r40;
	shl.b32 	%r43, %r22, 2;
	shl.b32 	%r44, %r15, 6;
	or.b32  	%r45, %r44, %r43;
	add.s32 	%r8, %r42, %r45;
	mov.b32 	%r9, %f6;
	mov.pred 	%p6, -1;
	// begin inline asm
	@%p6 st.shared.b32 [ %r8 + 0 ], %r9;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r46, %r12, 2;
	and.b32  	%r47, %r46, 4;
	add.s32 	%r48, %r41, %r47;
	shl.b32 	%r49, %r39, 2;
	add.s32 	%r50, %r48, %r49;
	ld.shared.f32 	%f7, [%r50];
	.loc	1 37 18                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:37:18
	add.f32 	%f8, %f7, %f3;
	.loc	1 38 18                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:38:18
	add.f32 	%f9, %f4, %f5;
	.loc	1 39 18                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:39:18
	add.f32 	%f10, %f9, %f8;
	.loc	1 40 4                          // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:40:4
	bar.sync 	0;
	.loc	1 41 47                         // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:41:47
	mov.b32 	%r10, %f10;
	// begin inline asm
	@%p3 st.global.b32 [ %rd4 + 0 ], { %r10 };
	// end inline asm
	.loc	1 41 4                          // cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py:41:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/vp/cvp4zlhwhgr54cmfvgjkfnfjfa3ssrd5x5ghde745tx72uczh2ie.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 112
.b8 52
.b8 122
.b8 108
.b8 104
.b8 119
.b8 104
.b8 103
.b8 114
.b8 53
.b8 52
.b8 99
.b8 109
.b8 102
.b8 118
.b8 103
.b8 106
.b8 107
.b8 102
.b8 110
.b8 102
.b8 106
.b8 102
.b8 97
.b8 51
.b8 115
.b8 115
.b8 114
.b8 100
.b8 53
.b8 120
.b8 53
.b8 103
.b8 104
.b8 100
.b8 101
.b8 55
.b8 52
.b8 53
.b8 116
.b8 120
.b8 55
.b8 50
.b8 117
.b8 99
.b8 122
.b8 104
.b8 50
.b8 105
.b8 101
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 112
.b8 0
	}
	.section	.debug_macinfo	{	}
