\hypertarget{group___r_c_c___a_p_b2___force___release___reset}{}\doxysection{APB2 Force Release Reset}
\label{group___r_c_c___a_p_b2___force___release___reset}\index{APB2 Force Release Reset@{APB2 Force Release Reset}}


Force or release APB2 peripheral reset.  


Collaboration diagram for APB2 Force Release Reset\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}\label{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x\+FFFFFFFFU)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gac1d0efbf1737e3528779cecbd0d80ebc}\label{group___r_c_c___a_p_b2___force___release___reset_gac1d0efbf1737e3528779cecbd0d80ebc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c01f7eac4d00d2011162116931a165}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gab329bd497cccffd979bcca9fd42bbc79}\label{group___r_c_c___a_p_b2___force___release___reset_gab329bd497cccffd979bcca9fd42bbc79}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364c5d4966543fe7fa3ef02e1d6c9bde}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga3b89be9638638ffce3ebd4f08a3b64cf}\label{group___r_c_c___a_p_b2___force___release___reset_ga3b89be9638638ffce3ebd4f08a3b64cf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b613f6af828f006926a59d2000c4d8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}\label{group___r_c_c___a_p_b2___force___release___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db2325306703e2f20b6ea2658b79ae9}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gaf0f7c49787fc94edeea74aa4218aeaf6}\label{group___r_c_c___a_p_b2___force___release___reset_gaf0f7c49787fc94edeea74aa4218aeaf6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206daa5c302d774247f217d6eec788df}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga6176fa4f52de6ebf932d99a4d611634d}\label{group___r_c_c___a_p_b2___force___release___reset_ga6176fa4f52de6ebf932d99a4d611634d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gac423d6a52fa42423119844e4a7d68c7b}\label{group___r_c_c___a_p_b2___force___release___reset_gac423d6a52fa42423119844e4a7d68c7b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}\label{group___r_c_c___a_p_b2___force___release___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}\label{group___r_c_c___a_p_b2___force___release___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}\label{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x00)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga7b8441a89288e723bf87077b358ec224}\label{group___r_c_c___a_p_b2___force___release___reset_ga7b8441a89288e723bf87077b358ec224}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c01f7eac4d00d2011162116931a165}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gad56e47c2eacd972491f94296053d0cc3}\label{group___r_c_c___a_p_b2___force___release___reset_gad56e47c2eacd972491f94296053d0cc3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364c5d4966543fe7fa3ef02e1d6c9bde}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gaf03da3b36478071844fbd77df618a686}\label{group___r_c_c___a_p_b2___force___release___reset_gaf03da3b36478071844fbd77df618a686}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b613f6af828f006926a59d2000c4d8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga1df0e3536d3450435bdccdbe9c878736}\label{group___r_c_c___a_p_b2___force___release___reset_ga1df0e3536d3450435bdccdbe9c878736}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db2325306703e2f20b6ea2658b79ae9}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga29fbf71f71ea27ffa38e7283b6dce03d}\label{group___r_c_c___a_p_b2___force___release___reset_ga29fbf71f71ea27ffa38e7283b6dce03d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206daa5c302d774247f217d6eec788df}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga681299b233339aa39a30fa5589cac5bc}\label{group___r_c_c___a_p_b2___force___release___reset_ga681299b233339aa39a30fa5589cac5bc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga1857f223177c9548ce1bae9753e0a7b4}\label{group___r_c_c___a_p_b2___force___release___reset_ga1857f223177c9548ce1bae9753e0a7b4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gad7b4bc8c8a9146529a175c45eecf25e5}\label{group___r_c_c___a_p_b2___force___release___reset_gad7b4bc8c8a9146529a175c45eecf25e5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga243061674e38d05d222697046d43813a}\label{group___r_c_c___a_p_b2___force___release___reset_ga243061674e38d05d222697046d43813a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Force or release APB2 peripheral reset. 

