// Seed: 2720335211
module module_0 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    output supply1 id_3
);
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output logic id_7,
    input uwire id_8,
    input tri0 id_9,
    output uwire id_10,
    input wire id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply0 id_15,
    input wor id_16,
    input wire id_17,
    input supply1 id_18,
    input tri0 id_19,
    output wire id_20,
    input wire id_21,
    input wor id_22,
    input wand id_23,
    inout supply0 id_24,
    input wand id_25,
    output tri id_26,
    input tri1 id_27,
    input supply1 id_28
);
  id_30 :
  assert property (@(posedge 1) id_9) id_7 <= 1'b0;
  module_0(
      id_6, id_27, id_2, id_15
  );
endmodule
