

================================================================
== Vivado HLS Report for 'conv_intr510'
================================================================
* Date:           Sat Feb 15 07:03:51 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.322 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     2305|     2306| 11.525 us | 11.530 us |  2304|  2304| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_channel_filter_loop  |     2305|     2305|         3|          1|          1|  2304|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 4 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V424, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V423, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V422, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V421, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V420, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V319, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V318, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V317, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V316, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V315, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V214, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V213, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V212, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V211, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V210, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%window_cache_0_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 80 'alloca' 'window_cache_0_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%window_cache_0_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 81 'alloca' 'window_cache_0_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%window_cache_0_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 82 'alloca' 'window_cache_0_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%window_cache_0_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 83 'alloca' 'window_cache_0_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%window_cache_0_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 84 'alloca' 'window_cache_0_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%window_cache_1_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 85 'alloca' 'window_cache_1_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%window_cache_1_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 86 'alloca' 'window_cache_1_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%window_cache_1_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 87 'alloca' 'window_cache_1_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%window_cache_1_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 88 'alloca' 'window_cache_1_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%window_cache_1_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 89 'alloca' 'window_cache_1_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%window_cache_2_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 90 'alloca' 'window_cache_2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%window_cache_2_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 91 'alloca' 'window_cache_2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%window_cache_2_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 92 'alloca' 'window_cache_2_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%window_cache_2_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 93 'alloca' 'window_cache_2_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%window_cache_2_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 94 'alloca' 'window_cache_2_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%window_cache_3_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 95 'alloca' 'window_cache_3_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%window_cache_3_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 96 'alloca' 'window_cache_3_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%window_cache_3_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 97 'alloca' 'window_cache_3_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%window_cache_3_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 98 'alloca' 'window_cache_3_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%window_cache_3_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 99 'alloca' 'window_cache_3_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%window_cache_4_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 100 'alloca' 'window_cache_4_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%window_cache_4_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 101 'alloca' 'window_cache_4_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%window_cache_4_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 102 'alloca' 'window_cache_4_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%window_cache_4_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 103 'alloca' 'window_cache_4_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%window_cache_4_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97]   --->   Operation 104 'alloca' 'window_cache_4_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.76ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113]   --->   Operation 105 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %branch25 ], [ false, %pixel_channel_filter_loop_end ], [ true, %0 ]"   --->   Operation 106 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%i_0450 = phi i12 [ 0, %branch25 ], [ %i, %pixel_channel_filter_loop_end ], [ 0, %0 ]"   --->   Operation 107 'phi' 'i_0450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%loops_0_0_0449 = phi i2 [ 0, %branch25 ], [ %weight_index, %pixel_channel_filter_loop_end ], [ 0, %0 ]"   --->   Operation 108 'phi' 'loops_0_0_0449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %pixel_channel_filter_loop_begin"   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str1774) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str1774)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113]   --->   Operation 111 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str57) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116]   --->   Operation 112 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.95ns)   --->   "%icmp_ln128 = icmp eq i2 %loops_0_0_0449, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 113 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i2 %loops_0_0_0449 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 114 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.54ns)   --->   "%i = add i12 %i_0450, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113]   --->   Operation 115 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch120, label %._crit_edge.0.2.critedge.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%weights_0_0_V_addr_1 = getelementptr [4 x i16]* %weights_0_0_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 117 'getelementptr' 'weights_0_0_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (2.32ns)   --->   "%tmp_V_288 = load i16* %weights_0_0_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 118 'load' 'tmp_V_288' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%weights_1_0_V_addr_1 = getelementptr [4 x i16]* %weights_1_0_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 119 'getelementptr' 'weights_1_0_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (2.32ns)   --->   "%tmp_V_290 = load i16* %weights_1_0_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 120 'load' 'tmp_V_290' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 121 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 121 'read' 'tmp_V' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%weights_0_0_V_addr = getelementptr [4 x i16]* %weights_0_0_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 122 'getelementptr' 'weights_0_0_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.32ns)   --->   "%tmp_V_282 = load i16* %weights_0_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 123 'load' 'tmp_V_282' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 124 [1/1] (2.18ns)   --->   "%tmp_V_284 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 124 'read' 'tmp_V_284' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%weights_1_0_V_addr = getelementptr [4 x i16]* %weights_1_0_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 125 'getelementptr' 'weights_1_0_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (2.32ns)   --->   "%tmp_V_285 = load i16* %weights_1_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 126 'load' 'tmp_V_285' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 127 [1/1] (2.18ns)   --->   "%tmp_V_392 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V210)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 127 'read' 'tmp_V_392' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%weights_2_0_V_addr = getelementptr [4 x i16]* %weights_2_0_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 128 'getelementptr' 'weights_2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.32ns)   --->   "%tmp_V_292 = load i16* %weights_2_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 129 'load' 'tmp_V_292' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch108, label %._crit_edge.0.4.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%weights_3_0_V_addr_1 = getelementptr [4 x i16]* %weights_3_0_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 131 'getelementptr' 'weights_3_0_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (2.32ns)   --->   "%tmp_V_298 = load i16* %weights_3_0_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 132 'load' 'tmp_V_298' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 133 [1/1] (2.18ns)   --->   "%tmp_V_294 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V315)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 133 'read' 'tmp_V_294' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%weights_3_0_V_addr = getelementptr [4 x i16]* %weights_3_0_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 134 'getelementptr' 'weights_3_0_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (2.32ns)   --->   "%tmp_V_295 = load i16* %weights_3_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 135 'load' 'tmp_V_295' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 136 [1/1] (2.18ns)   --->   "%tmp_V_391 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V420)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 136 'read' 'tmp_V_391' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%weights_4_0_V_addr = getelementptr [4 x i16]* %weights_4_0_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 137 'getelementptr' 'weights_4_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (2.32ns)   --->   "%tmp_V_300 = load i16* %weights_4_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 138 'load' 'tmp_V_300' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch95, label %._crit_edge.1.1.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%weights_0_1_V_addr_1 = getelementptr [4 x i16]* %weights_0_1_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 140 'getelementptr' 'weights_0_1_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (2.32ns)   --->   "%tmp_V_306 = load i16* %weights_0_1_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 141 'load' 'tmp_V_306' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 142 [1/1] (2.18ns)   --->   "%tmp_V_302 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 142 'read' 'tmp_V_302' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%weights_0_1_V_addr = getelementptr [4 x i16]* %weights_0_1_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 143 'getelementptr' 'weights_0_1_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (2.32ns)   --->   "%tmp_V_303 = load i16* %weights_0_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 144 'load' 'tmp_V_303' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 145 [1/1] (2.18ns)   --->   "%tmp_V_390 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 145 'read' 'tmp_V_390' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%weights_1_1_V_addr = getelementptr [4 x i16]* %weights_1_1_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 146 'getelementptr' 'weights_1_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (2.32ns)   --->   "%tmp_V_308 = load i16* %weights_1_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 147 'load' 'tmp_V_308' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch87, label %._crit_edge.1.3.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%weights_2_1_V_addr_1 = getelementptr [4 x i16]* %weights_2_1_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 149 'getelementptr' 'weights_2_1_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (2.32ns)   --->   "%tmp_V_314 = load i16* %weights_2_1_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 150 'load' 'tmp_V_314' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 151 [1/1] (2.18ns)   --->   "%tmp_V_310 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V211)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 151 'read' 'tmp_V_310' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%weights_2_1_V_addr = getelementptr [4 x i16]* %weights_2_1_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 152 'getelementptr' 'weights_2_1_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (2.32ns)   --->   "%tmp_V_311 = load i16* %weights_2_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 153 'load' 'tmp_V_311' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 154 [1/1] (2.18ns)   --->   "%tmp_V_389 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V316)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 154 'read' 'tmp_V_389' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%weights_3_1_V_addr = getelementptr [4 x i16]* %weights_3_1_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 155 'getelementptr' 'weights_3_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (2.32ns)   --->   "%tmp_V_316 = load i16* %weights_3_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 156 'load' 'tmp_V_316' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch79, label %._crit_edge.2.0.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%weights_4_1_V_addr_1 = getelementptr [4 x i16]* %weights_4_1_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 158 'getelementptr' 'weights_4_1_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (2.32ns)   --->   "%tmp_V_322 = load i16* %weights_4_1_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 159 'load' 'tmp_V_322' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 160 [1/1] (2.18ns)   --->   "%tmp_V_318 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V421)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 160 'read' 'tmp_V_318' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%weights_4_1_V_addr = getelementptr [4 x i16]* %weights_4_1_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 161 'getelementptr' 'weights_4_1_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (2.32ns)   --->   "%tmp_V_319 = load i16* %weights_4_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 162 'load' 'tmp_V_319' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 163 [1/1] (2.18ns)   --->   "%tmp_V_388 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 163 'read' 'tmp_V_388' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%weights_0_2_V_addr = getelementptr [4 x i16]* %weights_0_2_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 164 'getelementptr' 'weights_0_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (2.32ns)   --->   "%tmp_V_324 = load i16* %weights_0_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 165 'load' 'tmp_V_324' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch66, label %._crit_edge.2.2.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%weights_1_2_V_addr_1 = getelementptr [4 x i16]* %weights_1_2_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 167 'getelementptr' 'weights_1_2_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 168 [2/2] (2.32ns)   --->   "%tmp_V_330 = load i16* %weights_1_2_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 168 'load' 'tmp_V_330' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 169 [1/1] (2.18ns)   --->   "%tmp_V_326 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 169 'read' 'tmp_V_326' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%weights_1_2_V_addr = getelementptr [4 x i16]* %weights_1_2_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 170 'getelementptr' 'weights_1_2_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (2.32ns)   --->   "%tmp_V_327 = load i16* %weights_1_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 171 'load' 'tmp_V_327' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 172 [1/1] (2.18ns)   --->   "%tmp_V_387 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V212)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 172 'read' 'tmp_V_387' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%weights_2_2_V_addr = getelementptr [4 x i16]* %weights_2_2_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 173 'getelementptr' 'weights_2_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [2/2] (2.32ns)   --->   "%tmp_V_332 = load i16* %weights_2_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 174 'load' 'tmp_V_332' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch58, label %._crit_edge.2.4.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%weights_3_2_V_addr_1 = getelementptr [4 x i16]* %weights_3_2_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 176 'getelementptr' 'weights_3_2_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (2.32ns)   --->   "%tmp_V_338 = load i16* %weights_3_2_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 177 'load' 'tmp_V_338' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 178 [1/1] (2.18ns)   --->   "%tmp_V_334 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V317)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 178 'read' 'tmp_V_334' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%weights_3_2_V_addr = getelementptr [4 x i16]* %weights_3_2_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 179 'getelementptr' 'weights_3_2_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 180 [2/2] (2.32ns)   --->   "%tmp_V_335 = load i16* %weights_3_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 180 'load' 'tmp_V_335' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 181 [1/1] (2.18ns)   --->   "%tmp_V_386 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V422)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 181 'read' 'tmp_V_386' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%weights_4_2_V_addr = getelementptr [4 x i16]* %weights_4_2_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 182 'getelementptr' 'weights_4_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (2.32ns)   --->   "%tmp_V_340 = load i16* %weights_4_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 183 'load' 'tmp_V_340' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch45130, label %._crit_edge.3.1.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%weights_0_3_V_addr_1 = getelementptr [4 x i16]* %weights_0_3_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 185 'getelementptr' 'weights_0_3_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 186 [2/2] (2.32ns)   --->   "%tmp_V_346 = load i16* %weights_0_3_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 186 'load' 'tmp_V_346' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 187 [1/1] (2.18ns)   --->   "%tmp_V_342 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 187 'read' 'tmp_V_342' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%weights_0_3_V_addr = getelementptr [4 x i16]* %weights_0_3_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 188 'getelementptr' 'weights_0_3_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 189 [2/2] (2.32ns)   --->   "%tmp_V_343 = load i16* %weights_0_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 189 'load' 'tmp_V_343' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 190 [1/1] (2.18ns)   --->   "%tmp_V_385 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 190 'read' 'tmp_V_385' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%weights_1_3_V_addr = getelementptr [4 x i16]* %weights_1_3_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 191 'getelementptr' 'weights_1_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (2.32ns)   --->   "%tmp_V_348 = load i16* %weights_1_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 192 'load' 'tmp_V_348' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch37108, label %._crit_edge.3.3.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%weights_2_3_V_addr_1 = getelementptr [4 x i16]* %weights_2_3_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 194 'getelementptr' 'weights_2_3_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 195 [2/2] (2.32ns)   --->   "%tmp_V_354 = load i16* %weights_2_3_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 195 'load' 'tmp_V_354' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 196 [1/1] (2.18ns)   --->   "%tmp_V_350 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V213)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 196 'read' 'tmp_V_350' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%weights_2_3_V_addr = getelementptr [4 x i16]* %weights_2_3_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 197 'getelementptr' 'weights_2_3_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (2.32ns)   --->   "%tmp_V_351 = load i16* %weights_2_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 198 'load' 'tmp_V_351' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 199 [1/1] (2.18ns)   --->   "%tmp_V_384 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V318)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 199 'read' 'tmp_V_384' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%weights_3_3_V_addr = getelementptr [4 x i16]* %weights_3_3_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 200 'getelementptr' 'weights_3_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (2.32ns)   --->   "%tmp_V_356 = load i16* %weights_3_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 201 'load' 'tmp_V_356' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch2985, label %._crit_edge.4.0.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%weights_4_3_V_addr_1 = getelementptr [4 x i16]* %weights_4_3_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 203 'getelementptr' 'weights_4_3_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (2.32ns)   --->   "%tmp_V_362 = load i16* %weights_4_3_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 204 'load' 'tmp_V_362' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 205 [1/1] (2.18ns)   --->   "%tmp_V_358 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V423)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 205 'read' 'tmp_V_358' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%weights_4_3_V_addr = getelementptr [4 x i16]* %weights_4_3_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 206 'getelementptr' 'weights_4_3_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 207 [2/2] (2.32ns)   --->   "%tmp_V_359 = load i16* %weights_4_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 207 'load' 'tmp_V_359' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 208 [1/1] (2.18ns)   --->   "%tmp_V_383 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 208 'read' 'tmp_V_383' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%weights_0_4_V_addr = getelementptr [4 x i16]* %weights_0_4_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 209 'getelementptr' 'weights_0_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (2.32ns)   --->   "%tmp_V_364 = load i16* %weights_0_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 210 'load' 'tmp_V_364' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch1658, label %._crit_edge.4.2.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%weights_1_4_V_addr_1 = getelementptr [4 x i16]* %weights_1_4_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 212 'getelementptr' 'weights_1_4_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 213 [2/2] (2.32ns)   --->   "%tmp_V_370 = load i16* %weights_1_4_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 213 'load' 'tmp_V_370' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 214 [1/1] (2.18ns)   --->   "%tmp_V_366 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 214 'read' 'tmp_V_366' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%weights_1_4_V_addr = getelementptr [4 x i16]* %weights_1_4_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 215 'getelementptr' 'weights_1_4_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 216 [2/2] (2.32ns)   --->   "%tmp_V_367 = load i16* %weights_1_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 216 'load' 'tmp_V_367' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 217 [1/1] (2.18ns)   --->   "%tmp_V_382 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V214)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 217 'read' 'tmp_V_382' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%weights_2_4_V_addr = getelementptr [4 x i16]* %weights_2_4_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 218 'getelementptr' 'weights_2_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (2.32ns)   --->   "%tmp_V_372 = load i16* %weights_2_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 219 'load' 'tmp_V_372' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %branch834, label %._crit_edge.4.4.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%weights_3_4_V_addr_1 = getelementptr [4 x i16]* %weights_3_4_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 221 'getelementptr' 'weights_3_4_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 222 [2/2] (2.32ns)   --->   "%tmp_V_378 = load i16* %weights_3_4_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 222 'load' 'tmp_V_378' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 223 [1/1] (2.18ns)   --->   "%tmp_V_374 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V319)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 223 'read' 'tmp_V_374' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%weights_3_4_V_addr = getelementptr [4 x i16]* %weights_3_4_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 224 'getelementptr' 'weights_3_4_V_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 225 [2/2] (2.32ns)   --->   "%tmp_V_375 = load i16* %weights_3_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 225 'load' 'tmp_V_375' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 226 [1/1] (2.18ns)   --->   "%tmp_V_381 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V424)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 226 'read' 'tmp_V_381' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%weights_4_4_V_addr = getelementptr [4 x i16]* %weights_4_4_V, i64 0, i64 %zext_ln134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 227 'getelementptr' 'weights_4_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (2.32ns)   --->   "%tmp_V_380 = load i16* %weights_4_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 228 'load' 'tmp_V_380' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 229 [1/1] (1.56ns)   --->   "%weight_index = add i2 %loops_0_0_0449, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:158->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113]   --->   Operation 229 'add' 'weight_index' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (1.99ns)   --->   "%icmp_ln113 = icmp eq i12 %i_0450, -1793" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113]   --->   Operation 230 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %0, label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:146]   --->   Operation 232 'br' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 3> <Delay = 2.18>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_0_0_V)"   --->   Operation 233 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_0_1_V)"   --->   Operation 234 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_0_2_V)"   --->   Operation 235 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_0_3_V)"   --->   Operation 236 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_0_4_V)"   --->   Operation 237 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_1_0_V)"   --->   Operation 238 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_1_1_V)"   --->   Operation 239 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_1_2_V)"   --->   Operation 240 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_1_3_V)"   --->   Operation 241 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_1_4_V)"   --->   Operation 242 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_2_0_V)"   --->   Operation 243 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_2_1_V)"   --->   Operation 244 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_2_2_V)"   --->   Operation 245 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_2_3_V)"   --->   Operation 246 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_2_4_V)"   --->   Operation 247 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_3_0_V)"   --->   Operation 248 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_3_1_V)"   --->   Operation 249 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_3_2_V)"   --->   Operation 250 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_3_3_V)"   --->   Operation 251 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_3_4_V)"   --->   Operation 252 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_4_0_V)"   --->   Operation 253 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_4_1_V)"   --->   Operation 254 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_4_2_V)"   --->   Operation 255 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_4_3_V)"   --->   Operation 256 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_4_4_V)"   --->   Operation 257 'specstablecontent' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_4_4_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 258 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_4_3_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 259 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_4_2_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 260 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_4_1_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 261 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_4_0_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 262 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_3_4_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 263 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_3_3_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 264 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_3_2_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 265 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_3_1_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 266 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_3_0_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 267 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_2_4_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 268 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_2_3_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 269 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_2_2_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 270 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_2_1_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 271 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_2_0_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 272 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_1_4_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 273 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_1_3_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 274 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_1_2_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 275 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_1_1_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 276 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_1_0_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 277 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_0_4_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 278 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_0_3_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 279 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_0_2_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 280 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_0_1_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 281 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_0_0_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 282 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "br label %pixel_channel_filter_loop_begin" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113]   --->   Operation 283 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_V_287 = load i16* %window_cache_0_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 284 'load' 'tmp_V_287' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_0_V_V, i16 %tmp_V_287)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 285 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 286 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_0_V_V, i16 %tmp_V_288)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 286 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_V_289 = load i16* %window_cache_1_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 287 'load' 'tmp_V_289' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_1_V_V, i16 %tmp_V_289)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 288 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 289 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_1_V_V, i16 %tmp_V_290)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 289 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.2"   --->   Operation 290 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_0_V_V, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 291 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 292 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_0_V_V, i16 %tmp_V_282)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 292 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 293 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_1_V_V, i16 %tmp_V_284)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 293 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 294 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_1_V_V, i16 %tmp_V_285)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 294 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 295 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_V_291 = load i16* %window_cache_2_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 296 'load' 'tmp_V_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_2_V_V, i16 %tmp_V_291)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 297 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 298 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_2_V_V, i16 %tmp_V_292)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 298 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_V_297 = load i16* %window_cache_3_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 299 'load' 'tmp_V_297' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_3_V_V, i16 %tmp_V_297)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 300 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 301 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_3_V_V, i16 %tmp_V_298)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 301 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.4"   --->   Operation 302 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_3_V_V, i16 %tmp_V_294)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 303 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 304 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_3_V_V, i16 %tmp_V_295)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 304 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 305 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_V_299 = load i16* %window_cache_4_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 306 'load' 'tmp_V_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_4_V_V, i16 %tmp_V_299)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 307 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 308 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_4_V_V, i16 %tmp_V_300)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 308 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_V_305 = load i16* %window_cache_0_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 309 'load' 'tmp_V_305' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_5_V_V, i16 %tmp_V_305)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 310 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 311 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_5_V_V, i16 %tmp_V_306)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 311 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "br label %._crit_edge.1.1"   --->   Operation 312 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_5_V_V, i16 %tmp_V_302)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 313 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 314 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_5_V_V, i16 %tmp_V_303)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 314 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "br label %._crit_edge.1.1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 315 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_V_307 = load i16* %window_cache_1_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 316 'load' 'tmp_V_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_6_V_V, i16 %tmp_V_307)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 317 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 318 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_6_V_V, i16 %tmp_V_308)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 318 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_V_313 = load i16* %window_cache_2_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 319 'load' 'tmp_V_313' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_7_V_V, i16 %tmp_V_313)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 320 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 321 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_7_V_V, i16 %tmp_V_314)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 321 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "br label %._crit_edge.1.3"   --->   Operation 322 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_7_V_V, i16 %tmp_V_310)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 323 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 324 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_7_V_V, i16 %tmp_V_311)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 324 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "br label %._crit_edge.1.3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 325 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_V_315 = load i16* %window_cache_3_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 326 'load' 'tmp_V_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_8_V_V, i16 %tmp_V_315)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 327 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 328 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_8_V_V, i16 %tmp_V_316)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 328 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_V_321 = load i16* %window_cache_4_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 329 'load' 'tmp_V_321' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_9_V_V, i16 %tmp_V_321)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 330 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 331 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_9_V_V, i16 %tmp_V_322)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 331 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "br label %._crit_edge.2.0"   --->   Operation 332 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_9_V_V, i16 %tmp_V_318)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 333 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 334 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_9_V_V, i16 %tmp_V_319)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 334 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "br label %._crit_edge.2.0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 335 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_V_323 = load i16* %window_cache_0_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 336 'load' 'tmp_V_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_10_V_V, i16 %tmp_V_323)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 337 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 338 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_10_V_V, i16 %tmp_V_324)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 338 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_V_329 = load i16* %window_cache_1_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 339 'load' 'tmp_V_329' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_11_V_V, i16 %tmp_V_329)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 340 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 341 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_11_V_V, i16 %tmp_V_330)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 341 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "br label %._crit_edge.2.2"   --->   Operation 342 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_11_V_V, i16 %tmp_V_326)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 343 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 344 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_11_V_V, i16 %tmp_V_327)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 344 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "br label %._crit_edge.2.2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 345 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_V_331 = load i16* %window_cache_2_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 346 'load' 'tmp_V_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_12_V_V, i16 %tmp_V_331)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 347 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 348 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_12_V_V, i16 %tmp_V_332)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 348 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_V_337 = load i16* %window_cache_3_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 349 'load' 'tmp_V_337' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_13_V_V, i16 %tmp_V_337)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 350 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 351 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_13_V_V, i16 %tmp_V_338)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 351 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "br label %._crit_edge.2.4"   --->   Operation 352 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_13_V_V, i16 %tmp_V_334)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 353 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 354 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_13_V_V, i16 %tmp_V_335)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 354 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "br label %._crit_edge.2.4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 355 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_V_339 = load i16* %window_cache_4_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 356 'load' 'tmp_V_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_14_V_V, i16 %tmp_V_339)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 357 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 358 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_14_V_V, i16 %tmp_V_340)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 358 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_V_345 = load i16* %window_cache_0_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 359 'load' 'tmp_V_345' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_15_V_V, i16 %tmp_V_345)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 360 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 361 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_15_V_V, i16 %tmp_V_346)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 361 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "br label %._crit_edge.3.1"   --->   Operation 362 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_15_V_V, i16 %tmp_V_342)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 363 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 364 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_15_V_V, i16 %tmp_V_343)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 364 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "br label %._crit_edge.3.1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 365 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_V_347 = load i16* %window_cache_1_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 366 'load' 'tmp_V_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_16_V_V, i16 %tmp_V_347)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 367 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 368 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_16_V_V, i16 %tmp_V_348)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 368 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_V_353 = load i16* %window_cache_2_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 369 'load' 'tmp_V_353' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_17_V_V, i16 %tmp_V_353)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 370 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 371 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_17_V_V, i16 %tmp_V_354)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 371 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "br label %._crit_edge.3.3"   --->   Operation 372 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_17_V_V, i16 %tmp_V_350)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 373 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 374 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_17_V_V, i16 %tmp_V_351)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 374 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "br label %._crit_edge.3.3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 375 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_V_355 = load i16* %window_cache_3_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 376 'load' 'tmp_V_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_18_V_V, i16 %tmp_V_355)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 377 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 378 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_18_V_V, i16 %tmp_V_356)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 378 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_V_361 = load i16* %window_cache_4_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 379 'load' 'tmp_V_361' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_19_V_V, i16 %tmp_V_361)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 380 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 381 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_19_V_V, i16 %tmp_V_362)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 381 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "br label %._crit_edge.4.0"   --->   Operation 382 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_19_V_V, i16 %tmp_V_358)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 383 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 384 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_19_V_V, i16 %tmp_V_359)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 384 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "br label %._crit_edge.4.0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 385 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_V_363 = load i16* %window_cache_0_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 386 'load' 'tmp_V_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_20_V_V, i16 %tmp_V_363)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 387 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 388 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_20_V_V, i16 %tmp_V_364)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 388 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_V_369 = load i16* %window_cache_1_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 389 'load' 'tmp_V_369' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_21_V_V, i16 %tmp_V_369)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 390 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 391 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_21_V_V, i16 %tmp_V_370)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 391 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "br label %._crit_edge.4.2"   --->   Operation 392 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_21_V_V, i16 %tmp_V_366)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 393 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 394 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_21_V_V, i16 %tmp_V_367)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 394 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "br label %._crit_edge.4.2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 395 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_V_371 = load i16* %window_cache_2_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 396 'load' 'tmp_V_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_22_V_V, i16 %tmp_V_371)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 397 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 398 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_22_V_V, i16 %tmp_V_372)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 398 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_V_377 = load i16* %window_cache_3_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 399 'load' 'tmp_V_377' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_23_V_V, i16 %tmp_V_377)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 400 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 401 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_23_V_V, i16 %tmp_V_378)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 401 'write' <Predicate = (!icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "br label %pixel_channel_filter_loop_end"   --->   Operation 402 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_23_V_V, i16 %tmp_V_374)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 403 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 404 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_23_V_V, i16 %tmp_V_375)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 404 'write' <Predicate = (icmp_ln128)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "br label %pixel_channel_filter_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:130]   --->   Operation 405 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_V_379 = load i16* %window_cache_4_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 406 'load' 'tmp_V_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_stream_24_V_V, i16 %tmp_V_379)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133]   --->   Operation 407 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 408 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %weight_stream_24_V_V, i16 %tmp_V_380)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 408 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str1774, i32 %tmp)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:144]   --->   Operation 409 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%empty_258 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 410 'speclooptripcount' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:146]   --->   Operation 411 'return' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 412 [1/2] (2.32ns)   --->   "%tmp_V_288 = load i16* %weights_0_0_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 412 'load' 'tmp_V_288' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 413 [1/2] (2.32ns)   --->   "%tmp_V_290 = load i16* %weights_1_0_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 413 'load' 'tmp_V_290' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "store i16 %tmp_V, i16* %window_cache_0_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 414 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 415 [1/2] (2.32ns)   --->   "%tmp_V_282 = load i16* %weights_0_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 415 'load' 'tmp_V_282' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "store i16 %tmp_V_284, i16* %window_cache_1_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 416 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 417 [1/2] (2.32ns)   --->   "%tmp_V_285 = load i16* %weights_1_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 417 'load' 'tmp_V_285' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "store i16 %tmp_V_392, i16* %window_cache_2_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 418 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 419 [1/2] (2.32ns)   --->   "%tmp_V_292 = load i16* %weights_2_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 419 'load' 'tmp_V_292' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 420 [1/2] (2.32ns)   --->   "%tmp_V_298 = load i16* %weights_3_0_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 420 'load' 'tmp_V_298' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "store i16 %tmp_V_294, i16* %window_cache_3_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 421 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 422 [1/2] (2.32ns)   --->   "%tmp_V_295 = load i16* %weights_3_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 422 'load' 'tmp_V_295' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "store i16 %tmp_V_391, i16* %window_cache_4_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 423 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 424 [1/2] (2.32ns)   --->   "%tmp_V_300 = load i16* %weights_4_0_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 424 'load' 'tmp_V_300' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 425 [1/2] (2.32ns)   --->   "%tmp_V_306 = load i16* %weights_0_1_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 425 'load' 'tmp_V_306' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "store i16 %tmp_V_302, i16* %window_cache_0_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 426 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 427 [1/2] (2.32ns)   --->   "%tmp_V_303 = load i16* %weights_0_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 427 'load' 'tmp_V_303' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "store i16 %tmp_V_390, i16* %window_cache_1_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 428 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 429 [1/2] (2.32ns)   --->   "%tmp_V_308 = load i16* %weights_1_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 429 'load' 'tmp_V_308' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 430 [1/2] (2.32ns)   --->   "%tmp_V_314 = load i16* %weights_2_1_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 430 'load' 'tmp_V_314' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "store i16 %tmp_V_310, i16* %window_cache_2_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 431 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 432 [1/2] (2.32ns)   --->   "%tmp_V_311 = load i16* %weights_2_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 432 'load' 'tmp_V_311' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "store i16 %tmp_V_389, i16* %window_cache_3_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 433 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 434 [1/2] (2.32ns)   --->   "%tmp_V_316 = load i16* %weights_3_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 434 'load' 'tmp_V_316' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 435 [1/2] (2.32ns)   --->   "%tmp_V_322 = load i16* %weights_4_1_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 435 'load' 'tmp_V_322' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "store i16 %tmp_V_318, i16* %window_cache_4_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 436 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 437 [1/2] (2.32ns)   --->   "%tmp_V_319 = load i16* %weights_4_1_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 437 'load' 'tmp_V_319' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "store i16 %tmp_V_388, i16* %window_cache_0_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 438 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 439 [1/2] (2.32ns)   --->   "%tmp_V_324 = load i16* %weights_0_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 439 'load' 'tmp_V_324' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 440 [1/2] (2.32ns)   --->   "%tmp_V_330 = load i16* %weights_1_2_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 440 'load' 'tmp_V_330' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "store i16 %tmp_V_326, i16* %window_cache_1_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 441 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 442 [1/2] (2.32ns)   --->   "%tmp_V_327 = load i16* %weights_1_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 442 'load' 'tmp_V_327' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "store i16 %tmp_V_387, i16* %window_cache_2_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 443 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 444 [1/2] (2.32ns)   --->   "%tmp_V_332 = load i16* %weights_2_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 444 'load' 'tmp_V_332' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 445 [1/2] (2.32ns)   --->   "%tmp_V_338 = load i16* %weights_3_2_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 445 'load' 'tmp_V_338' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "store i16 %tmp_V_334, i16* %window_cache_3_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 446 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 447 [1/2] (2.32ns)   --->   "%tmp_V_335 = load i16* %weights_3_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 447 'load' 'tmp_V_335' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "store i16 %tmp_V_386, i16* %window_cache_4_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 448 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 449 [1/2] (2.32ns)   --->   "%tmp_V_340 = load i16* %weights_4_2_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 449 'load' 'tmp_V_340' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 450 [1/2] (2.32ns)   --->   "%tmp_V_346 = load i16* %weights_0_3_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 450 'load' 'tmp_V_346' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "store i16 %tmp_V_342, i16* %window_cache_0_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 451 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 452 [1/2] (2.32ns)   --->   "%tmp_V_343 = load i16* %weights_0_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 452 'load' 'tmp_V_343' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "store i16 %tmp_V_385, i16* %window_cache_1_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 453 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 454 [1/2] (2.32ns)   --->   "%tmp_V_348 = load i16* %weights_1_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 454 'load' 'tmp_V_348' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 455 [1/2] (2.32ns)   --->   "%tmp_V_354 = load i16* %weights_2_3_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 455 'load' 'tmp_V_354' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "store i16 %tmp_V_350, i16* %window_cache_2_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 456 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 457 [1/2] (2.32ns)   --->   "%tmp_V_351 = load i16* %weights_2_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 457 'load' 'tmp_V_351' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "store i16 %tmp_V_384, i16* %window_cache_3_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 458 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 459 [1/2] (2.32ns)   --->   "%tmp_V_356 = load i16* %weights_3_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 459 'load' 'tmp_V_356' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 460 [1/2] (2.32ns)   --->   "%tmp_V_362 = load i16* %weights_4_3_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 460 'load' 'tmp_V_362' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "store i16 %tmp_V_358, i16* %window_cache_4_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 461 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 462 [1/2] (2.32ns)   --->   "%tmp_V_359 = load i16* %weights_4_3_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 462 'load' 'tmp_V_359' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "store i16 %tmp_V_383, i16* %window_cache_0_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 463 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 464 [1/2] (2.32ns)   --->   "%tmp_V_364 = load i16* %weights_0_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 464 'load' 'tmp_V_364' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 465 [1/2] (2.32ns)   --->   "%tmp_V_370 = load i16* %weights_1_4_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 465 'load' 'tmp_V_370' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "store i16 %tmp_V_366, i16* %window_cache_1_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 466 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 467 [1/2] (2.32ns)   --->   "%tmp_V_367 = load i16* %weights_1_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 467 'load' 'tmp_V_367' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "store i16 %tmp_V_382, i16* %window_cache_2_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 468 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 469 [1/2] (2.32ns)   --->   "%tmp_V_372 = load i16* %weights_2_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 469 'load' 'tmp_V_372' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 470 [1/2] (2.32ns)   --->   "%tmp_V_378 = load i16* %weights_3_4_V_addr_1, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 470 'load' 'tmp_V_378' <Predicate = (!icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "store i16 %tmp_V_374, i16* %window_cache_3_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 471 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 472 [1/2] (2.32ns)   --->   "%tmp_V_375 = load i16* %weights_3_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 472 'load' 'tmp_V_375' <Predicate = (icmp_ln128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "store i16 %tmp_V_381, i16* %window_cache_4_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129]   --->   Operation 473 'store' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 474 [1/2] (2.32ns)   --->   "%tmp_V_380 = load i16* %weights_4_4_V_addr, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134]   --->   Operation 474 'load' 'tmp_V_380' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [203]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('weight_index') with incoming values : ('weight_index', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:158->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113) [205]  (0 ns)
	'getelementptr' operation ('weights_4_0_V_addr', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134) [322]  (0 ns)
	'load' operation ('tmp.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134) on array 'weights_4_0_V' [323]  (2.32 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	'load' operation ('tmp.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133) on local variable 'window_cache[0][0].V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97 [268]  (0 ns)
	fifo write on port 'window_stream_0_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:133) [269]  (2.19 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('tmp.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:134) on array 'weights_0_0_V' [271]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
