Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 931e2321993d4495b76614985531e90f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'cin' [/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/alu.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [/home/prajwal/Desktop/Final_Year_Project/Code/16_bitCore/16_bitCore.srcs/sources_1/new/load.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.notg
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register16
Compiling module xil_defaultlib.neg_register16
Compiling module xil_defaultlib.not16
Compiling module xil_defaultlib.andg
Compiling module xil_defaultlib.and16
Compiling module xil_defaultlib.org
Compiling module xil_defaultlib.xorg
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder16
Compiling module xil_defaultlib.mux16
Compiling module xil_defaultlib.mux16_4
Compiling module xil_defaultlib.is_equal
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.d_reg
Compiling module xil_defaultlib.a_reg
Compiling module xil_defaultlib.dmux
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mux_8
Compiling module xil_defaultlib.load
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
