#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001dede07aea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001deddfc0a50 .scope module, "descriptors_tb" "descriptors_tb" 3 10;
 .timescale -9 -12;
P_000001dede036900 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001dede036938 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_000001dede036970 .param/l "PATCH_SIZE" 0 3 15, +C4<00000000000000000000000000000100>;
P_000001dede0369a8 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001dede0369e0 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v000001dede107780_0 .net "O1L1_x_address", 11 0, v000001dede101ae0_0;  1 drivers
v000001dede107c80_0 .net/s "O1L1_x_grad", 7 0, L_000001deddff08d0;  1 drivers
v000001dede108860_0 .net "O1L1_y_address", 11 0, v000001dede100be0_0;  1 drivers
v000001dede108900_0 .net/s "O1L1_y_grad", 7 0, L_000001deddff1120;  1 drivers
v000001dede107e60_0 .net "O1L2_x_address", 11 0, v000001dede100e60_0;  1 drivers
v000001dede108680_0 .net/s "O1L2_x_grad", 7 0, L_000001deddfeffa0;  1 drivers
v000001dede1071e0_0 .net "O1L2_y_address", 11 0, v000001dede101220_0;  1 drivers
v000001dede1089a0_0 .net/s "O1L2_y_grad", 7 0, L_000001deddff1660;  1 drivers
v000001dede1084a0_0 .net "O2L1_x_address", 9 0, v000001dede104fc0_0;  1 drivers
v000001dede107d20_0 .var/s "O2L1_x_grad", 7 0;
v000001dede107280_0 .net "O2L1_y_address", 9 0, v000001dede106320_0;  1 drivers
v000001dede108540_0 .var/s "O2L1_y_grad", 7 0;
v000001dede107820_0 .net "O2L2_x_address", 9 0, v000001dede106460_0;  1 drivers
v000001dede108220_0 .var/s "O2L2_x_grad", 7 0;
v000001dede106b00_0 .net "O2L2_y_address", 9 0, v000001dede105240_0;  1 drivers
v000001dede108720_0 .var/s "O2L2_y_grad", 7 0;
v000001dede106ce0_0 .net "O3L1_x_address", 9 0, v000001dede105380_0;  1 drivers
v000001dede107dc0_0 .var/s "O3L1_x_grad", 7 0;
v000001dede1078c0_0 .net "O3L1_y_address", 9 0, v000001dede105ce0_0;  1 drivers
v000001dede106e20_0 .var/s "O3L1_y_grad", 7 0;
v000001dede107960_0 .net "O3L2_x_address", 7 0, v000001dede105b00_0;  1 drivers
v000001dede1082c0_0 .var/s "O3L2_x_grad", 7 0;
v000001dede107a00_0 .net "O3L2_y_address", 7 0, v000001dede105f60_0;  1 drivers
v000001dede106ec0_0 .var/s "O3L2_y_grad", 7 0;
L_000001dede10e1d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dede106f60_0 .net *"_ivl_13", 4 0, L_000001dede10e1d8;  1 drivers
v000001dede107000_0 .var "clk_in", 0 0;
v000001dede1070a0_0 .net "desc_out", 15 0, v000001dede104b60_0;  1 drivers
v000001dede107be0_0 .net "desc_wea", 0 0, v000001dede104c00_0;  1 drivers
v000001dede107b40_0 .net "desc_write_addr", 11 0, v000001dede104ca0_0;  1 drivers
v000001dede10ba10_0 .net "descriptors_done", 0 0, v000001dede104d40_0;  1 drivers
v000001dede10b1f0_0 .net "key_read_addr", 11 0, v000001dede104de0_0;  1 drivers
v000001dede10a6b0_0 .net "keypoint_read", 12 0, L_000001dede1572c0;  1 drivers
v000001dede10bdd0_0 .var "rst_in", 0 0;
v000001dede10a890_0 .var "start_desc", 0 0;
L_000001dede157900 .part v000001dede104de0_0, 0, 10;
L_000001dede1572c0 .concat [ 8 5 0 0], v000001dede107500_0, L_000001dede10e1d8;
L_000001dede157360 .part v000001dede101ae0_0, 0, 10;
S_000001deddfd6e70 .scope module, "O1L1_x" "xilinx_single_port_ram_read_first" 3 96, 4 12 0, S_000001deddfc0a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001deddfd7000 .param/str "INIT_FILE" 0 4 16, "O1L1_x.mem";
P_000001deddfd7038 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000001111101000>;
P_000001deddfd7070 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001deddfd70a8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001dede07c2a0 .array "BRAM", 0 999, 7 0;
v000001dede07c520_0 .net "addra", 9 0, L_000001dede157360;  1 drivers
v000001dede07b940_0 .net "clka", 0 0, v000001dede107000_0;  1 drivers
L_000001dede10e220 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede07bd00_0 .net "dina", 7 0, L_000001dede10e220;  1 drivers
v000001dede07d240_0 .net "douta", 7 0, L_000001deddff08d0;  alias, 1 drivers
L_000001dede10e2b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede07bda0_0 .net "ena", 0 0, L_000001dede10e2b0;  1 drivers
v000001dede07c3e0_0 .var "ram_data", 7 0;
L_000001dede10e2f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede07cf20_0 .net "regcea", 0 0, L_000001dede10e2f8;  1 drivers
v000001dede07b580_0 .net "rsta", 0 0, v000001dede10bdd0_0;  1 drivers
L_000001dede10e268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dede07bf80_0 .net "wea", 0 0, L_000001dede10e268;  1 drivers
S_000001deddfab6b0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001deddfd6e70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001deddfab6b0
v000001dede07c7a0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001dede07c7a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001dede07c7a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dede07c7a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001deddfab840 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001deddfd6e70;
 .timescale -9 -12;
L_000001deddff08d0 .functor BUFZ 8, v000001dede07b8a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001dede07b8a0_0 .var "douta_reg", 7 0;
E_000001dede08c480 .event posedge, v000001dede07b940_0;
S_000001deddf97630 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001deddfd6e70;
 .timescale -9 -12;
S_000001deddf977c0 .scope module, "O1L1_y" "xilinx_single_port_ram_read_first" 3 112, 4 12 0, S_000001deddfc0a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001deddf97950 .param/str "INIT_FILE" 0 4 16, "O1L1_y.mem";
P_000001deddf97988 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001deddf979c0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001deddf979f8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001dede07c480 .array "BRAM", 0 4095, 7 0;
v000001dede07ca20_0 .net "addra", 11 0, v000001dede100be0_0;  alias, 1 drivers
v000001dede07ce80_0 .net "clka", 0 0, v000001dede107000_0;  alias, 1 drivers
L_000001dede10e340 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede07cac0_0 .net "dina", 7 0, L_000001dede10e340;  1 drivers
v000001dede07c020_0 .net "douta", 7 0, L_000001deddff1120;  alias, 1 drivers
L_000001dede10e3d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede07cb60_0 .net "ena", 0 0, L_000001dede10e3d0;  1 drivers
v000001dede07cfc0_0 .var "ram_data", 7 0;
L_000001dede10e418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede07d1a0_0 .net "regcea", 0 0, L_000001dede10e418;  1 drivers
v000001dede07cc00_0 .net "rsta", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
L_000001dede10e388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dede07b3a0_0 .net "wea", 0 0, L_000001dede10e388;  1 drivers
S_000001deddf7d2d0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001deddf977c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001deddf7d2d0
v000001dede07c8e0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001dede07c8e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001dede07c8e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dede07c8e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001deddf7d460 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001deddf977c0;
 .timescale -9 -12;
L_000001deddff1120 .functor BUFZ 8, v000001dede07c980_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001dede07c980_0 .var "douta_reg", 7 0;
S_000001deddfdd350 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001deddf977c0;
 .timescale -9 -12;
S_000001deddfdd4e0 .scope module, "O1L2_x" "xilinx_single_port_ram_read_first" 3 128, 4 12 0, S_000001deddfc0a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001deddfdd670 .param/str "INIT_FILE" 0 4 16, "O1L2_x.mem";
P_000001deddfdd6a8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001deddfdd6e0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001deddfdd718 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001dede041e50 .array "BRAM", 0 4095, 7 0;
v000001dede041ef0_0 .net "addra", 11 0, v000001dede100e60_0;  alias, 1 drivers
v000001dede0418b0_0 .net "clka", 0 0, v000001dede107000_0;  alias, 1 drivers
L_000001dede10e460 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede0414f0_0 .net "dina", 7 0, L_000001dede10e460;  1 drivers
v000001dede041130_0 .net "douta", 7 0, L_000001deddfeffa0;  alias, 1 drivers
L_000001dede10e4f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede0413b0_0 .net "ena", 0 0, L_000001dede10e4f0;  1 drivers
v000001dede041630_0 .var "ram_data", 7 0;
L_000001dede10e538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede041950_0 .net "regcea", 0 0, L_000001dede10e538;  1 drivers
v000001dede0fa7f0_0 .net "rsta", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
L_000001dede10e4a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dede0fa6b0_0 .net "wea", 0 0, L_000001dede10e4a8;  1 drivers
S_000001deddf12ce0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001deddfdd4e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001deddf12ce0
v000001dede07b760_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001dede07b760_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001dede07b760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dede07b760_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001deddf12e70 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001deddfdd4e0;
 .timescale -9 -12;
L_000001deddfeffa0 .functor BUFZ 8, v000001dede041b30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001dede041b30_0 .var "douta_reg", 7 0;
S_000001deddf13000 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001deddfdd4e0;
 .timescale -9 -12;
S_000001dede0fba40 .scope module, "O1L2_y" "xilinx_single_port_ram_read_first" 3 144, 4 12 0, S_000001deddfc0a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001deddf7d5f0 .param/str "INIT_FILE" 0 4 16, "O1L2_y.mem";
P_000001deddf7d628 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001deddf7d660 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001deddf7d698 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001dede0fab10 .array "BRAM", 0 4095, 7 0;
v000001dede0f95d0_0 .net "addra", 11 0, v000001dede101220_0;  alias, 1 drivers
v000001dede0fa930_0 .net "clka", 0 0, v000001dede107000_0;  alias, 1 drivers
L_000001dede10e580 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede0fa9d0_0 .net "dina", 7 0, L_000001dede10e580;  1 drivers
v000001dede0f93f0_0 .net "douta", 7 0, L_000001deddff1660;  alias, 1 drivers
L_000001dede10e610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede0fa750_0 .net "ena", 0 0, L_000001dede10e610;  1 drivers
v000001dede0faa70_0 .var "ram_data", 7 0;
L_000001dede10e658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede0fa2f0_0 .net "regcea", 0 0, L_000001dede10e658;  1 drivers
v000001dede0fabb0_0 .net "rsta", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
L_000001dede10e5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dede0f9c10_0 .net "wea", 0 0, L_000001dede10e5c8;  1 drivers
S_000001dede0fb400 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001dede0fba40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001dede0fb400
v000001dede0fa890_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001dede0fa890_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001dede0fa890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dede0fa890_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001dede0fbbd0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001dede0fba40;
 .timescale -9 -12;
L_000001deddff1660 .functor BUFZ 8, v000001dede0f9d50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001dede0f9d50_0 .var "douta_reg", 7 0;
S_000001dede0fadc0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001dede0fba40;
 .timescale -9 -12;
S_000001dede0faf50 .scope module, "generator" "generate_descriptors" 3 37, 5 4 0, S_000001deddfc0a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "desc_write_addr";
    .port_info 3 /OUTPUT 1 "desc_wea";
    .port_info 4 /OUTPUT 16 "desc_out";
    .port_info 5 /OUTPUT 12 "key_read_addr";
    .port_info 6 /INPUT 13 "keypoint_read";
    .port_info 7 /INPUT 8 "O1L1_x_grad";
    .port_info 8 /INPUT 8 "O1L1_y_grad";
    .port_info 9 /OUTPUT 12 "O1L1_x_address";
    .port_info 10 /OUTPUT 12 "O1L1_y_address";
    .port_info 11 /INPUT 8 "O1L2_x_grad";
    .port_info 12 /INPUT 8 "O1L2_y_grad";
    .port_info 13 /OUTPUT 12 "O1L2_x_address";
    .port_info 14 /OUTPUT 12 "O1L2_y_address";
    .port_info 15 /INPUT 8 "O2L1_x_grad";
    .port_info 16 /INPUT 8 "O2L1_y_grad";
    .port_info 17 /OUTPUT 10 "O2L1_x_address";
    .port_info 18 /OUTPUT 10 "O2L1_y_address";
    .port_info 19 /INPUT 8 "O2L2_x_grad";
    .port_info 20 /INPUT 8 "O2L2_y_grad";
    .port_info 21 /OUTPUT 10 "O2L2_x_address";
    .port_info 22 /OUTPUT 10 "O2L2_y_address";
    .port_info 23 /INPUT 8 "O3L1_x_grad";
    .port_info 24 /INPUT 8 "O3L1_y_grad";
    .port_info 25 /OUTPUT 10 "O3L1_x_address";
    .port_info 26 /OUTPUT 10 "O3L1_y_address";
    .port_info 27 /INPUT 8 "O3L2_x_grad";
    .port_info 28 /INPUT 8 "O3L2_y_grad";
    .port_info 29 /OUTPUT 8 "O3L2_x_address";
    .port_info 30 /OUTPUT 8 "O3L2_y_address";
    .port_info 31 /INPUT 1 "start";
    .port_info 32 /OUTPUT 1 "descriptors_done";
P_000001dede0fb0e0 .param/l "BIT_DEPTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_000001dede0fb118 .param/l "DIMENSION" 0 5 5, +C4<00000000000000000000000001000000>;
P_000001dede0fb150 .param/l "HEIGHT" 0 5 65, +C4<00000000000000000000000001000000>;
P_000001dede0fb188 .param/l "NUMBER_KEYPOINTS" 0 5 6, +C4<00000000000000000000001111101000>;
P_000001dede0fb1c0 .param/l "NUMBER_OCTAVES" 0 5 7, +C4<00000000000000000000000000000011>;
P_000001dede0fb1f8 .param/l "PATCH_SIZE" 0 5 9, +C4<00000000000000000000000000000100>;
P_000001dede0fb230 .param/l "WIDTH" 0 5 66, +C4<00000000000000000000000001000000>;
enum000001deddff1ea0 .enum2/s (32)
   "O1" 0,
   "O2" 1,
   "O3" 2
 ;
enum000001deddff1e00 .enum2/s (32)
   "IDLE" 0,
   "READ" 1,
   "START_HISTOGRAM" 2,
   "PATCH_ONE" 3,
   "PATCH_TWO" 4,
   "PATCH_THREE" 5,
   "PATCH_FOUR" 6,
   "FINISH" 7
 ;
v000001dede101ae0_0 .var "O1L1_x_address", 11 0;
v000001dede100b40_0 .net/s "O1L1_x_grad", 7 0, L_000001deddff08d0;  alias, 1 drivers
v000001dede100be0_0 .var "O1L1_y_address", 11 0;
v000001dede101d60_0 .net/s "O1L1_y_grad", 7 0, L_000001deddff1120;  alias, 1 drivers
v000001dede100e60_0 .var "O1L2_x_address", 11 0;
v000001dede101180_0 .net/s "O1L2_x_grad", 7 0, L_000001deddfeffa0;  alias, 1 drivers
v000001dede101220_0 .var "O1L2_y_address", 11 0;
v000001dede101720_0 .net/s "O1L2_y_grad", 7 0, L_000001deddff1660;  alias, 1 drivers
v000001dede102120_0 .net "O1_histogram_done", 0 0, v000001dede0f9490_0;  1 drivers
v000001dede1056a0_0 .var "O1_histogram_ea", 0 0;
v000001dede1057e0_0 .net "O1_histogram_out", 23 0, v000001dede0f9530_0;  1 drivers
v000001dede105600_0 .net "O1_x_address", 11 0, v000001dede0f90d0_0;  1 drivers
v000001dede106280_0 .var "O1_x_coord", 5 0;
v000001dede1059c0_0 .var/s "O1_x_grad", 7 0;
v000001dede105880_0 .net "O1_y_address", 11 0, v000001dede0fa1b0_0;  1 drivers
v000001dede105060_0 .var "O1_y_coord", 5 0;
v000001dede105100_0 .var/s "O1_y_grad", 7 0;
v000001dede104fc0_0 .var "O2L1_x_address", 9 0;
v000001dede106780_0 .net/s "O2L1_x_grad", 7 0, v000001dede107d20_0;  1 drivers
v000001dede106320_0 .var "O2L1_y_address", 9 0;
v000001dede105740_0 .net/s "O2L1_y_grad", 7 0, v000001dede108540_0;  1 drivers
v000001dede106460_0 .var "O2L2_x_address", 9 0;
v000001dede1051a0_0 .net/s "O2L2_x_grad", 7 0, v000001dede108220_0;  1 drivers
v000001dede105240_0 .var "O2L2_y_address", 9 0;
v000001dede105ba0_0 .net/s "O2L2_y_grad", 7 0, v000001dede108720_0;  1 drivers
v000001dede1052e0_0 .net "O2_histogram_done", 0 0, v000001dede0fc760_0;  1 drivers
v000001dede1063c0_0 .var "O2_histogram_ea", 0 0;
v000001dede105d80_0 .net "O2_histogram_out", 23 0, v000001dede0fd7a0_0;  1 drivers
v000001dede105920_0 .net "O2_x_address", 9 0, v000001dede0fd020_0;  1 drivers
v000001dede106500_0 .var "O2_x_coord", 4 0;
v000001dede105a60_0 .var/s "O2_x_grad", 7 0;
v000001dede105420_0 .net "O2_y_address", 9 0, v000001dede0fd340_0;  1 drivers
v000001dede105ec0_0 .var "O2_y_coord", 4 0;
v000001dede104980_0 .var/s "O2_y_grad", 7 0;
v000001dede105380_0 .var "O3L1_x_address", 9 0;
v000001dede105e20_0 .net/s "O3L1_x_grad", 7 0, v000001dede107dc0_0;  1 drivers
v000001dede105ce0_0 .var "O3L1_y_address", 9 0;
v000001dede1054c0_0 .net/s "O3L1_y_grad", 7 0, v000001dede106e20_0;  1 drivers
v000001dede105b00_0 .var "O3L2_x_address", 7 0;
v000001dede105c40_0 .net/s "O3L2_x_grad", 7 0, v000001dede1082c0_0;  1 drivers
v000001dede105f60_0 .var "O3L2_y_address", 7 0;
v000001dede105560_0 .net/s "O3L2_y_grad", 7 0, v000001dede106ec0_0;  1 drivers
v000001dede1065a0_0 .net "O3_histogram_done", 0 0, v000001dede102580_0;  1 drivers
v000001dede106640_0 .var "O3_histogram_ea", 0 0;
v000001dede1066e0_0 .net "O3_histogram_out", 23 0, v000001dede100f00_0;  1 drivers
v000001dede1061e0_0 .net "O3_x_address", 7 0, v000001dede1023a0_0;  1 drivers
v000001dede1048e0_0 .var "O3_x_coord", 3 0;
v000001dede106000_0 .var/s "O3_x_grad", 7 0;
v000001dede104a20_0 .net "O3_y_address", 7 0, v000001dede102300_0;  1 drivers
v000001dede1060a0_0 .var "O3_y_coord", 3 0;
v000001dede106140_0 .var/s "O3_y_grad", 7 0;
v000001dede104ac0_0 .net "clk", 0 0, v000001dede107000_0;  alias, 1 drivers
v000001dede104b60_0 .var "desc_out", 15 0;
v000001dede104c00_0 .var "desc_wea", 0 0;
v000001dede104ca0_0 .var "desc_write_addr", 11 0;
v000001dede104d40_0 .var "descriptors_done", 0 0;
v000001dede104e80_0 .var "histogram_ea", 0 0;
v000001dede104de0_0 .var "key_read_addr", 11 0;
v000001dede104f20_0 .net "keypoint_read", 12 0, L_000001dede1572c0;  alias, 1 drivers
v000001dede107320_0 .var "level", 0 0;
v000001dede108360_0 .var/2s "octave", 31 0;
v000001dede1073c0_0 .var "read_counter", 1 0;
v000001dede107fa0_0 .net "rst_in", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
v000001dede106ba0_0 .net "start", 0 0, v000001dede10a890_0;  1 drivers
v000001dede1087c0_0 .var/2s "state", 31 0;
v000001dede108400_0 .var "x", 5 0;
v000001dede1085e0_0 .var "y", 5 0;
E_000001dede08c240/0 .event anyedge, v000001dede108360_0, v000001dede104e80_0, v000001dede0f9490_0, v000001dede108400_0;
E_000001dede08c240/1 .event anyedge, v000001dede1085e0_0, v000001dede0f9530_0, v000001dede0fc760_0, v000001dede0fd7a0_0;
E_000001dede08c240/2 .event anyedge, v000001dede102580_0, v000001dede100f00_0;
E_000001dede08c240 .event/or E_000001dede08c240/0, E_000001dede08c240/1, E_000001dede08c240/2;
E_000001dede08c500/0 .event anyedge, v000001dede108360_0, v000001dede0f90d0_0, v000001dede0fa1b0_0, v000001dede107320_0;
E_000001dede08c500/1 .event anyedge, v000001dede041130_0, v000001dede07d240_0, v000001dede0f93f0_0, v000001dede07c020_0;
E_000001dede08c500/2 .event anyedge, v000001dede0fd020_0, v000001dede0fd340_0, v000001dede1051a0_0, v000001dede106780_0;
E_000001dede08c500/3 .event anyedge, v000001dede105ba0_0, v000001dede105740_0, v000001dede1023a0_0, v000001dede102300_0;
E_000001dede08c500/4 .event anyedge, v000001dede105c40_0, v000001dede105e20_0, v000001dede105560_0, v000001dede1054c0_0;
E_000001dede08c500 .event/or E_000001dede08c500/0, E_000001dede08c500/1, E_000001dede08c500/2, E_000001dede08c500/3, E_000001dede08c500/4;
S_000001dede0fb720 .scope module, "O1_hist" "histogram" 5 131, 6 5 0, S_000001dede0faf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 6 "x";
    .port_info 4 /INPUT 6 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 12 "x_read_addr";
    .port_info 8 /OUTPUT 12 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001deddfab9d0 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001deddfaba08 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000001000000>;
P_000001deddfaba40 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001deddfaba78 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000001000000>;
enum000001deddefb0e0 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001dede0fa250_0 .net "bin_out", 2 0, v000001dede0fac50_0;  1 drivers
v000001dede0f98f0_0 .var "center_addr_x", 5 0;
v000001dede0f9a30_0 .var "center_addr_y", 5 0;
v000001dede0fa4d0_0 .net "clk_in", 0 0, v000001dede107000_0;  alias, 1 drivers
v000001dede0f9490_0 .var "histogram_done", 0 0;
v000001dede0f9530_0 .var "histogram_out", 23 0;
v000001dede0f9670_0 .var "last_save", 0 0;
v000001dede0f9710_0 .var "orientation_valid_in", 0 0;
v000001dede0f9ad0_0 .net "orientation_valid_out", 0 0, v000001dede0fa610_0;  1 drivers
v000001dede0fa570_0 .net "rst_in", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
v000001dede0f9990_0 .var "save_to_hist", 0 0;
v000001dede0f9b70_0 .net "start", 0 0, v000001dede1056a0_0;  1 drivers
v000001dede0fd3e0_0 .var/2s "state", 31 0;
v000001dede0fe1a0_0 .net "x", 5 0, v000001dede106280_0;  1 drivers
v000001dede0fe380_0 .net/s "x_grad_in", 7 0, v000001dede1059c0_0;  1 drivers
v000001dede0fe2e0_0 .net "x_read_addr", 11 0, v000001dede0f90d0_0;  alias, 1 drivers
v000001dede0fda20_0 .net "y", 5 0, v000001dede105060_0;  1 drivers
v000001dede0fc620_0 .net/s "y_grad_in", 7 0, v000001dede1059c0_0;  alias, 1 drivers
v000001dede0fdfc0_0 .net "y_read_addr", 11 0, v000001dede0fa1b0_0;  alias, 1 drivers
S_000001dede0fb590 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001dede0fb720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 12 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 6 "center_addr_x";
    .port_info 9 /INPUT 6 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001dede00bd60 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001dede00bd98 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_000001dede00bdd0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
enum000001deddefb4b0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001dede10df08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede0f97b0_0 .net/2u *"_ivl_0", 7 0, L_000001dede10df08;  1 drivers
L_000001dede10df50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede0f9df0_0 .net/2u *"_ivl_4", 7 0, L_000001dede10df50;  1 drivers
v000001dede0fac50_0 .var "bin_out", 2 0;
v000001dede0f9e90_0 .net "center_addr_x", 5 0, v000001dede0f98f0_0;  1 drivers
v000001dede0f8db0_0 .net "center_addr_y", 5 0, v000001dede0f9a30_0;  1 drivers
v000001dede0f8e50_0 .net "clk_in", 0 0, v000001dede107000_0;  alias, 1 drivers
v000001dede0f9170_0 .net "rst_in", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
v000001dede0f8ef0_0 .var/2s "state", 31 0;
v000001dede0fa110_0 .var "state_num", 1 0;
v000001dede0f8f90_0 .net "valid_in", 0 0, v000001dede0f9710_0;  1 drivers
v000001dede0fa610_0 .var "valid_out", 0 0;
v000001dede0f9030_0 .var "x_grad", 7 0;
v000001dede0fa430_0 .net "x_grad_neg", 7 0, L_000001dede157b80;  1 drivers
v000001dede0f9f30_0 .net "x_pixel_in", 7 0, v000001dede1059c0_0;  alias, 1 drivers
v000001dede0f90d0_0 .var "x_read_addr", 11 0;
v000001dede0fa390_0 .var "x_read_addr_valid", 0 0;
v000001dede0f9cb0_0 .var "x_read_addr_valid_pipe", 1 0;
v000001dede0f9210_0 .var "y_grad", 7 0;
v000001dede0f9fd0_0 .net "y_grad_neg", 7 0, L_000001dede156780;  1 drivers
v000001dede0f9850_0 .net "y_pixel_in", 7 0, v000001dede1059c0_0;  alias, 1 drivers
v000001dede0fa1b0_0 .var "y_read_addr", 11 0;
v000001dede0f92b0_0 .var "y_read_addr_valid", 0 0;
v000001dede0f9350_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001dede08c7c0 .event anyedge, v000001dede0f8ef0_0;
L_000001dede157b80 .arith/sub 8, L_000001dede10df08, v000001dede0f9030_0;
L_000001dede156780 .arith/sub 8, L_000001dede10df50, v000001dede0f9210_0;
S_000001dede0fb8b0 .scope module, "O2_hist" "histogram" 5 156, 6 5 0, S_000001dede0faf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 5 "x";
    .port_info 4 /INPUT 5 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 10 "x_read_addr";
    .port_info 8 /OUTPUT 10 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001dede0fe4a0 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001dede0fe4d8 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000100000>;
P_000001dede0fe510 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001dede0fe548 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
enum000001deddefb880 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001dede0fc4e0_0 .net "bin_out", 2 0, v000001dede0fce40_0;  1 drivers
v000001dede0fd980_0 .var "center_addr_x", 4 0;
v000001dede0fd8e0_0 .var "center_addr_y", 4 0;
v000001dede0fcf80_0 .net "clk_in", 0 0, v000001dede107000_0;  alias, 1 drivers
v000001dede0fc760_0 .var "histogram_done", 0 0;
v000001dede0fd7a0_0 .var "histogram_out", 23 0;
v000001dede0fc800_0 .var "last_save", 0 0;
v000001dede0fd520_0 .var "orientation_valid_in", 0 0;
v000001dede0fc8a0_0 .net "orientation_valid_out", 0 0, v000001dede0fcb20_0;  1 drivers
v000001dede0fd160_0 .net "rst_in", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
v000001dede0fd5c0_0 .var "save_to_hist", 0 0;
v000001dede0fdc00_0 .net "start", 0 0, v000001dede1063c0_0;  1 drivers
v000001dede0fdac0_0 .var/2s "state", 31 0;
v000001dede0fc940_0 .net "x", 4 0, v000001dede106500_0;  1 drivers
v000001dede0fd0c0_0 .net/s "x_grad_in", 7 0, v000001dede105a60_0;  1 drivers
v000001dede0fd2a0_0 .net "x_read_addr", 9 0, v000001dede0fd020_0;  alias, 1 drivers
v000001dede0fd840_0 .net "y", 4 0, v000001dede105ec0_0;  1 drivers
v000001dede0fd660_0 .net/s "y_grad_in", 7 0, v000001dede105a60_0;  alias, 1 drivers
v000001dede0fd700_0 .net "y_read_addr", 9 0, v000001dede0fd340_0;  alias, 1 drivers
S_000001dede0fb270 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001dede0fb8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 10 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 5 "center_addr_x";
    .port_info 9 /INPUT 5 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001dede00baa0 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001dede00bad8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_000001dede00bb10 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
enum000001deddefbc50 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001dede10df98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede0fd200_0 .net/2u *"_ivl_0", 7 0, L_000001dede10df98;  1 drivers
L_000001dede10dfe0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede0fcd00_0 .net/2u *"_ivl_4", 7 0, L_000001dede10dfe0;  1 drivers
v000001dede0fce40_0 .var "bin_out", 2 0;
v000001dede0fc9e0_0 .net "center_addr_x", 4 0, v000001dede0fd980_0;  1 drivers
v000001dede0fca80_0 .net "center_addr_y", 4 0, v000001dede0fd8e0_0;  1 drivers
v000001dede0fdb60_0 .net "clk_in", 0 0, v000001dede107000_0;  alias, 1 drivers
v000001dede0fdd40_0 .net "rst_in", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
v000001dede0fdf20_0 .var/2s "state", 31 0;
v000001dede0fc580_0 .var "state_num", 1 0;
v000001dede0fcbc0_0 .net "valid_in", 0 0, v000001dede0fd520_0;  1 drivers
v000001dede0fcb20_0 .var "valid_out", 0 0;
v000001dede0fe060_0 .var "x_grad", 7 0;
v000001dede0fcc60_0 .net "x_grad_neg", 7 0, L_000001dede157400;  1 drivers
v000001dede0fd480_0 .net "x_pixel_in", 7 0, v000001dede105a60_0;  alias, 1 drivers
v000001dede0fd020_0 .var "x_read_addr", 9 0;
v000001dede0fcda0_0 .var "x_read_addr_valid", 0 0;
v000001dede0fe100_0 .var "x_read_addr_valid_pipe", 1 0;
v000001dede0fdca0_0 .var "y_grad", 7 0;
v000001dede0fcee0_0 .net "y_grad_neg", 7 0, L_000001dede1565a0;  1 drivers
v000001dede0fde80_0 .net "y_pixel_in", 7 0, v000001dede105a60_0;  alias, 1 drivers
v000001dede0fd340_0 .var "y_read_addr", 9 0;
v000001dede0fe240_0 .var "y_read_addr_valid", 0 0;
v000001dede0fc6c0_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001dede08bf00 .event anyedge, v000001dede0fdf20_0;
L_000001dede157400 .arith/sub 8, L_000001dede10df98, v000001dede0fe060_0;
L_000001dede1565a0 .arith/sub 8, L_000001dede10dfe0, v000001dede0fdca0_0;
S_000001dede0fe6d0 .scope module, "O3_hist" "histogram" 5 181, 6 5 0, S_000001dede0faf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 4 "x";
    .port_info 4 /INPUT 4 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 8 "x_read_addr";
    .port_info 8 /OUTPUT 8 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001dede100690 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001dede1006c8 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000010000>;
P_000001dede100700 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001dede100738 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
enum000001deddefbcf0 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001dede100d20_0 .net "bin_out", 2 0, v000001dede1012c0_0;  1 drivers
v000001dede102080_0 .var "center_addr_x", 3 0;
v000001dede101540_0 .var "center_addr_y", 3 0;
v000001dede100c80_0 .net "clk_in", 0 0, v000001dede107000_0;  alias, 1 drivers
v000001dede102580_0 .var "histogram_done", 0 0;
v000001dede100f00_0 .var "histogram_out", 23 0;
v000001dede1010e0_0 .var "last_save", 0 0;
v000001dede102440_0 .var "orientation_valid_in", 0 0;
v000001dede1024e0_0 .net "orientation_valid_out", 0 0, v000001dede101860_0;  1 drivers
v000001dede1017c0_0 .net "rst_in", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
v000001dede101c20_0 .var "save_to_hist", 0 0;
v000001dede102620_0 .net "start", 0 0, v000001dede106640_0;  1 drivers
v000001dede100a00_0 .var/2s "state", 31 0;
v000001dede100dc0_0 .net "x", 3 0, v000001dede1048e0_0;  1 drivers
v000001dede1015e0_0 .net/s "x_grad_in", 7 0, v000001dede106000_0;  1 drivers
v000001dede101a40_0 .net "x_read_addr", 7 0, v000001dede1023a0_0;  alias, 1 drivers
v000001dede100960_0 .net "y", 3 0, v000001dede1060a0_0;  1 drivers
v000001dede101680_0 .net/s "y_grad_in", 7 0, v000001dede106000_0;  alias, 1 drivers
v000001dede100aa0_0 .net "y_read_addr", 7 0, v000001dede102300_0;  alias, 1 drivers
S_000001dede1002f0 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001dede0fe6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 8 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 4 "center_addr_x";
    .port_info 9 /INPUT 4 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001dede00b470 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001dede00b4a8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_000001dede00b4e0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
enum000001deddff75d0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001dede10e028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede0fdde0_0 .net/2u *"_ivl_0", 7 0, L_000001dede10e028;  1 drivers
L_000001dede10e070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede101fe0_0 .net/2u *"_ivl_4", 7 0, L_000001dede10e070;  1 drivers
v000001dede1012c0_0 .var "bin_out", 2 0;
v000001dede101ea0_0 .net "center_addr_x", 3 0, v000001dede102080_0;  1 drivers
v000001dede101e00_0 .net "center_addr_y", 3 0, v000001dede101540_0;  1 drivers
v000001dede101b80_0 .net "clk_in", 0 0, v000001dede107000_0;  alias, 1 drivers
v000001dede101400_0 .net "rst_in", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
v000001dede101cc0_0 .var/2s "state", 31 0;
v000001dede101360_0 .var "state_num", 1 0;
v000001dede1014a0_0 .net "valid_in", 0 0, v000001dede102440_0;  1 drivers
v000001dede101860_0 .var "valid_out", 0 0;
v000001dede1008c0_0 .var "x_grad", 7 0;
v000001dede100fa0_0 .net "x_grad_neg", 7 0, L_000001dede156e60;  1 drivers
v000001dede101900_0 .net "x_pixel_in", 7 0, v000001dede106000_0;  alias, 1 drivers
v000001dede1023a0_0 .var "x_read_addr", 7 0;
v000001dede101f40_0 .var "x_read_addr_valid", 0 0;
v000001dede102260_0 .var "x_read_addr_valid_pipe", 1 0;
v000001dede1026c0_0 .var "y_grad", 7 0;
v000001dede1021c0_0 .net "y_grad_neg", 7 0, L_000001dede156280;  1 drivers
v000001dede102760_0 .net "y_pixel_in", 7 0, v000001dede106000_0;  alias, 1 drivers
v000001dede102300_0 .var "y_read_addr", 7 0;
v000001dede1019a0_0 .var "y_read_addr_valid", 0 0;
v000001dede101040_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001dede08cb40 .event anyedge, v000001dede101cc0_0;
L_000001dede156e60 .arith/sub 8, L_000001dede10e028, v000001dede1008c0_0;
L_000001dede156280 .arith/sub 8, L_000001dede10e070, v000001dede1026c0_0;
S_000001dede0ffe40 .scope module, "keypoints" "xilinx_single_port_ram_read_first" 3 80, 4 12 0, S_000001deddfc0a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001dede1093d0 .param/str "INIT_FILE" 0 4 16, "keypoints.mem";
P_000001dede109408 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000001111101000>;
P_000001dede109440 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001dede109478 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001dede106c40 .array "BRAM", 0 999, 7 0;
v000001dede107460_0 .net "addra", 9 0, L_000001dede157900;  1 drivers
v000001dede107640_0 .net "clka", 0 0, v000001dede107000_0;  alias, 1 drivers
L_000001dede10e0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dede107f00_0 .net "dina", 7 0, L_000001dede10e0b8;  1 drivers
v000001dede1075a0_0 .net "douta", 7 0, v000001dede107500_0;  1 drivers
L_000001dede10e148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede1076e0_0 .net "ena", 0 0, L_000001dede10e148;  1 drivers
v000001dede107aa0_0 .var "ram_data", 7 0;
L_000001dede10e190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dede1080e0_0 .net "regcea", 0 0, L_000001dede10e190;  1 drivers
v000001dede107140_0 .net "rsta", 0 0, v000001dede10bdd0_0;  alias, 1 drivers
L_000001dede10e100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dede108180_0 .net "wea", 0 0, L_000001dede10e100;  1 drivers
S_000001dede0ff350 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001dede0ffe40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001dede0ff350
v000001dede106d80_0 .var/i "depth", 31 0;
TD_descriptors_tb.keypoints.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001dede106d80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001dede106d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dede106d80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001dede0fffd0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001dede0ffe40;
 .timescale -9 -12;
v000001dede107500_0 .var "douta_reg", 7 0;
S_000001dede100160 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001dede0ffe40;
 .timescale -9 -12;
S_000001deddfc0be0 .scope module, "gradient_image" "gradient_image" 8 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "x_write_addr";
    .port_info 6 /OUTPUT 1 "x_write_valid";
    .port_info 7 /OUTPUT 8 "x_pixel_out";
    .port_info 8 /OUTPUT 12 "y_write_addr";
    .port_info 9 /OUTPUT 1 "y_write_valid";
    .port_info 10 /OUTPUT 8 "y_pixel_out";
    .port_info 11 /INPUT 1 "start_in";
    .port_info 12 /OUTPUT 1 "gradient_done";
    .port_info 13 /OUTPUT 3 "state_num";
P_000001dede00b1b0 .param/l "BIT_DEPTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_000001dede00b1e8 .param/l "HEIGHT" 0 8 7, +C4<00000000000000000000000001000000>;
P_000001dede00b220 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000001000000>;
enum000001deddffc9b0 .enum2/s (32)
   "IDLE" 0,
   "READ_X1" 1,
   "READ_X2" 2,
   "WRITE_X" 3,
   "READ_Y1" 4,
   "READ_Y2" 5,
   "WRITE_Y" 6,
   "CONTINUE" 7
 ;
v000001dede10a070_0 .var "center_addr_x", 5 0;
v000001dede10b290_0 .var "center_addr_y", 5 0;
o000001dede0aa918 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10ae30_0 .net "clk_in", 0 0, o000001dede0aa918;  0 drivers
o000001dede0aa948 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001dede10acf0_0 .net "ext_pixel_in", 7 0, o000001dede0aa948;  0 drivers
v000001dede10aa70_0 .var "ext_read_addr", 11 0;
v000001dede10b830_0 .var "ext_read_addr_valid", 0 0;
v000001dede10abb0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001dede10bab0_0 .var "gradient_done", 0 0;
v000001dede10bb50_0 .var/s "pixel1_signed", 8 0;
v000001dede109fd0_0 .var/s "pixel2_signed", 8 0;
o000001dede0aaa98 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10b8d0_0 .net "rst_in", 0 0, o000001dede0aaa98;  0 drivers
o000001dede0aaac8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10bbf0_0 .net "start_in", 0 0, o000001dede0aaac8;  0 drivers
v000001dede10b3d0_0 .var/2s "state", 31 0;
v000001dede10a110_0 .var "state_num", 2 0;
v000001dede10b970_0 .var "x_pixel_out", 7 0;
v000001dede10ad90_0 .var "x_write_addr", 11 0;
v000001dede109f30_0 .var "x_write_valid", 0 0;
v000001dede10a1b0_0 .var "y_pixel_out", 7 0;
v000001dede10aed0_0 .var "y_write_addr", 11 0;
v000001dede10a750_0 .var "y_write_valid", 0 0;
E_000001dede08cd40 .event posedge, v000001dede10ae30_0;
E_000001dede08c9c0 .event anyedge, v000001dede10b3d0_0;
S_000001deddfd6ce0 .scope module, "xilinx_true_dual_port_read_first_2_clock_ram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 18 "dina";
    .port_info 3 /INPUT 18 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 18 "douta";
    .port_info 15 /OUTPUT 18 "doutb";
P_000001deddfc0d70 .param/str "INIT_FILE" 0 9 14, "\000";
P_000001deddfc0da8 .param/l "RAM_DEPTH" 0 9 12, +C4<00000000000000000000010000000000>;
P_000001deddfc0de0 .param/str "RAM_PERFORMANCE" 0 9 13, "HIGH_PERFORMANCE";
P_000001deddfc0e18 .param/l "RAM_WIDTH" 0 9 11, +C4<00000000000000000000000000010010>;
v000001dede10bc90 .array "BRAM", 0 1023, 17 0;
o000001dede0ab008 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001dede10af70_0 .net "addra", 9 0, o000001dede0ab008;  0 drivers
o000001dede0ab038 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001dede10a930_0 .net "addrb", 9 0, o000001dede0ab038;  0 drivers
o000001dede0ab068 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10a390_0 .net "clka", 0 0, o000001dede0ab068;  0 drivers
o000001dede0ab098 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10b470_0 .net "clkb", 0 0, o000001dede0ab098;  0 drivers
o000001dede0ab0c8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000001dede10b0b0_0 .net "dina", 17 0, o000001dede0ab0c8;  0 drivers
o000001dede0ab0f8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000001dede10a9d0_0 .net "dinb", 17 0, o000001dede0ab0f8;  0 drivers
v000001dede10a2f0_0 .net "douta", 17 0, L_000001deddff07f0;  1 drivers
v000001dede10b010_0 .net "doutb", 17 0, L_000001deddff09b0;  1 drivers
o000001dede0ab188 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10b510_0 .net "ena", 0 0, o000001dede0ab188;  0 drivers
o000001dede0ab1b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10a430_0 .net "enb", 0 0, o000001dede0ab1b8;  0 drivers
v000001dede10a570_0 .var/i "idx", 31 0;
v000001dede10bd30_0 .var "ram_data_a", 17 0;
v000001dede10ab10_0 .var "ram_data_b", 17 0;
o000001dede0ab278 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10a610_0 .net "regcea", 0 0, o000001dede0ab278;  0 drivers
o000001dede0ab2a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10b150_0 .net "regceb", 0 0, o000001dede0ab2a8;  0 drivers
o000001dede0ab2d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10b5b0_0 .net "rsta", 0 0, o000001dede0ab2d8;  0 drivers
o000001dede0ab308 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10b650_0 .net "rstb", 0 0, o000001dede0ab308;  0 drivers
o000001dede0ab338 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10b6f0_0 .net "wea", 0 0, o000001dede0ab338;  0 drivers
o000001dede0ab368 .functor BUFZ 1, C4<z>; HiZ drive
v000001dede10b790_0 .net "web", 0 0, o000001dede0ab368;  0 drivers
S_000001dede0feea0 .scope function.vec4.u32, "clogb2" "clogb2" 9 113, 9 113 0, S_000001deddfd6ce0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001dede0feea0
v000001dede10ac50_0 .var/i "depth", 31 0;
TD_xilinx_true_dual_port_read_first_2_clock_ram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001dede10ac50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001dede10ac50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dede10ac50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000001dede0ff4e0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 9 49, 9 49 0, S_000001deddfd6ce0;
 .timescale -9 -12;
v000001dede10a4d0_0 .var/i "ram_index", 31 0;
S_000001dede0ff030 .scope generate, "output_register" "output_register" 9 81, 9 81 0, S_000001deddfd6ce0;
 .timescale -9 -12;
L_000001deddff07f0 .functor BUFZ 18, v000001dede10a7f0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_000001deddff09b0 .functor BUFZ 18, v000001dede10b330_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001dede10a7f0_0 .var "douta_reg", 17 0;
v000001dede10b330_0 .var "doutb_reg", 17 0;
E_000001dede08ca00 .event posedge, v000001dede10b470_0;
E_000001dede08c280 .event posedge, v000001dede10a390_0;
    .scope S_000001dede0fb590;
T_6 ;
Ewait_0 .event/or E_000001dede08c7c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001dede0f8ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dede0fa110_0, 0, 2;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dede0fa110_0, 0, 2;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dede0fa110_0, 0, 2;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001dede0fa110_0, 0, 2;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dede0fb590;
T_7 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0fa390_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9cb0_0, 4, 5;
    %load/vec4 v000001dede0f9cb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9cb0_0, 4, 5;
    %load/vec4 v000001dede0f92b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9350_0, 4, 5;
    %load/vec4 v000001dede0f9350_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9350_0, 4, 5;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dede0fb590;
T_8 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0f9170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede0f8ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fa390_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001dede0f90d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f92b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001dede0fa1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fa610_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001dede0fa390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fa390_0, 0;
T_8.2 ;
    %load/vec4 v000001dede0f92b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f92b0_0, 0;
T_8.4 ;
    %load/vec4 v000001dede0fa610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fa610_0, 0;
T_8.6 ;
    %load/vec4 v000001dede0f8ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v000001dede0f8f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede0f8ef0_0, 0;
    %load/vec4 v000001dede0f9e90_0;
    %pad/u 32;
    %load/vec4 v000001dede0f8db0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001dede0f90d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fa390_0, 0;
T_8.13 ;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v000001dede0f9cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v000001dede0f9f30_0;
    %assign/vec4 v000001dede0f9030_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001dede0f8ef0_0, 0;
    %load/vec4 v000001dede0f9e90_0;
    %pad/u 32;
    %load/vec4 v000001dede0f8db0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001dede0fa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f92b0_0, 0;
T_8.15 ;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v000001dede0f9350_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %load/vec4 v000001dede0f9850_0;
    %assign/vec4 v000001dede0f9210_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001dede0f8ef0_0, 0;
T_8.17 ;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v000001dede0f9030_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.21, 4;
    %load/vec4 v000001dede0f9210_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %load/vec4 v000001dede0f9030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.24, 4;
    %load/vec4 v000001dede0f9210_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v000001dede0f9210_0;
    %load/vec4 v000001dede0f9030_0;
    %cmp/u;
    %jmp/0xz  T_8.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
T_8.26 ;
T_8.23 ;
T_8.19 ;
    %load/vec4 v000001dede0f9030_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.29, 4;
    %load/vec4 v000001dede0f9210_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %load/vec4 v000001dede0f9030_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.32, 4;
    %load/vec4 v000001dede0f9210_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
    %jmp T_8.31;
T_8.30 ;
    %load/vec4 v000001dede0fa430_0;
    %load/vec4 v000001dede0f9210_0;
    %cmp/u;
    %jmp/0xz  T_8.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
    %jmp T_8.34;
T_8.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
T_8.34 ;
T_8.31 ;
T_8.27 ;
    %load/vec4 v000001dede0f9030_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.37, 4;
    %load/vec4 v000001dede0f9210_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.35, 8;
    %load/vec4 v000001dede0f9030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.40, 4;
    %load/vec4 v000001dede0f9210_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
    %jmp T_8.39;
T_8.38 ;
    %load/vec4 v000001dede0f9fd0_0;
    %load/vec4 v000001dede0fa430_0;
    %cmp/u;
    %jmp/0xz  T_8.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
    %jmp T_8.42;
T_8.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
T_8.42 ;
T_8.39 ;
T_8.35 ;
    %load/vec4 v000001dede0f9030_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.45, 4;
    %load/vec4 v000001dede0f9210_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.43, 8;
    %load/vec4 v000001dede0f9030_0;
    %load/vec4 v000001dede0f9fd0_0;
    %cmp/u;
    %jmp/0xz  T_8.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
    %jmp T_8.47;
T_8.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001dede0fac50_0, 0;
T_8.47 ;
T_8.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fa610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede0f8ef0_0, 0;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001dede0fb720;
T_9 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0fa570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dede0f98f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dede0f9a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f9490_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001dede0f9530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f9990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f9670_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dede0f9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f9710_0, 0;
T_9.2 ;
    %load/vec4 v000001dede0f9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f9490_0, 0;
T_9.4 ;
    %load/vec4 v000001dede0f9990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f9990_0, 0;
    %load/vec4 v000001dede0fa250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.17;
T_9.8 ;
    %load/vec4 v000001dede0f9530_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9530_0, 4, 5;
    %jmp T_9.17;
T_9.9 ;
    %load/vec4 v000001dede0f9530_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9530_0, 4, 5;
    %jmp T_9.17;
T_9.10 ;
    %load/vec4 v000001dede0f9530_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9530_0, 4, 5;
    %jmp T_9.17;
T_9.11 ;
    %load/vec4 v000001dede0f9530_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9530_0, 4, 5;
    %jmp T_9.17;
T_9.12 ;
    %load/vec4 v000001dede0f9530_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9530_0, 4, 5;
    %jmp T_9.17;
T_9.13 ;
    %load/vec4 v000001dede0f9530_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9530_0, 4, 5;
    %jmp T_9.17;
T_9.14 ;
    %load/vec4 v000001dede0f9530_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9530_0, 4, 5;
    %jmp T_9.17;
T_9.15 ;
    %load/vec4 v000001dede0f9530_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0f9530_0, 4, 5;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %load/vec4 v000001dede0f9670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0f9670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9490_0, 0;
T_9.18 ;
T_9.6 ;
    %load/vec4 v000001dede0fd3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede0fd3e0_0, 0;
    %jmp T_9.26;
T_9.20 ;
    %load/vec4 v000001dede0f9b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001dede0f9530_0, 0;
    %load/vec4 v000001dede0fe1a0_0;
    %assign/vec4 v000001dede0f98f0_0, 0;
    %load/vec4 v000001dede0fda20_0;
    %assign/vec4 v000001dede0f9a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9710_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede0fd3e0_0, 0;
T_9.27 ;
    %jmp T_9.26;
T_9.21 ;
    %load/vec4 v000001dede0f9ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9990_0, 0;
    %load/vec4 v000001dede0fe1a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001dede0f98f0_0, 0;
    %load/vec4 v000001dede0fda20_0;
    %assign/vec4 v000001dede0f9a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9710_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001dede0fd3e0_0, 0;
T_9.29 ;
    %jmp T_9.26;
T_9.22 ;
    %load/vec4 v000001dede0f9ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9990_0, 0;
    %load/vec4 v000001dede0fe1a0_0;
    %assign/vec4 v000001dede0f98f0_0, 0;
    %load/vec4 v000001dede0fda20_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001dede0f9a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9710_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001dede0fd3e0_0, 0;
T_9.31 ;
    %jmp T_9.26;
T_9.23 ;
    %load/vec4 v000001dede0f9ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9990_0, 0;
    %load/vec4 v000001dede0fe1a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001dede0f98f0_0, 0;
    %load/vec4 v000001dede0fda20_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001dede0f9a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9710_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001dede0fd3e0_0, 0;
T_9.33 ;
    %jmp T_9.26;
T_9.24 ;
    %load/vec4 v000001dede0f9ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0f9670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede0fd3e0_0, 0;
T_9.35 ;
    %jmp T_9.26;
T_9.26 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001dede0fb270;
T_10 ;
Ewait_1 .event/or E_000001dede08bf00, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001dede0fdf20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dede0fc580_0, 0, 2;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dede0fc580_0, 0, 2;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dede0fc580_0, 0, 2;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001dede0fc580_0, 0, 2;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dede0fb270;
T_11 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0fcda0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fe100_0, 4, 5;
    %load/vec4 v000001dede0fe100_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fe100_0, 4, 5;
    %load/vec4 v000001dede0fe240_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fc6c0_0, 4, 5;
    %load/vec4 v000001dede0fc6c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fc6c0_0, 4, 5;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dede0fb270;
T_12 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0fdd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede0fdf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fcda0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dede0fd020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fe240_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dede0fd340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fcb20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001dede0fcda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fcda0_0, 0;
T_12.2 ;
    %load/vec4 v000001dede0fe240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fe240_0, 0;
T_12.4 ;
    %load/vec4 v000001dede0fcb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fcb20_0, 0;
T_12.6 ;
    %load/vec4 v000001dede0fdf20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %jmp T_12.12;
T_12.8 ;
    %load/vec4 v000001dede0fcbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede0fdf20_0, 0;
    %load/vec4 v000001dede0fc9e0_0;
    %pad/u 32;
    %load/vec4 v000001dede0fca80_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001dede0fd020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fcda0_0, 0;
T_12.13 ;
    %jmp T_12.12;
T_12.9 ;
    %load/vec4 v000001dede0fe100_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v000001dede0fd480_0;
    %assign/vec4 v000001dede0fe060_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001dede0fdf20_0, 0;
    %load/vec4 v000001dede0fc9e0_0;
    %pad/u 32;
    %load/vec4 v000001dede0fca80_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001dede0fd340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fe240_0, 0;
T_12.15 ;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v000001dede0fc6c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %load/vec4 v000001dede0fde80_0;
    %assign/vec4 v000001dede0fdca0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001dede0fdf20_0, 0;
T_12.17 ;
    %jmp T_12.12;
T_12.11 ;
    %load/vec4 v000001dede0fe060_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.21, 4;
    %load/vec4 v000001dede0fdca0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.19, 8;
    %load/vec4 v000001dede0fe060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.24, 4;
    %load/vec4 v000001dede0fdca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
    %jmp T_12.23;
T_12.22 ;
    %load/vec4 v000001dede0fdca0_0;
    %load/vec4 v000001dede0fe060_0;
    %cmp/u;
    %jmp/0xz  T_12.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
T_12.26 ;
T_12.23 ;
T_12.19 ;
    %load/vec4 v000001dede0fe060_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.29, 4;
    %load/vec4 v000001dede0fdca0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.27, 8;
    %load/vec4 v000001dede0fe060_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.32, 4;
    %load/vec4 v000001dede0fdca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
    %jmp T_12.31;
T_12.30 ;
    %load/vec4 v000001dede0fcc60_0;
    %load/vec4 v000001dede0fdca0_0;
    %cmp/u;
    %jmp/0xz  T_12.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
    %jmp T_12.34;
T_12.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
T_12.34 ;
T_12.31 ;
T_12.27 ;
    %load/vec4 v000001dede0fe060_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.37, 4;
    %load/vec4 v000001dede0fdca0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.35, 8;
    %load/vec4 v000001dede0fe060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.40, 4;
    %load/vec4 v000001dede0fdca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
    %jmp T_12.39;
T_12.38 ;
    %load/vec4 v000001dede0fcee0_0;
    %load/vec4 v000001dede0fcc60_0;
    %cmp/u;
    %jmp/0xz  T_12.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
T_12.42 ;
T_12.39 ;
T_12.35 ;
    %load/vec4 v000001dede0fe060_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.45, 4;
    %load/vec4 v000001dede0fdca0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.43, 8;
    %load/vec4 v000001dede0fe060_0;
    %load/vec4 v000001dede0fcee0_0;
    %cmp/u;
    %jmp/0xz  T_12.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001dede0fce40_0, 0;
T_12.47 ;
T_12.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fcb20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede0fdf20_0, 0;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dede0fb8b0;
T_13 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0fd160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dede0fd980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dede0fd8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fd520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fc760_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001dede0fd7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fd5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fc800_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001dede0fd520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fd520_0, 0;
T_13.2 ;
    %load/vec4 v000001dede0fc760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fc760_0, 0;
T_13.4 ;
    %load/vec4 v000001dede0fd5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fd5c0_0, 0;
    %load/vec4 v000001dede0fc4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.17;
T_13.8 ;
    %load/vec4 v000001dede0fd7a0_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fd7a0_0, 4, 5;
    %jmp T_13.17;
T_13.9 ;
    %load/vec4 v000001dede0fd7a0_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fd7a0_0, 4, 5;
    %jmp T_13.17;
T_13.10 ;
    %load/vec4 v000001dede0fd7a0_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fd7a0_0, 4, 5;
    %jmp T_13.17;
T_13.11 ;
    %load/vec4 v000001dede0fd7a0_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fd7a0_0, 4, 5;
    %jmp T_13.17;
T_13.12 ;
    %load/vec4 v000001dede0fd7a0_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fd7a0_0, 4, 5;
    %jmp T_13.17;
T_13.13 ;
    %load/vec4 v000001dede0fd7a0_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fd7a0_0, 4, 5;
    %jmp T_13.17;
T_13.14 ;
    %load/vec4 v000001dede0fd7a0_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fd7a0_0, 4, 5;
    %jmp T_13.17;
T_13.15 ;
    %load/vec4 v000001dede0fd7a0_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede0fd7a0_0, 4, 5;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %load/vec4 v000001dede0fc800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede0fc800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fc760_0, 0;
T_13.18 ;
T_13.6 ;
    %load/vec4 v000001dede0fdac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede0fdac0_0, 0;
    %jmp T_13.26;
T_13.20 ;
    %load/vec4 v000001dede0fdc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001dede0fd7a0_0, 0;
    %load/vec4 v000001dede0fc940_0;
    %assign/vec4 v000001dede0fd980_0, 0;
    %load/vec4 v000001dede0fd840_0;
    %assign/vec4 v000001dede0fd8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fd520_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede0fdac0_0, 0;
T_13.27 ;
    %jmp T_13.26;
T_13.21 ;
    %load/vec4 v000001dede0fc8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fd5c0_0, 0;
    %load/vec4 v000001dede0fc940_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001dede0fd980_0, 0;
    %load/vec4 v000001dede0fd840_0;
    %assign/vec4 v000001dede0fd8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fd520_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001dede0fdac0_0, 0;
T_13.29 ;
    %jmp T_13.26;
T_13.22 ;
    %load/vec4 v000001dede0fc8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fd5c0_0, 0;
    %load/vec4 v000001dede0fc940_0;
    %assign/vec4 v000001dede0fd980_0, 0;
    %load/vec4 v000001dede0fd840_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001dede0fd8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fd520_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001dede0fdac0_0, 0;
T_13.31 ;
    %jmp T_13.26;
T_13.23 ;
    %load/vec4 v000001dede0fc8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fd5c0_0, 0;
    %load/vec4 v000001dede0fc940_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001dede0fd980_0, 0;
    %load/vec4 v000001dede0fd840_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001dede0fd8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fd520_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001dede0fdac0_0, 0;
T_13.33 ;
    %jmp T_13.26;
T_13.24 ;
    %load/vec4 v000001dede0fc8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fd5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede0fc800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede0fdac0_0, 0;
T_13.35 ;
    %jmp T_13.26;
T_13.26 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001dede1002f0;
T_14 ;
Ewait_2 .event/or E_000001dede08cb40, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001dede101cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dede101360_0, 0, 2;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dede101360_0, 0, 2;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dede101360_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001dede101360_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001dede1002f0;
T_15 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede101f40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede102260_0, 4, 5;
    %load/vec4 v000001dede102260_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede102260_0, 4, 5;
    %load/vec4 v000001dede1019a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede101040_0, 4, 5;
    %load/vec4 v000001dede101040_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede101040_0, 4, 5;
    %jmp T_15;
    .thread T_15;
    .scope S_000001dede1002f0;
T_16 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede101400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede101cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede101f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dede1023a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede1019a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dede102300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede101860_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001dede101f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede101f40_0, 0;
T_16.2 ;
    %load/vec4 v000001dede1019a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede1019a0_0, 0;
T_16.4 ;
    %load/vec4 v000001dede101860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede101860_0, 0;
T_16.6 ;
    %load/vec4 v000001dede101cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v000001dede1014a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede101cc0_0, 0;
    %load/vec4 v000001dede101ea0_0;
    %pad/u 32;
    %load/vec4 v000001dede101e00_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001dede1023a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede101f40_0, 0;
T_16.13 ;
    %jmp T_16.12;
T_16.9 ;
    %load/vec4 v000001dede102260_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v000001dede101900_0;
    %assign/vec4 v000001dede1008c0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001dede101cc0_0, 0;
    %load/vec4 v000001dede101ea0_0;
    %pad/u 32;
    %load/vec4 v000001dede101e00_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001dede102300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede1019a0_0, 0;
T_16.15 ;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v000001dede101040_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v000001dede102760_0;
    %assign/vec4 v000001dede1026c0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001dede101cc0_0, 0;
T_16.17 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v000001dede1008c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.21, 4;
    %load/vec4 v000001dede1026c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %load/vec4 v000001dede1008c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.24, 4;
    %load/vec4 v000001dede1026c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v000001dede1026c0_0;
    %load/vec4 v000001dede1008c0_0;
    %cmp/u;
    %jmp/0xz  T_16.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
T_16.26 ;
T_16.23 ;
T_16.19 ;
    %load/vec4 v000001dede1008c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.29, 4;
    %load/vec4 v000001dede1026c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.27, 8;
    %load/vec4 v000001dede1008c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.32, 4;
    %load/vec4 v000001dede1026c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
    %jmp T_16.31;
T_16.30 ;
    %load/vec4 v000001dede100fa0_0;
    %load/vec4 v000001dede1026c0_0;
    %cmp/u;
    %jmp/0xz  T_16.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
    %jmp T_16.34;
T_16.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
T_16.34 ;
T_16.31 ;
T_16.27 ;
    %load/vec4 v000001dede1008c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.37, 4;
    %load/vec4 v000001dede1026c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %load/vec4 v000001dede1008c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.40, 4;
    %load/vec4 v000001dede1026c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
    %jmp T_16.39;
T_16.38 ;
    %load/vec4 v000001dede1021c0_0;
    %load/vec4 v000001dede100fa0_0;
    %cmp/u;
    %jmp/0xz  T_16.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
T_16.42 ;
T_16.39 ;
T_16.35 ;
    %load/vec4 v000001dede1008c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.45, 4;
    %load/vec4 v000001dede1026c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.43, 8;
    %load/vec4 v000001dede1008c0_0;
    %load/vec4 v000001dede1021c0_0;
    %cmp/u;
    %jmp/0xz  T_16.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
    %jmp T_16.47;
T_16.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001dede1012c0_0, 0;
T_16.47 ;
T_16.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede101860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede101cc0_0, 0;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001dede0fe6d0;
T_17 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede1017c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dede102080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dede101540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede102440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede102580_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001dede100f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede101c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede1010e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001dede102440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede102440_0, 0;
T_17.2 ;
    %load/vec4 v000001dede102580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede102580_0, 0;
T_17.4 ;
    %load/vec4 v000001dede101c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede101c20_0, 0;
    %load/vec4 v000001dede100d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.17;
T_17.8 ;
    %load/vec4 v000001dede100f00_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede100f00_0, 4, 5;
    %jmp T_17.17;
T_17.9 ;
    %load/vec4 v000001dede100f00_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede100f00_0, 4, 5;
    %jmp T_17.17;
T_17.10 ;
    %load/vec4 v000001dede100f00_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede100f00_0, 4, 5;
    %jmp T_17.17;
T_17.11 ;
    %load/vec4 v000001dede100f00_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede100f00_0, 4, 5;
    %jmp T_17.17;
T_17.12 ;
    %load/vec4 v000001dede100f00_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede100f00_0, 4, 5;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v000001dede100f00_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede100f00_0, 4, 5;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v000001dede100f00_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede100f00_0, 4, 5;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v000001dede100f00_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede100f00_0, 4, 5;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
    %load/vec4 v000001dede1010e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede1010e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede102580_0, 0;
T_17.18 ;
T_17.6 ;
    %load/vec4 v000001dede100a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede100a00_0, 0;
    %jmp T_17.26;
T_17.20 ;
    %load/vec4 v000001dede102620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001dede100f00_0, 0;
    %load/vec4 v000001dede100dc0_0;
    %assign/vec4 v000001dede102080_0, 0;
    %load/vec4 v000001dede100960_0;
    %assign/vec4 v000001dede101540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede102440_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede100a00_0, 0;
T_17.27 ;
    %jmp T_17.26;
T_17.21 ;
    %load/vec4 v000001dede1024e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede101c20_0, 0;
    %load/vec4 v000001dede100dc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001dede102080_0, 0;
    %load/vec4 v000001dede100960_0;
    %assign/vec4 v000001dede101540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede102440_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001dede100a00_0, 0;
T_17.29 ;
    %jmp T_17.26;
T_17.22 ;
    %load/vec4 v000001dede1024e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede101c20_0, 0;
    %load/vec4 v000001dede100dc0_0;
    %assign/vec4 v000001dede102080_0, 0;
    %load/vec4 v000001dede100960_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001dede101540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede102440_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001dede100a00_0, 0;
T_17.31 ;
    %jmp T_17.26;
T_17.23 ;
    %load/vec4 v000001dede1024e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede101c20_0, 0;
    %load/vec4 v000001dede100dc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001dede102080_0, 0;
    %load/vec4 v000001dede100960_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001dede101540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede102440_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001dede100a00_0, 0;
T_17.33 ;
    %jmp T_17.26;
T_17.24 ;
    %load/vec4 v000001dede1024e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede101c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede1010e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede100a00_0, 0;
T_17.35 ;
    %jmp T_17.26;
T_17.26 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dede0faf50;
T_18 ;
Ewait_3 .event/or E_000001dede08c500, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001dede108360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v000001dede105600_0;
    %store/vec4 v000001dede100e60_0, 0, 12;
    %load/vec4 v000001dede105600_0;
    %store/vec4 v000001dede101ae0_0, 0, 12;
    %load/vec4 v000001dede105880_0;
    %store/vec4 v000001dede101220_0, 0, 12;
    %load/vec4 v000001dede105880_0;
    %store/vec4 v000001dede100be0_0, 0, 12;
    %load/vec4 v000001dede107320_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.4, 8;
    %load/vec4 v000001dede101180_0;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %load/vec4 v000001dede100b40_0;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %store/vec4 v000001dede1059c0_0, 0, 8;
    %load/vec4 v000001dede107320_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.6, 8;
    %load/vec4 v000001dede101720_0;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %load/vec4 v000001dede101d60_0;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %store/vec4 v000001dede105100_0, 0, 8;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v000001dede105920_0;
    %store/vec4 v000001dede106460_0, 0, 10;
    %load/vec4 v000001dede105920_0;
    %store/vec4 v000001dede104fc0_0, 0, 10;
    %load/vec4 v000001dede105420_0;
    %store/vec4 v000001dede105240_0, 0, 10;
    %load/vec4 v000001dede105420_0;
    %store/vec4 v000001dede106320_0, 0, 10;
    %load/vec4 v000001dede107320_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.8, 8;
    %load/vec4 v000001dede1051a0_0;
    %jmp/1 T_18.9, 8;
T_18.8 ; End of true expr.
    %load/vec4 v000001dede106780_0;
    %jmp/0 T_18.9, 8;
 ; End of false expr.
    %blend;
T_18.9;
    %store/vec4 v000001dede105a60_0, 0, 8;
    %load/vec4 v000001dede107320_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.10, 8;
    %load/vec4 v000001dede105ba0_0;
    %jmp/1 T_18.11, 8;
T_18.10 ; End of true expr.
    %load/vec4 v000001dede105740_0;
    %jmp/0 T_18.11, 8;
 ; End of false expr.
    %blend;
T_18.11;
    %store/vec4 v000001dede104980_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000001dede1061e0_0;
    %store/vec4 v000001dede105b00_0, 0, 8;
    %load/vec4 v000001dede1061e0_0;
    %pad/u 10;
    %store/vec4 v000001dede105380_0, 0, 10;
    %load/vec4 v000001dede104a20_0;
    %store/vec4 v000001dede105f60_0, 0, 8;
    %load/vec4 v000001dede104a20_0;
    %pad/u 10;
    %store/vec4 v000001dede105ce0_0, 0, 10;
    %load/vec4 v000001dede107320_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.12, 8;
    %load/vec4 v000001dede105c40_0;
    %jmp/1 T_18.13, 8;
T_18.12 ; End of true expr.
    %load/vec4 v000001dede105e20_0;
    %jmp/0 T_18.13, 8;
 ; End of false expr.
    %blend;
T_18.13;
    %store/vec4 v000001dede106000_0, 0, 8;
    %load/vec4 v000001dede107320_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.14, 8;
    %load/vec4 v000001dede105560_0;
    %jmp/1 T_18.15, 8;
T_18.14 ; End of true expr.
    %load/vec4 v000001dede1054c0_0;
    %jmp/0 T_18.15, 8;
 ; End of false expr.
    %blend;
T_18.15;
    %store/vec4 v000001dede106140_0, 0, 8;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001dede0faf50;
T_19 ;
Ewait_4 .event/or E_000001dede08c240, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001dede108360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v000001dede104e80_0;
    %store/vec4 v000001dede1056a0_0, 0, 1;
    %load/vec4 v000001dede102120_0;
    %store/vec4 v000001dede104c00_0, 0, 1;
    %load/vec4 v000001dede108400_0;
    %store/vec4 v000001dede106280_0, 0, 6;
    %load/vec4 v000001dede1085e0_0;
    %store/vec4 v000001dede105060_0, 0, 6;
    %load/vec4 v000001dede1057e0_0;
    %pad/u 16;
    %store/vec4 v000001dede104b60_0, 0, 16;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v000001dede104e80_0;
    %store/vec4 v000001dede1063c0_0, 0, 1;
    %load/vec4 v000001dede1052e0_0;
    %store/vec4 v000001dede104c00_0, 0, 1;
    %load/vec4 v000001dede108400_0;
    %pad/u 5;
    %store/vec4 v000001dede106500_0, 0, 5;
    %load/vec4 v000001dede1085e0_0;
    %pad/u 5;
    %store/vec4 v000001dede105ec0_0, 0, 5;
    %load/vec4 v000001dede105d80_0;
    %pad/u 16;
    %store/vec4 v000001dede104b60_0, 0, 16;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v000001dede104e80_0;
    %store/vec4 v000001dede106640_0, 0, 1;
    %load/vec4 v000001dede1065a0_0;
    %store/vec4 v000001dede104c00_0, 0, 1;
    %load/vec4 v000001dede108400_0;
    %pad/u 4;
    %store/vec4 v000001dede1048e0_0, 0, 4;
    %load/vec4 v000001dede1085e0_0;
    %pad/u 4;
    %store/vec4 v000001dede1060a0_0, 0, 4;
    %load/vec4 v000001dede1066e0_0;
    %pad/u 16;
    %store/vec4 v000001dede104b60_0, 0, 16;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001dede0faf50;
T_20 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede107fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede108360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001dede104de0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dede1073c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001dede104ca0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001dede1087c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %jmp T_20.10;
T_20.2 ;
    %load/vec4 v000001dede106ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001dede104de0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dede1073c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede108360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede104d40_0, 0;
    %jmp T_20.12;
T_20.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede104d40_0, 0;
T_20.12 ;
    %jmp T_20.10;
T_20.3 ;
    %load/vec4 v000001dede1073c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_20.13, 4;
    %load/vec4 v000001dede104f20_0;
    %cmpi/e 0, 0, 13;
    %jmp/0xz  T_20.15, 4;
    %load/vec4 v000001dede104de0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001dede104de0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dede1073c0_0, 0;
    %load/vec4 v000001dede108360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.19, 6;
    %jmp T_20.20;
T_20.17 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001dede108360_0, 0;
    %jmp T_20.20;
T_20.18 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001dede108360_0, 0;
    %jmp T_20.20;
T_20.19 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
    %jmp T_20.20;
T_20.20 ;
    %pop/vec4 1;
    %jmp T_20.16;
T_20.15 ;
    %load/vec4 v000001dede104f20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001dede107320_0, 0;
    %load/vec4 v000001dede108360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.23, 6;
    %jmp T_20.24;
T_20.21 ;
    %load/vec4 v000001dede104f20_0;
    %parti/s 6, 7, 4;
    %assign/vec4 v000001dede108400_0, 0;
    %load/vec4 v000001dede104f20_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v000001dede1085e0_0, 0;
    %jmp T_20.24;
T_20.22 ;
    %load/vec4 v000001dede104f20_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %assign/vec4 v000001dede108400_0, 0;
    %load/vec4 v000001dede104f20_0;
    %parti/s 5, 1, 2;
    %pad/u 6;
    %assign/vec4 v000001dede1085e0_0, 0;
    %jmp T_20.24;
T_20.23 ;
    %load/vec4 v000001dede104f20_0;
    %parti/s 4, 5, 4;
    %pad/u 6;
    %assign/vec4 v000001dede108400_0, 0;
    %load/vec4 v000001dede104f20_0;
    %parti/s 4, 1, 2;
    %pad/u 6;
    %assign/vec4 v000001dede1085e0_0, 0;
    %jmp T_20.24;
T_20.24 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
T_20.16 ;
    %jmp T_20.14;
T_20.13 ;
    %load/vec4 v000001dede1073c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001dede1073c0_0, 0;
T_20.14 ;
    %jmp T_20.10;
T_20.4 ;
    %load/vec4 v000001dede108400_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.25, 5;
    %load/vec4 v000001dede108400_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001dede108400_0, 0;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dede108400_0, 0;
T_20.26 ;
    %load/vec4 v000001dede1085e0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.27, 5;
    %load/vec4 v000001dede1085e0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001dede1085e0_0, 0;
    %jmp T_20.28;
T_20.27 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dede1085e0_0, 0;
T_20.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
    %jmp T_20.10;
T_20.5 ;
    %load/vec4 v000001dede104c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.29, 8;
    %load/vec4 v000001dede108400_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001dede108400_0, 0;
    %load/vec4 v000001dede104ca0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001dede104ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
    %jmp T_20.30;
T_20.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
T_20.30 ;
    %jmp T_20.10;
T_20.6 ;
    %load/vec4 v000001dede104c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.31, 8;
    %load/vec4 v000001dede1085e0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001dede1085e0_0, 0;
    %load/vec4 v000001dede104ca0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001dede104ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
    %jmp T_20.32;
T_20.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
T_20.32 ;
    %jmp T_20.10;
T_20.7 ;
    %load/vec4 v000001dede104c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.33, 8;
    %load/vec4 v000001dede108400_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001dede108400_0, 0;
    %load/vec4 v000001dede104ca0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001dede104ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
T_20.34 ;
    %jmp T_20.10;
T_20.8 ;
    %load/vec4 v000001dede104c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %load/vec4 v000001dede104ca0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001dede104ca0_0, 0;
    %load/vec4 v000001dede104de0_0;
    %pad/u 32;
    %cmpi/u 4095, 0, 32;
    %jmp/0xz  T_20.37, 5;
    %load/vec4 v000001dede104de0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001dede104de0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dede1073c0_0, 0;
    %jmp T_20.38;
T_20.37 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
T_20.38 ;
    %jmp T_20.36;
T_20.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede104e80_0, 0;
T_20.36 ;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede104d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede1087c0_0, 0;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001dede100160;
T_21 ;
    %vpi_call/w 4 35 "$readmemb", P_000001dede1093d0, v000001dede106c40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_21;
    .scope S_000001dede0fffd0;
T_22 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede107500_0, 0, 8;
    %end;
    .thread T_22, $init;
    .scope S_000001dede0fffd0;
T_23 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede107140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dede107500_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001dede1080e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001dede107aa0_0;
    %assign/vec4 v000001dede107500_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001dede0ffe40;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede107aa0_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_000001dede0ffe40;
T_25 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede1076e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001dede108180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000001dede107f00_0;
    %load/vec4 v000001dede107460_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dede106c40, 0, 4;
T_25.2 ;
    %load/vec4 v000001dede107460_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001dede106c40, 4;
    %assign/vec4 v000001dede107aa0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001deddf97630;
T_26 ;
    %vpi_call/w 4 35 "$readmemb", P_000001deddfd7000, v000001dede07c2a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_26;
    .scope S_000001deddfab840;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede07b8a0_0, 0, 8;
    %end;
    .thread T_27, $init;
    .scope S_000001deddfab840;
T_28 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede07b580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dede07b8a0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001dede07cf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000001dede07c3e0_0;
    %assign/vec4 v000001dede07b8a0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001deddfd6e70;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede07c3e0_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_000001deddfd6e70;
T_30 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede07bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v000001dede07bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000001dede07bd00_0;
    %load/vec4 v000001dede07c520_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dede07c2a0, 0, 4;
T_30.2 ;
    %load/vec4 v000001dede07c520_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001dede07c2a0, 4;
    %assign/vec4 v000001dede07c3e0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001deddfdd350;
T_31 ;
    %vpi_call/w 4 35 "$readmemb", P_000001deddf97950, v000001dede07c480, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_31;
    .scope S_000001deddf7d460;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede07c980_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_000001deddf7d460;
T_33 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede07cc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dede07c980_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001dede07d1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001dede07cfc0_0;
    %assign/vec4 v000001dede07c980_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001deddf977c0;
T_34 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede07cfc0_0, 0, 8;
    %end;
    .thread T_34, $init;
    .scope S_000001deddf977c0;
T_35 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede07cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001dede07b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000001dede07cac0_0;
    %load/vec4 v000001dede07ca20_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dede07c480, 0, 4;
T_35.2 ;
    %load/vec4 v000001dede07ca20_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001dede07c480, 4;
    %assign/vec4 v000001dede07cfc0_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001deddf13000;
T_36 ;
    %vpi_call/w 4 35 "$readmemb", P_000001deddfdd670, v000001dede041e50, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_36;
    .scope S_000001deddf12e70;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede041b30_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_000001deddf12e70;
T_38 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0fa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dede041b30_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001dede041950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001dede041630_0;
    %assign/vec4 v000001dede041b30_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001deddfdd4e0;
T_39 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede041630_0, 0, 8;
    %end;
    .thread T_39, $init;
    .scope S_000001deddfdd4e0;
T_40 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0413b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v000001dede0fa6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v000001dede0414f0_0;
    %load/vec4 v000001dede041ef0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dede041e50, 0, 4;
T_40.2 ;
    %load/vec4 v000001dede041ef0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001dede041e50, 4;
    %assign/vec4 v000001dede041630_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001dede0fadc0;
T_41 ;
    %vpi_call/w 4 35 "$readmemb", P_000001deddf7d5f0, v000001dede0fab10, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_41;
    .scope S_000001dede0fbbd0;
T_42 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede0f9d50_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_000001dede0fbbd0;
T_43 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0fabb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dede0f9d50_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000001dede0fa2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v000001dede0faa70_0;
    %assign/vec4 v000001dede0f9d50_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001dede0fba40;
T_44 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dede0faa70_0, 0, 8;
    %end;
    .thread T_44, $init;
    .scope S_000001dede0fba40;
T_45 ;
    %wait E_000001dede08c480;
    %load/vec4 v000001dede0fa750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v000001dede0f9c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v000001dede0fa9d0_0;
    %load/vec4 v000001dede0f95d0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dede0fab10, 0, 4;
T_45.2 ;
    %load/vec4 v000001dede0f95d0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001dede0fab10, 4;
    %assign/vec4 v000001dede0faa70_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000001deddfc0a50;
T_46 ;
    %delay 5000, 0;
    %load/vec4 v000001dede107000_0;
    %nor/r;
    %store/vec4 v000001dede107000_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_000001deddfc0a50;
T_47 ;
    %vpi_call/w 3 193 "$dumpfile", "descriptors.vcd" {0 0 0};
    %vpi_call/w 3 194 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001deddfc0a50 {0 0 0};
    %vpi_call/w 3 195 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dede107000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dede10bdd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dede10bdd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dede10bdd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dede10a890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dede10a890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dede10a890_0, 0, 1;
T_47.0 ;
    %load/vec4 v000001dede10ba10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_47.1, 8;
    %load/vec4 v000001dede107be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %vpi_call/w 3 213 "$display", "Writing  (", v000001dede1070a0_0, " at ", v000001dede107b40_0 {0 0 0};
T_47.2 ;
    %delay 10000, 0;
    %jmp T_47.0;
T_47.1 ;
    %vpi_call/w 3 219 "$finish" {0 0 0};
    %end;
    .thread T_47;
    .scope S_000001deddfc0be0;
T_48 ;
Ewait_5 .event/or E_000001dede08c9c0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001dede10b3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dede10a110_0, 0, 3;
    %jmp T_48.9;
T_48.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dede10a110_0, 0, 3;
    %jmp T_48.9;
T_48.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001dede10a110_0, 0, 3;
    %jmp T_48.9;
T_48.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001dede10a110_0, 0, 3;
    %jmp T_48.9;
T_48.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001dede10a110_0, 0, 3;
    %jmp T_48.9;
T_48.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001dede10a110_0, 0, 3;
    %jmp T_48.9;
T_48.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001dede10a110_0, 0, 3;
    %jmp T_48.9;
T_48.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001dede10a110_0, 0, 3;
    %jmp T_48.9;
T_48.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001dede10a110_0, 0, 3;
    %jmp T_48.9;
T_48.9 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000001deddfc0be0;
T_49 ;
    %wait E_000001dede08cd40;
    %load/vec4 v000001dede10b830_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede10abb0_0, 4, 5;
    %load/vec4 v000001dede10abb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dede10abb0_0, 4, 5;
    %jmp T_49;
    .thread T_49;
    .scope S_000001deddfc0be0;
T_50 ;
    %wait E_000001dede08cd40;
    %load/vec4 v000001dede10b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dede10a070_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dede10b290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede10bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede10b830_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000001dede10b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede10b830_0, 0;
T_50.2 ;
    %load/vec4 v000001dede109f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede109f30_0, 0;
T_50.4 ;
    %load/vec4 v000001dede10a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede10a750_0, 0;
T_50.6 ;
    %load/vec4 v000001dede10bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dede10bab0_0, 0;
T_50.8 ;
    %load/vec4 v000001dede10b3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_50.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_50.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_50.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_50.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_50.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_50.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_50.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_50.17, 6;
    %jmp T_50.18;
T_50.10 ;
    %load/vec4 v000001dede10bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_50.21, 8;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_50.22, 8;
T_50.21 ; End of true expr.
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %jmp/0 T_50.22, 8;
 ; End of false expr.
    %blend;
T_50.22;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001dede10aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede10b830_0, 0;
T_50.19 ;
    %jmp T_50.18;
T_50.11 ;
    %load/vec4 v000001dede10abb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.23, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dede10acf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dede10bb50_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_50.25, 8;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_50.26, 8;
T_50.25 ; End of true expr.
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %jmp/0 T_50.26, 8;
 ; End of false expr.
    %blend;
T_50.26;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001dede10aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede10b830_0, 0;
T_50.23 ;
    %jmp T_50.18;
T_50.12 ;
    %load/vec4 v000001dede10abb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.27, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dede10acf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dede109fd0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
T_50.27 ;
    %jmp T_50.18;
T_50.13 ;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001dede10ad90_0, 0;
    %load/vec4 v000001dede109fd0_0;
    %load/vec4 v000001dede10bb50_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000001dede10b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede109f30_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_50.29, 8;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_50.30, 8;
T_50.29 ; End of true expr.
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %jmp/0 T_50.30, 8;
 ; End of false expr.
    %blend;
T_50.30;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001dede10aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede10b830_0, 0;
    %jmp T_50.18;
T_50.14 ;
    %load/vec4 v000001dede10abb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.31, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dede10acf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dede10bb50_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_50.33, 8;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_50.34, 8;
T_50.33 ; End of true expr.
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %jmp/0 T_50.34, 8;
 ; End of false expr.
    %blend;
T_50.34;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001dede10aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede10b830_0, 0;
T_50.31 ;
    %jmp T_50.18;
T_50.15 ;
    %load/vec4 v000001dede10abb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.35, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dede10acf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dede109fd0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
T_50.35 ;
    %jmp T_50.18;
T_50.16 ;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001dede10aed0_0, 0;
    %load/vec4 v000001dede109fd0_0;
    %load/vec4 v000001dede10bb50_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000001dede10a1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede10a750_0, 0;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_50.37, 4;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_50.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dede10a070_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dede10b290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede10bab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
    %jmp T_50.40;
T_50.39 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dede10a070_0, 0;
    %load/vec4 v000001dede10b290_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001dede10b290_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
T_50.40 ;
    %jmp T_50.38;
T_50.37 ;
    %load/vec4 v000001dede10a070_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001dede10a070_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
T_50.38 ;
    %jmp T_50.18;
T_50.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001dede10b3d0_0, 0;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_50.41, 8;
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_50.42, 8;
T_50.41 ; End of true expr.
    %load/vec4 v000001dede10a070_0;
    %pad/u 32;
    %jmp/0 T_50.42, 8;
 ; End of false expr.
    %blend;
T_50.42;
    %load/vec4 v000001dede10b290_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001dede10aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dede10b830_0, 0;
    %jmp T_50.18;
T_50.18 ;
    %pop/vec4 1;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001dede0ff4e0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dede10a4d0_0, 0, 32;
T_51.0 ;
    %load/vec4 v000001dede10a4d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v000001dede10a4d0_0;
    %store/vec4a v000001dede10bc90, 4, 0;
    %load/vec4 v000001dede10a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dede10a4d0_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_000001dede0ff030;
T_52 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001dede10a7f0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001dede10b330_0, 0, 18;
    %end;
    .thread T_52, $init;
    .scope S_000001dede0ff030;
T_53 ;
    %wait E_000001dede08c280;
    %load/vec4 v000001dede10b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001dede10a7f0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001dede10a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v000001dede10bd30_0;
    %assign/vec4 v000001dede10a7f0_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001dede0ff030;
T_54 ;
    %wait E_000001dede08ca00;
    %load/vec4 v000001dede10b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001dede10b330_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001dede10b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001dede10ab10_0;
    %assign/vec4 v000001dede10b330_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001deddfd6ce0;
T_55 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001dede10bd30_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001dede10ab10_0, 0, 18;
    %end;
    .thread T_55, $init;
    .scope S_000001deddfd6ce0;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dede10a570_0, 0, 32;
T_56.0 ;
    %load/vec4 v000001dede10a570_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_56.1, 5;
    %vpi_call/w 9 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001dede10bc90, v000001dede10a570_0 > {0 0 0};
    %load/vec4 v000001dede10a570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dede10a570_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %end;
    .thread T_56;
    .scope S_000001deddfd6ce0;
T_57 ;
    %wait E_000001dede08c280;
    %load/vec4 v000001dede10b510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v000001dede10b6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000001dede10b0b0_0;
    %load/vec4 v000001dede10af70_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dede10bc90, 0, 4;
T_57.2 ;
    %load/vec4 v000001dede10af70_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dede10bc90, 4;
    %assign/vec4 v000001dede10bd30_0, 0;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000001deddfd6ce0;
T_58 ;
    %wait E_000001dede08ca00;
    %load/vec4 v000001dede10a430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v000001dede10b790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000001dede10a9d0_0;
    %load/vec4 v000001dede10a930_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dede10bc90, 0, 4;
T_58.2 ;
    %load/vec4 v000001dede10a930_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dede10bc90, 4;
    %assign/vec4 v000001dede10ab10_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim\descriptors_tb.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
    "hdl\generate_descriptors.sv";
    "hdl\histogram.sv";
    "hdl\gradient_orientation.sv";
    "hdl\gradient.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
