# LAB SESSIONS 

## DAY 1: Introduction to TCL and VSDSYNTH Toolbox Usage
![image](https://github.com/user-attachments/assets/80761b32-5178-4785-91c4-08c6c68a2a54)

![image](https://github.com/user-attachments/assets/09ff035e-48c1-4131-b3f5-22e85eb83238)

![image](https://github.com/user-attachments/assets/5245d11f-4f9a-4fe2-a650-3a1ec08ea28a)

![image](https://github.com/user-attachments/assets/85838a09-bed0-4ace-bb66-0da6dd29680a)

### VSD Toolbox
![image](https://github.com/user-attachments/assets/11136379-ba69-4535-80aa-5737e25600bf)

![image](https://github.com/user-attachments/assets/063b9d91-e592-42ae-8b40-cca1cb73e5bb)

![image](https://github.com/user-attachments/assets/6ac708aa-066a-48ac-ade5-ab4728a705be)

![image](https://github.com/user-attachments/assets/9935d6b5-84cf-48d4-b03c-64536772738f)

## DAY 2: Variable Creation and Processing Contraints from CSV using TCL
### DEMO for computing row numbers



## DAY 3: Processing Clock and Input Constraints
### DEMO for creating complete clock constraints

### DEMO for grepping input ports from all verilogs and reformatting for fixed space

### DEMO for input constraints generation and bits/ bussed differentiation script

## DAY 4: Complete Scripting and Yosys Synthesis Introduction

## DAY 5: Advanced Scripting Techniques and Quality of Results Generation

### Interpret input, transition and output delay constraint and creation
![image](https://github.com/user-attachments/assets/421bb310-55a2-4a20-8602-7642c5773bd2)

### Process bussed ports and configuration file creation
