Release 14.4 - xst P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic Register Balancing       : yes
Signal Encoding Algorithm          : user

---- General Options
Optimization Goal                  : SPEED
Optimization Effort                : 2

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/dcmspi.v" into library work
Parsing module <dcmspi>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/debnce.v" into library work
Parsing module <debnce>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/hdclrbar.v" into library work
Parsing module <hdcolorbar>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/synchro.v" into library work
Parsing module <synchro>.
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/synchro.v" Line 87: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/synchro.v" Line 82: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/synchro.v" Line 83: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/synchro.v" Line 84: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/synchro.v" Line 85: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/synchro.v" Line 86: Attribute target identifier fda not found in this scope
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/datacontroller.v" into library work
Parsing module <datacontroller>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/serdes_n_to_1.v" into library work
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/srldelay.v" into library work
Parsing module <srldelay>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/encode.v" into library work
Parsing module <encode>.
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/encode.v" Line 123. parameter declaration becomes local in encode with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/encode.v" Line 124. parameter declaration becomes local in encode with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/encode.v" Line 125. parameter declaration becomes local in encode with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/encode.v" Line 126. parameter declaration becomes local in encode with formal parameter declaration list
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/dvi_encoder.v" into library work
Parsing module <dvi_encoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/dvi_encoder_top.v" into library work
Parsing module <dvi_encoder_top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_tx/rtl/convert_30to15_fifo.v" into library work
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/coregen/fifo16_32768.v" into library work
Parsing module <fifo16_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/coregen/fifo29_32768.v" into library work
Parsing module <fifo29_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/coregen/fifo48_8k.v" into library work
Parsing module <fifo48_8k>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/coregen/clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/timing/rtl/timing_gen.v" into library work
Parsing module <timing_gen>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/timing/rtl/tmds_timing.v" into library work
Parsing module <tmds_timing>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 98: Assignment to clk100m ignored, since the identifier is never used

Elaborating module <synchro(INITIALIZE="LOGIC0")>.

Elaborating module <FDC>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 112: Assignment to switch ignored, since the identifier is never used

Elaborating module <dvi_decoder>.

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v" Line 248: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v" Line 251: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v" Line 212: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v" Line 234: Assignment to de_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 164: Assignment to rx0_pclkx2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 165: Assignment to rx0_pclkx10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 166: Assignment to rx0_pllclk0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 167: Assignment to rx0_pllclk1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 168: Assignment to rx0_pllclk2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 169: Assignment to rx0_plllckd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 170: Assignment to rx0_tmdsclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 171: Assignment to rx0_serdesstrobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 172: Assignment to rx0_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 173: Assignment to rx0_vsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 176: Assignment to rx0_blue_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 177: Assignment to rx0_green_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 178: Assignment to rx0_red_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 179: Assignment to rx0_blue_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 180: Assignment to rx0_green_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 181: Assignment to rx0_red_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 183: Assignment to rx0_psalgnerr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" Line 186: Assignment to rx0_sdata ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v".
WARNING:Xst:647 - Input <TSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 103: Output port <sync> of the instance <synchro_sws_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 106: Output port <sync> of the instance <synchro_sws_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <sdout> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <pclkx2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <pclkx10> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <pllclk0> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <pllclk1> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <pllclk2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <pll_lckd> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <serdesstrobe> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <tmdsclk> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <hsync> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <vsync> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <blue_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <green_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <red_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <blue_rdy> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <green_rdy> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <red_rdy> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/boards/atlys/rtl/top.v" line 149: Output port <psalgnerr> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <buf_d>.
    Found 1-bit register for signal <JA>.
    Found 1-bit register for signal <ch1>.
    Found 1-bit register for signal <buf_c>.
    Found 8-bit 4-to-1 multiplexer for signal <_n0065> created at line 499.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <rx0_red[7]_GND_1_o_LessThan_11_o> created at line 199
    Found 8-bit comparator greater for signal <rx0_green[7]_GND_1_o_LessThan_12_o> created at line 199
    Found 8-bit comparator greater for signal <rx0_blue[7]_GND_1_o_LessThan_13_o> created at line 199
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <synchro>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/synchro.v".
        INITIALIZE = "LOGIC0"
    Summary:
	no macro.
Unit <synchro> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v".
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v" line 194: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v" line 194: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v" line 194: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v" line 216: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v" line 216: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/dvi_decoder.v" line 216: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_11_o_add_2_OUT> created at line 122.
    Found 5-bit adder for signal <pdcounter[4]_GND_11_o_add_54_OUT> created at line 224.
    Found 5-bit adder for signal <pdcounter[4]_PWR_11_o_add_57_OUT> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_1> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_19_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_19_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_19_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_18_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/tmds_rx/rtl/chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_21_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_21_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/measure/hdmi_com_measure/cores/common/rtl/DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 1-bit adder                                           : 3
 12-bit adder                                          : 3
 3-bit adder                                           : 3
 4-bit adder                                           : 6
 5-bit adder                                           : 3
 7-bit adder                                           : 3
 9-bit adder                                           : 3
# Registers                                            : 151
 1-bit register                                        : 115
 10-bit register                                       : 9
 12-bit register                                       : 3
 3-bit register                                        : 3
 4-bit register                                        : 6
 5-bit register                                        : 6
 7-bit register                                        : 3
 8-bit register                                        : 3
 9-bit register                                        : 3
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 3
 8-bit comparator greater                              : 3
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 33
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 6
# Xors                                                 : 45
 1-bit xor2                                            : 45

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 1-bit adder                                           : 3
 3-bit adder                                           : 3
 5-bit adder                                           : 3
# Counters                                             : 15
 12-bit up counter                                     : 3
 4-bit up counter                                      : 6
 7-bit up counter                                      : 3
 9-bit up counter                                      : 3
# Registers                                            : 272
 Flip-Flops                                            : 272
# Comparators                                          : 3
 8-bit comparator greater                              : 3
# Multiplexers                                         : 56
 1-bit 2-to-1 multiplexer                              : 33
 1-bit 4-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 6
# Xors                                                 : 45
 1-bit xor2                                            : 45

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_b/des_0/FSM_0> on signal <state[1:4]> with user encoding.
Optimizing FSM <dvi_rx0/dec_g/des_0/FSM_0> on signal <state[1:4]> with user encoding.
Optimizing FSM <dvi_rx0/dec_r/des_0/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_b/phsalgn_0/FSM_1> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <dvi_rx0/dec_g/phsalgn_0/FSM_1> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <dvi_rx0/dec_r/phsalgn_0/FSM_1> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <DRAM16XN> ...

Optimizing unit <top> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/de> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/c1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/c0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/de> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/c1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/c0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/c1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/c0> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_0> <dvi_rx0/dec_r/cbnd/wa_0> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_1> <dvi_rx0/dec_r/cbnd/wa_1> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_2> <dvi_rx0/dec_r/cbnd/wa_2> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_3> <dvi_rx0/dec_r/cbnd/wa_3> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_0> <dvi_rx0/dec_r/des_0/counter_0> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_1> <dvi_rx0/dec_r/des_0/counter_1> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_2> <dvi_rx0/dec_r/des_0/counter_2> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_3> <dvi_rx0/dec_r/des_0/counter_3> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_4> <dvi_rx0/dec_r/des_0/counter_4> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_5> <dvi_rx0/dec_r/des_0/counter_5> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_6> <dvi_rx0/dec_r/des_0/counter_6> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_7> <dvi_rx0/dec_r/des_0/counter_7> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_8> <dvi_rx0/dec_r/des_0/counter_8> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/rawdata_vld_q> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/rawdata_vld_q> <dvi_rx0/dec_r/cbnd/rawdata_vld_q> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/enable> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/enable> <dvi_rx0/dec_r/des_0/enable> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/rawdata_vld_rising> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/rawdata_vld_rising> <dvi_rx0/dec_r/cbnd/rawdata_vld_rising> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_r/toggle> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/toggle> <dvi_rx0/dec_b/toggle> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 2.

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) dvi_rx0/dec_b/des_0/state_FSM_FFd4 dvi_rx0/dec_b/des_0/state_FSM_FFd3 dvi_rx0/dec_b/des_0/state_FSM_FFd2 has(ve) been forward balanced into : dvi_rx0/dec_b/des_0/_n0276_inv19_SW1_FRB.
	Register(s) dvi_rx0/dec_g/des_0/state_FSM_FFd4 dvi_rx0/dec_g/des_0/state_FSM_FFd3 dvi_rx0/dec_g/des_0/state_FSM_FFd2 has(ve) been forward balanced into : dvi_rx0/dec_g/des_0/_n0276_inv19_SW1_FRB.
	Register(s) dvi_rx0/dec_r/des_0/state_FSM_FFd4 dvi_rx0/dec_r/des_0/state_FSM_FFd3 dvi_rx0/dec_r/des_0/state_FSM_FFd2 has(ve) been forward balanced into : dvi_rx0/dec_r/des_0/_n0276_inv19_SW1_FRB.
	Register(s) dvi_rx0/dec_b/cbnd/ra_en has(ve) been backward balanced into : dvi_rx0/dec_b/cbnd/ra_en_BRB0 dvi_rx0/dec_b/cbnd/ra_en_BRB1 dvi_rx0/dec_b/cbnd/ra_en_BRB2.
	Register(s) dvi_rx0/dec_b/des_0/cal_data_master has(ve) been backward balanced into : dvi_rx0/dec_b/des_0/cal_data_master_BRB0 dvi_rx0/dec_b/des_0/cal_data_master_BRB1 dvi_rx0/dec_b/des_0/cal_data_master_BRB2.
	Register(s) dvi_rx0/dec_b/des_0/cal_data_sint has(ve) been backward balanced into : dvi_rx0/dec_b/des_0/cal_data_sint_BRB0 dvi_rx0/dec_b/des_0/cal_data_sint_BRB1 .
	Register(s) dvi_rx0/dec_b/des_0/inc_data_int has(ve) been backward balanced into : dvi_rx0/dec_b/des_0/inc_data_int_BRB0 dvi_rx0/dec_b/des_0/inc_data_int_BRB1 dvi_rx0/dec_b/des_0/inc_data_int_BRB2 dvi_rx0/dec_b/des_0/inc_data_int_BRB3 dvi_rx0/dec_b/des_0/inc_data_int_BRB4 dvi_rx0/dec_b/des_0/inc_data_int_BRB5.
	Register(s) dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_0 has(ve) been backward balanced into : dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_0_BRB0 dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_0_BRB1 dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_0_BRB2.
	Register(s) dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_1 has(ve) been backward balanced into : dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_1_BRB0 dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_1_BRB2 .
	Register(s) dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_2 has(ve) been backward balanced into : dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_2_BRB0 dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_2_BRB3 .
	Register(s) dvi_rx0/dec_b/phsalgn_0/ctkn_cnt_tout has(ve) been backward balanced into : dvi_rx0/dec_b/phsalgn_0/ctkn_cnt_tout_BRB1 dvi_rx0/dec_b/phsalgn_0/ctkn_cnt_tout_BRB2 .
	Register(s) dvi_rx0/dec_b/phsalgn_0/ctkn_counter_4 has(ve) been backward balanced into : dvi_rx0/dec_b/phsalgn_0/ctkn_counter_4_BRB0 dvi_rx0/dec_b/phsalgn_0/ctkn_counter_4_BRB1 dvi_rx0/dec_b/phsalgn_0/ctkn_counter_4_BRB2 dvi_rx0/dec_b/phsalgn_0/ctkn_counter_4_BRB3 dvi_rx0/dec_b/phsalgn_0/ctkn_counter_4_BRB4 .
	Register(s) dvi_rx0/dec_b/phsalgn_0/ctkn_counter_5 has(ve) been backward balanced into : dvi_rx0/dec_b/phsalgn_0/ctkn_counter_5_BRB0 dvi_rx0/dec_b/phsalgn_0/ctkn_counter_5_BRB1 dvi_rx0/dec_b/phsalgn_0/ctkn_counter_5_BRB2.
	Register(s) dvi_rx0/dec_b/phsalgn_0/ctkn_counter_6 has(ve) been backward balanced into : dvi_rx0/dec_b/phsalgn_0/ctkn_counter_6_BRB0 dvi_rx0/dec_b/phsalgn_0/ctkn_counter_6_BRB2 .
	Register(s) dvi_rx0/dec_g/cbnd/ra_en has(ve) been backward balanced into : dvi_rx0/dec_g/cbnd/ra_en_BRB0 dvi_rx0/dec_g/cbnd/ra_en_BRB2.
	Register(s) dvi_rx0/dec_g/des_0/cal_data_master has(ve) been backward balanced into : dvi_rx0/dec_g/des_0/cal_data_master_BRB0 dvi_rx0/dec_g/des_0/cal_data_master_BRB1 dvi_rx0/dec_g/des_0/cal_data_master_BRB2.
	Register(s) dvi_rx0/dec_g/des_0/cal_data_sint has(ve) been backward balanced into : dvi_rx0/dec_g/des_0/cal_data_sint_BRB0 dvi_rx0/dec_g/des_0/cal_data_sint_BRB1 .
	Register(s) dvi_rx0/dec_g/des_0/inc_data_int has(ve) been backward balanced into : dvi_rx0/dec_g/des_0/inc_data_int_BRB0 dvi_rx0/dec_g/des_0/inc_data_int_BRB1 dvi_rx0/dec_g/des_0/inc_data_int_BRB2 dvi_rx0/dec_g/des_0/inc_data_int_BRB3 dvi_rx0/dec_g/des_0/inc_data_int_BRB4 dvi_rx0/dec_g/des_0/inc_data_int_BRB5.
	Register(s) dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_0 has(ve) been backward balanced into : dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_0_BRB0 dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_0_BRB1 dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_0_BRB2.
	Register(s) dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_1 has(ve) been backward balanced into : dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_1_BRB0 dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_1_BRB2 .
	Register(s) dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_2 has(ve) been backward balanced into : dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_2_BRB0 dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_2_BRB3 .
	Register(s) dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout has(ve) been backward balanced into : dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout_BRB1 dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout_BRB2 .
	Register(s) dvi_rx0/dec_g/phsalgn_0/ctkn_counter_4 has(ve) been backward balanced into : dvi_rx0/dec_g/phsalgn_0/ctkn_counter_4_BRB0 dvi_rx0/dec_g/phsalgn_0/ctkn_counter_4_BRB1 dvi_rx0/dec_g/phsalgn_0/ctkn_counter_4_BRB2 dvi_rx0/dec_g/phsalgn_0/ctkn_counter_4_BRB3 dvi_rx0/dec_g/phsalgn_0/ctkn_counter_4_BRB4 .
	Register(s) dvi_rx0/dec_g/phsalgn_0/ctkn_counter_5 has(ve) been backward balanced into : dvi_rx0/dec_g/phsalgn_0/ctkn_counter_5_BRB0 dvi_rx0/dec_g/phsalgn_0/ctkn_counter_5_BRB1 dvi_rx0/dec_g/phsalgn_0/ctkn_counter_5_BRB2.
	Register(s) dvi_rx0/dec_g/phsalgn_0/ctkn_counter_6 has(ve) been backward balanced into : dvi_rx0/dec_g/phsalgn_0/ctkn_counter_6_BRB0 dvi_rx0/dec_g/phsalgn_0/ctkn_counter_6_BRB2 .
	Register(s) dvi_rx0/dec_r/cbnd/ra_en has(ve) been backward balanced into : dvi_rx0/dec_r/cbnd/ra_en_BRB0 dvi_rx0/dec_r/cbnd/ra_en_BRB2.
	Register(s) dvi_rx0/dec_r/des_0/cal_data_master has(ve) been backward balanced into : dvi_rx0/dec_r/des_0/cal_data_master_BRB0 dvi_rx0/dec_r/des_0/cal_data_master_BRB1 dvi_rx0/dec_r/des_0/cal_data_master_BRB2.
	Register(s) dvi_rx0/dec_r/des_0/cal_data_sint has(ve) been backward balanced into : dvi_rx0/dec_r/des_0/cal_data_sint_BRB0 dvi_rx0/dec_r/des_0/cal_data_sint_BRB1 .
	Register(s) dvi_rx0/dec_r/des_0/inc_data_int has(ve) been backward balanced into : dvi_rx0/dec_r/des_0/inc_data_int_BRB0 dvi_rx0/dec_r/des_0/inc_data_int_BRB1 dvi_rx0/dec_r/des_0/inc_data_int_BRB2 dvi_rx0/dec_r/des_0/inc_data_int_BRB3 dvi_rx0/dec_r/des_0/inc_data_int_BRB4 dvi_rx0/dec_r/des_0/inc_data_int_BRB5.
	Register(s) dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_0 has(ve) been backward balanced into : dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_0_BRB0 dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_0_BRB1 dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_0_BRB2.
	Register(s) dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_1 has(ve) been backward balanced into : dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_1_BRB0 dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_1_BRB2 .
	Register(s) dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_2 has(ve) been backward balanced into : dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_2_BRB0 dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_2_BRB3 .
	Register(s) dvi_rx0/dec_r/phsalgn_0/ctkn_cnt_tout has(ve) been backward balanced into : dvi_rx0/dec_r/phsalgn_0/ctkn_cnt_tout_BRB1 dvi_rx0/dec_r/phsalgn_0/ctkn_cnt_tout_BRB2 .
	Register(s) dvi_rx0/dec_r/phsalgn_0/ctkn_counter_4 has(ve) been backward balanced into : dvi_rx0/dec_r/phsalgn_0/ctkn_counter_4_BRB0 dvi_rx0/dec_r/phsalgn_0/ctkn_counter_4_BRB1 dvi_rx0/dec_r/phsalgn_0/ctkn_counter_4_BRB2 dvi_rx0/dec_r/phsalgn_0/ctkn_counter_4_BRB3 dvi_rx0/dec_r/phsalgn_0/ctkn_counter_4_BRB4 .
	Register(s) dvi_rx0/dec_r/phsalgn_0/ctkn_counter_5 has(ve) been backward balanced into : dvi_rx0/dec_r/phsalgn_0/ctkn_counter_5_BRB0 dvi_rx0/dec_r/phsalgn_0/ctkn_counter_5_BRB1 dvi_rx0/dec_r/phsalgn_0/ctkn_counter_5_BRB2.
	Register(s) dvi_rx0/dec_r/phsalgn_0/ctkn_counter_6 has(ve) been backward balanced into : dvi_rx0/dec_r/phsalgn_0/ctkn_counter_6_BRB0 dvi_rx0/dec_r/phsalgn_0/ctkn_counter_6_BRB2 .
Unit <top> processed.
FlipFlop dvi_rx0/dec_b/des_0/busy_data_d has been replicated 1 time(s)
FlipFlop dvi_rx0/dec_g/des_0/busy_data_d has been replicated 1 time(s)
FlipFlop dvi_rx0/dec_r/des_0/busy_data_d has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 405
 Flip-Flops                                            : 405

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 499
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 33
#      LUT2                        : 40
#      LUT3                        : 83
#      LUT4                        : 54
#      LUT5                        : 49
#      LUT6                        : 129
#      MUXCY                       : 41
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 413
#      FD                          : 143
#      FDC                         : 85
#      FDCE                        : 9
#      FDE                         : 42
#      FDP                         : 9
#      FDPE                        : 3
#      FDR                         : 75
#      FDRE                        : 36
#      FDS                         : 3
#      LD                          : 8
# RAMS                             : 30
#      RAM16X1D                    : 30
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 20
#      BUFIO2                      : 1
#      IBUF                        : 5
#      IBUFDS                      : 4
#      IBUFG                       : 1
#      OBUF                        : 9
# Others                           : 14
#      BUFPLL                      : 1
#      IODELAY2                    : 6
#      ISERDES2                    : 6
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             405  out of  54576     0%  
 Number of Slice LUTs:                  465  out of  27288     1%  
    Number used as Logic:               405  out of  27288     1%  
    Number used as Memory:               60  out of   6408     0%  
       Number used as RAM:               60

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    559
   Number with an unused Flip Flop:     154  out of    559    27%  
   Number with an unused LUT:            94  out of    559    16%  
   Number of fully used LUT-FF pairs:   311  out of    559    55%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  23  out of    218    10%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | IBUFG                  | 1     |
buf_c                              | NONE(buf_d)            | 1     |
_n0057(out1:O)                     | NONE(*)(LED_7)         | 8     |
buf_d                              | BUFG                   | 4     |
dvi_rx0/PLL_ISERDES/CLKOUT1        | BUFG                   | 280   |
dvi_rx0/PLL_ISERDES/CLKOUT2        | BUFG                   | 149   |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.979ns (Maximum Frequency: 251.335MHz)
   Minimum input arrival time before clock: 3.772ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: 3.342ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            buf_c (FF)
  Destination:       buf_c (FF)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: buf_c to buf_c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  buf_c (buf_c)
     INV:I->O              1   0.206   0.579  buf_c_INV_2_o1_INV_0 (buf_c_INV_2_o)
     FDR:D                     0.102          buf_c
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'buf_c'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            buf_d (FF)
  Destination:       buf_d (FF)
  Source Clock:      buf_c rising
  Destination Clock: buf_c rising

  Data Path: buf_d to buf_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  buf_d (buf_d)
     INV:I->O              1   0.206   0.579  buf_d_INV_4_o1_INV_0 (buf_d_INV_4_o)
     FDR:D                     0.102          buf_d
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'buf_d'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            synchro_sws_1/use_fdc.fda (FF)
  Destination:       synchro_sws_1/use_fdc.fdb (FF)
  Source Clock:      buf_d rising
  Destination Clock: buf_d rising

  Data Path: synchro_sws_1/use_fdc.fda to synchro_sws_1/use_fdc.fdb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  synchro_sws_1/use_fdc.fda (synchro_sws_1/temp)
     FDC:D                     0.102          synchro_sws_1/use_fdc.fdb
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT1'
  Clock period: 3.757ns (frequency: 266.184MHz)
  Total number of paths / destination ports: 1979 / 663
-------------------------------------------------------------------------
Delay:               3.757ns (Levels of Logic = 2)
  Source:            dvi_rx0/dec_b/cbnd/sdata_3 (FF)
  Destination:       dvi_rx0/dec_b/dout_7 (FF)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: dvi_rx0/dec_b/cbnd/sdata_3 to dvi_rx0/dec_b/dout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.059  dvi_rx0/dec_b/cbnd/sdata_3 (dvi_rx0/dec_b/cbnd/sdata_3)
     LUT5:I0->O            2   0.203   0.721  dvi_rx0/dec_b/n0050_inv4_SW0 (N77)
     LUT6:I4->O            8   0.203   0.802  dvi_rx0/dec_b/n0050_inv4 (dvi_rx0/dec_b/n0050_inv)
     FDRE:CE                   0.322          dvi_rx0/dec_b/dout_0
    ----------------------------------------
    Total                      3.757ns (1.175ns logic, 2.582ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT2'
  Clock period: 3.979ns (frequency: 251.335MHz)
  Total number of paths / destination ports: 1069 / 143
-------------------------------------------------------------------------
Delay:               3.979ns (Levels of Logic = 2)
  Source:            dvi_rx0/dec_b/des_0/state_FSM_FFd4 (FF)
  Destination:       dvi_rx0/dec_b/des_0/pdcounter_4 (FF)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_rx0/dec_b/des_0/state_FSM_FFd4 to dvi_rx0/dec_b/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.447   1.278  dvi_rx0/dec_b/des_0/state_FSM_FFd4 (dvi_rx0/dec_b/des_0/state_FSM_FFd4)
     LUT4:I1->O            1   0.205   0.808  dvi_rx0/dec_b/des_0/_n0276_inv19_SW0 (N97)
     LUT6:I3->O            5   0.205   0.714  dvi_rx0/dec_b/des_0/_n0276_inv19 (dvi_rx0/dec_b/des_0/_n0276_inv)
     FDCE:CE                   0.322          dvi_rx0/dec_b/des_0/pdcounter_1
    ----------------------------------------
    Total                      3.979ns (1.179ns logic, 2.800ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.091ns (Levels of Logic = 2)
  Source:            rstbtn_n (PAD)
  Destination:       buf_c (FF)
  Destination Clock: clk100 rising

  Data Path: rstbtn_n to buf_c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rstbtn_n_IBUF (rstbtn_n_IBUF)
     INV:I->O              2   0.206   0.616  rstbtn_n_inv1_INV_0 (rstbtn_n_inv)
     FDR:R                     0.430          buf_c
    ----------------------------------------
    Total                      3.091ns (1.858ns logic, 1.233ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'buf_c'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.091ns (Levels of Logic = 2)
  Source:            rstbtn_n (PAD)
  Destination:       buf_d (FF)
  Destination Clock: buf_c rising

  Data Path: rstbtn_n to buf_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rstbtn_n_IBUF (rstbtn_n_IBUF)
     INV:I->O              2   0.206   0.616  rstbtn_n_inv1_INV_0 (rstbtn_n_inv)
     FDR:R                     0.430          buf_d
    ----------------------------------------
    Total                      3.091ns (1.858ns logic, 1.233ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0057'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              2.656ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       LED_1 (LATCH)
  Destination Clock: _n0057 falling

  Data Path: SW<0> to LED_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.194  SW_0_IBUF (SW_0_IBUF)
     LUT6:I0->O            1   0.203   0.000  mux112 (_n0065<8>)
     LD:D                      0.037          LED_0
    ----------------------------------------
    Total                      2.656ns (1.462ns logic, 1.194ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 125 / 122
-------------------------------------------------------------------------
Offset:              3.772ns (Levels of Logic = 1)
  Source:            dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       dvi_rx0/dec_r/toggle (FF)
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_rx0/ioclk_buf:LOCK to dvi_rx0/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           29   0.000   1.249  dvi_rx0/ioclk_buf (dvi_rx0/bufpll_lock)
     INV:I->O            104   0.206   1.887  dvi_rx0/reset1_INV_0 (rx0_reset)
     FDC:CLR                   0.430          dvi_rx0/dec_r/toggle
    ----------------------------------------
    Total                      3.772ns (0.636ns logic, 3.136ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 52 / 50
-------------------------------------------------------------------------
Offset:              3.772ns (Levels of Logic = 1)
  Source:            dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd1 (FF)
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: dvi_rx0/ioclk_buf:LOCK to dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           29   0.000   1.249  dvi_rx0/ioclk_buf (dvi_rx0/bufpll_lock)
     INV:I->O            104   0.206   1.887  dvi_rx0/reset1_INV_0 (rx0_reset)
     FDP:PRE                   0.430          dvi_rx0/dec_b/phsalgn_0/ctkn_srh_rst
    ----------------------------------------
    Total                      3.772ns (0.636ns logic, 3.136ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'buf_d'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.153ns (Levels of Logic = 1)
  Source:            SW<1> (PAD)
  Destination:       synchro_sws_1/use_fdc.fda (FF)
  Destination Clock: buf_d rising

  Data Path: SW<1> to synchro_sws_1/use_fdc.fda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  SW_1_IBUF (SW_1_IBUF)
     FD:D                      0.102          synchro_sws_1/use_fdc.fda
    ----------------------------------------
    Total                      2.153ns (1.324ns logic, 0.829ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0057'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED_7 (LATCH)
  Destination:       LED<7> (PAD)
  Source Clock:      _n0057 falling

  Data Path: LED_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  LED_7 (LED_7)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            ch (FF)
  Destination:       JA (PAD)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: ch to JA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  ch (ch)
     OBUF:I->O                 2.571          JA_OBUF (JA)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 72 / 30
-------------------------------------------------------------------------
Offset:              2.244ns (Levels of Logic = 1)
  Source:            dvi_rx0/dec_b/des_0/inc_data_int_BRB0 (FF)
  Destination:       dvi_rx0/dec_b/des_0/iodelay_s:INC (PAD)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_rx0/dec_b/des_0/inc_data_int_BRB0 to dvi_rx0/dec_b/des_0/iodelay_s:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  dvi_rx0/dec_b/des_0/inc_data_int_BRB0 (dvi_rx0/dec_b/des_0/inc_data_int_BRB0)
     LUT6:I0->O            3   0.203   0.650  dvi_rx0/dec_b/des_0/inc_data_int_rstpot (dvi_rx0/dec_b/des_0/inc_data_int)
    IODELAY2:INC               0.000          dvi_rx0/dec_b/des_0/iodelay_m
    ----------------------------------------
    Total                      2.244ns (0.650ns logic, 1.594ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 50 / 43
-------------------------------------------------------------------------
Delay:               3.342ns (Levels of Logic = 1)
  Source:            dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       dvi_rx0/dec_b/des_0/iserdes_s:RST (PAD)

  Data Path: dvi_rx0/ioclk_buf:LOCK to dvi_rx0/dec_b/des_0/iserdes_s:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           29   0.000   1.249  dvi_rx0/ioclk_buf (dvi_rx0/bufpll_lock)
     INV:I->O            104   0.206   1.887  dvi_rx0/reset1_INV_0 (rx0_reset)
    ISERDES2:RST               0.000          dvi_rx0/dec_b/des_0/iserdes_m
    ----------------------------------------
    Total                      3.342ns (0.206ns logic, 3.136ns route)
                                       (6.2% logic, 93.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _n0057
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
dvi_rx0/PLL_ISERDES/CLKOUT1|         |         |    1.568|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock buf_c
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
buf_c          |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock buf_d
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
buf_d          |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_rx0/PLL_ISERDES/CLKOUT1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
dvi_rx0/PLL_ISERDES/CLKOUT1|    3.757|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT2|    2.634|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_rx0/PLL_ISERDES/CLKOUT2
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
dvi_rx0/PLL_ISERDES/CLKOUT1|    1.507|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT2|    3.979|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.10 secs
 
--> 


Total memory usage is 125744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   81 (   0 filtered)
Number of infos    :   47 (   0 filtered)

