datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
nRF52820,What is the description of TASKS_OUT[3] register from GPIOTE peripheral for nrf52820 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY.,TASKS_OUT[3],"TASKS_OUT[3] Generate OUT[3] event on PORT, generate TKCMP0, generate TKCMP1, generate TKCMP2, generate TKCMP3, generate TKCMP4, generate TKCMP5, generate TKCMP6, generate TKCMP7, generate TKCMP8, generate TKCMP9, generate TKCMP10, generate TKCMP11, generate TKCMP12, generate TKCMP13, generate TKCMP14, generate TKCMP15, generate TKCMP16, generate TKCMP17, generate TKCMP18, generate TKCMP19, generate TKCMP20, generate TKCMP21, generate TKCMP22, generate TKCMP23, generate TKCMP24, generate TKCMP25, generate TKCMP26, generate TKCMP27, generate TKCMP28, generate TKCMP29, generate TKCMP30, generate TKCMP31, generate TKCMP32, generate TKCMP33, generate TKCMP34, generate TKCMP35, generate TKCMP36, generate TKCMP37, generate TKCMP38, generate TKCMP39, generate TKCMP40, generate TKCMP41, generate TKCMP42, generate TKCMP43, generate TKCMP44, generate TKCMP45, generate TKCMP46, generate TKCMP47, generate TKCMP48, generate TKCMP49, generate TKCMP50, generate TKCMP51, generate TKCMP52, generate TKCMP53, generate TKCMP54, generate TKCMP55, generate TKCMP56, generate TKCMP57, generate TKCMP58, generate TKCMP59, generate TKCMP60, generate TKCMP61, generate TKCMP62, generate TKCMP63, generate TKCMP64, generate TKCMP65, generate TKCMP66, generate TKCMP67, generate TKCMP68, generate TKCMP69, generate TKCMP70, generate TKCMP71, generate TKCMP72, generate TKCMP73, generate TKCMP74, generate TKCMP75, generate TKCMP76, generate TKCMP77, generate TKCMP78, generate TKCMP79, generate TKCMP80, generate TKCMP81, generate TKCMP82, generate TKCMP83, generate TKCMP84, generate TKCMP85, generate TKCMP86, generate TKCMP87, generate TKCMP88, generate TKCMP89, generate TKCMP90, generate TKCMP91, generate TKCMP92, generate TKCMP93, generate TKCMP94",TASKS_OUT[3],"TASKS_OUT[3] Generate OUT[3] event on PORT, generate TKCMP0, generate TKCMP1, generate TKCMP2, generate TKCMP3, generate TKCMP4, generate TKCMP5, generate TKCMP6, generate TKCMP7, generate TKCMP8, generate TKCMP9, generate TKCMP10, generate TKCMP11, generate TKCMP12, generate TKCMP13, generate TKCMP14, generate TKCMP15, generate TKCMP16, generate TKCMP17, generate TKCMP18, generate TKCMP19, generate TKCMP20, generate TKCMP21, generate TKCMP22, generate TKCMP23, generate TKCMP24, generate TKCMP25, generate TKCMP26, generate TKCMP27, generate TKCMP28, generate TKCMP29, generate TKCMP30, generate TKCMP31, generate TKCMP32, generate TKCMP33, generate TKCMP34, generate TKCMP35, generate TKCMP36, generate TKCMP37, generate TKCMP38, generate TKCMP39, generate TKCMP40, generate TKCMP41, generate TKCMP42, generate TKCMP43, generate TKCMP44, generate TKCMP45, generate TKCMP46, generate TKCMP47, generate TKCMP48, generate TKCMP49, generate TKCMP50, generate TKCMP51, generate TKCMP52, generate TKCMP53, generate TKCMP54, generate TKCMP55, generate TKCMP56, generate TKCMP57, generate TKCMP58, generate TKCMP59, generate TKCMP60, generate TKCMP61, generate TKCMP62, generate TKCMP63, generate TKCMP64, generate TKCMP65, generate TKCMP66, generate TKCMP67, generate TKCMP68, generate TKCMP69, generate TKCMP70, generate TKCMP71, generate TKCMP72, generate TKCMP73, generate TKCMP74, generate TKCMP75, generate TKCMP76, generate TKCMP77, generate TKCMP78, generate TKCMP79, generate TKCMP80, generate TKCMP81, generate TKCMP82, generate TKCMP83, generate TKCMP84, generate TKCMP85, generate TKCMP86, generate TKCMP87, generate TKCMP88, generate TKCMP89, generate TKCMP90, generate TKCMP91, generate TKCMP92, generate TKCMP93, generate TKCMP94",0.3051608,0.3051608,0.3443726,0.3443726
nRF52820,List all the fields of PRESCALER register from TIMER0 peripheral for nrf52820 microcontroller.,PRESCALER,0x510,PRESCALER,0x510,PRESCALER,0.22359408,0.22359408,1.0,1.0
nRF52820,What is the bit_offset of TRIGGERED15 field from INTENCLR register from EGU3 peripheral for nrf52820 microcontroller?,15,21,21,21,21,0.7435976,0.7435976,0.7435976,0.7435976
nRF52820,List all the fields of EVENTS_END register from SPIM1 peripheral for nrf52820 microcontroller.,EVENTS_END,"EVENTS_ENDRX, EVENTS_END, EVENTS_ENDTX, EVENTS_STARTED, EVENTS_STOPPED, EVENTS_ENDEPOUT0, EVENTS_ENDEPOUT1, EVENTS_ENDEPOUT2, EVENTS_ENDEPOUT3, EVENTS_ENDEPOUT4, EVENTS_ENDEPOUT5, EVENTS_ENDEPOUT6, EVENTS_ENDEPOUT7, EVENTS_EPDATA, EVENTS_SOF, EVENTS_USBEVENT, EVENTS_EPSTALLSETUP, EVENTS_EPSTALLEPOUT0, EVENTS_EPSTALLEPOUT1, EVENTS_EPSTALLEPOUT2, EVENTS_EPSTALLEPOUT3, EVENTS_EPSTALLEPOUT4, EVENTS_EPSTALLEPOUT5, EVENTS_EPSTALLEPOUT6, EVENTS_EPSTALLEPOUT7, EVENTS_EPSTALLEPOUT8, EVENTS_EPSTALLEPOUT9, EVENTS_EPSTALLEPOUT10, EVENTS_EPSTALLEPOUT11, EVENTS_EPSTALLEPOUT12, EVENTS_EPSTALLEPOUT13, EVENTS_EPSTALLEPOUT14, EVENTS_EPSTALLEPOUT15, EVENTS_EPSTALLEPOUT16, EVENTS_EPSTALLEPOUT17, EVENTS_EPSTALLEPOUT18, EVENTS_EPSTALLEPOUT19, EVENTS_EPSTALLEPOUT20, EVENTS_EPSTALLEPOUT21, EVENTS_EPSTALLEPOUT22, EVENTS_EPSTALLEPOUT23, EVENTS_EPSTALLEPOUT24, EVENTS_EPSTALLEPOUT25, EVENTS_EPSTALLEPOUT26, EVENTS_EPSTALLEPOUT27, EVENTS_EPSTALLEPOUT28, EVENTS_EPSTALLEPOUT29, EVENTS_EPSTALLEPOUT30, EVENTS_EPSTALLEPOUT31, EVENTS_EPSTALLEPOUT32, EVENTS_EPSTALLEPOUT33, EVENTS_EPSTALLEPOUT34, EVENTS_EPSTALLEPOUT35, EVENTS_EPSTALLEPOUT36, EVENTS_EPSTALLEPOUT37, EVENTS_EPSTALLEPOUT38, EVENTS_EPSTALLEPOUT39, EVENTS_EPSTALLEPOUT40, EVENTS_EPSTALLEPOUT41, EVENTS_EPSTALLEPOUT42, EVENTS_EPSTALLE",EVENTS_ENDRX 0x110 End of RXD buffer reached EVENTS_END 0x118 End of RXD buffer and TXD buffer reached EVENTS_STARTED 0x14C Transaction started SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt EVENTCAUSE 0x400 Details on what caused the USBEVENT evem HALTED.EPIN[D] 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. HALTED.EPIN[1] 0x424 w endpoint halted status. Can be used as is as response to a GetSlatusO request to endpoint. HALTED.EPIN[2] 0x428 IN endpoint halted status. Can he used as is as response to a GetStatusO request to endpoint. HALTED.EPIN[3] 0x42C w endpoint halted status. Can be used as is as response to a GetSlatusO request to endpoint. HALTED.EPIN[4] 0x430 IN endpoint halted status. Can he used as is as response to a GetStatusO request to endpoint. HALTED.EPIN[5] 0x434 w endpoint halted status. Can be used as is as response to a GetSlatusO request to endpoint. HALTED.EPIN[6] 0x438 IN endpoint halted status. Can he used as is as response to a GetStatusO request to endpoint. HALTED.EPIN[7] 0x43C w endpoint halted status. Can be used as is as response to a GetSlatusO request to endpoint. HALTED.EPOUT[0] 0x444 OUT endpoint halted status. Can be used as is as response to a Getstatuslj request (0 endpoint.,"EVENTS_ENDRX, EVENTS_END, EVENTS_ENDTX, EVENTS_STARTED, EVENTS_STOPPED, EVENTS_ENDEPOUT0, EVENTS_ENDEPOUT1, EVENTS_ENDEPOUT2, EVENTS_ENDEPOUT3, EVENTS_ENDEPOUT4, EVENTS_ENDEPOUT5, EVENTS_ENDEPOUT6, EVENTS_ENDEPOUT7, EVENTS_EPDATA, EVENTS_SOF, EVENTS_USBEVENT, EVENTS_EPSTALLSETUP, EVENTS_EPSTALLEPOUT0, EVENTS_EPSTALLEPOUT1, EVENTS_EPSTALLEPOUT2, EVENTS_EPSTALLEPOUT3, EVENTS_EPSTALLEPOUT4, EVENTS_EPSTALLEPOUT5, EVENTS_EPSTALLEPOUT6, EVENTS_EPSTALLEPOUT7, EVENTS_EPSTALLEPOUT8, EVENTS_EPSTALLEPOUT9, EVENTS_EPSTALLEPOUT10, EVENTS_EPSTALLEPOUT11, EVENTS_EPSTALLEPOUT12, EVENTS_EPSTALLEPOUT13, EVENTS_EPSTALLEPOUT14, EVENTS_EPSTALLEPOUT15, EVENTS_EPSTALLEPOUT16, EVENTS_EPSTALLEPOUT17, EVENTS_EPSTALLEPOUT18, EVENTS_EPSTALLEPOUT19, EVENTS_EPSTALLEPOUT20, EVENTS_EPSTALLEPOUT21, EVENTS_EPSTALLEPOUT22, EVENTS_EPSTALLEPOUT23, EVENTS_EPSTALLEPOUT24, EVENTS_EPSTALLEPOUT25, EVENTS_EPSTALLEPOUT26, EVENTS_EPSTALLEPOUT27, EVENTS_EPSTALLEPOUT28, EVENTS_EPSTALLEPOUT29, EVENTS_EPSTALLEPOUT30, EVENTS_EPSTALLEPOUT31, EVENTS_EPSTALLEPOUT32, EVENTS_EPSTALLEPOUT33, EVENTS_EPSTALLEPOUT34, EVENTS_EPSTALLEPOUT35, EVENTS_EPSTALLEPOUT36, EVENTS_EPSTALLEPOUT37, EVENTS_EPSTALLEPOUT38, EVENTS_EPSTALLEPOUT39, EVENTS_EPSTALLEPOUT40, EVENTS_EPSTALLEPOUT41, EVENTS_EPSTALLEPOUT42, EVENTS_EPSTALLE",EVENTS_ENDRX 0x110 End of RXD buffer reached EVENTS_END 0x118 End of RXD buffer and TXD buffer reached EVENTS_STARTED 0x14C Transaction started SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt EVENTCAUSE 0x400 Details on what caused the USBEVENT evem HALTED.EPIN[D] 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. HALTED.EPIN[1] 0x424 w endpoint halted status. Can be used as is as response to a GetSlatusO request to endpoint. HALTED.EPIN[2] 0x428 IN endpoint halted status. Can he used as is as response to a GetStatusO request to endpoint. HALTED.EPIN[3] 0x42C w endpoint halted status. Can be used as is as response to a GetSlatusO request to endpoint. HALTED.EPIN[4] 0x430 IN endpoint halted status. Can he used as is as response to a GetStatusO request to endpoint. HALTED.EPIN[5] 0x434 w endpoint halted status. Can be used as is as response to a GetSlatusO request to endpoint. HALTED.EPIN[6] 0x438 IN endpoint halted status. Can he used as is as response to a GetStatusO request to endpoint. HALTED.EPIN[7] 0x43C w endpoint halted status. Can be used as is as response to a GetSlatusO request to endpoint. HALTED.EPOUT[0] 0x444 OUT endpoint halted status. Can be used as is as response to a Getstatuslj request (0 endpoint.,0.51529574,0.51529574,0.4197714,0.4197714
nRF52820,What is the bit_offset of TRIGGERED13 field from INTENSET register from EGU5 peripheral for nrf52820 microcontroller?,13,13,13,13,13,1.0000001,1.0000001,1.0000001,1.0000001
nRF52820,What is the description of INTENSET register from SPIM0 peripheral for nrf52820 microcontroller?,Enable interrupt,INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x500 Enable SPIM PSEL.SCK 0x508 Pin select for SCK PSEL.MOSI 0x50C Pin select for MOSI signal PSEL.MISO 0x510 Pin select for MISO signal FREQUENCY 0x524 SPI frequency. Accuracy depends on the HFCLK source selected. RXD.PTR 0x534 Data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes transferred in the last transaction RXD.LIST 0x540 EasyDMA list type TXD.PTR 0x544 Data pointer TXD.MAXCNT 0x548 Number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transferred in the last transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register ORC 0x5C0 Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when,Enable interrupt,INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x500 Enable SPIM PSEL.SCK 0x508 Pin select for SCK PSEL.MOSI 0x50C Pin select for MOSI signal PSEL.MISO 0x510 Pin select for MISO signal FREQUENCY 0x524 SPI frequency. Accuracy depends on the HFCLK source selected. RXD.PTR 0x534 Data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes transferred in the last transaction RXD.LIST 0x540 EasyDMA list type TXD.PTR 0x544 Data pointer TXD.MAXCNT 0x548 Number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transferred in the last transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register ORC 0x5C0 Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when,Enable interrupt,0.30564976,0.30564976,1.0000002,1.0000002
nRF52820,What is the description of CCAIDLE field from INTENCLR register from RADIO peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event CCAIDLE,CCAIDLE Interrupt Disable Clear Register Description A RW CCAIDLE CCA idle interrupt disable clear. 0 Disable 1 Enable. B RW CCAIDLE Interrupt Disable Clear. 0 Disable 1 Enable.,Enable parsing of CCAInfo from received packet in BLE modes.,CCAIDLE Interrupt Disable Clear Register Description A RW CCAIDLE CCA idle interrupt disable clear. 0 Disable 1 Enable. B RW CCAIDLE Interrupt Disable Clear. 0 Disable 1 Enable.,Enable parsing of CCAInfo from received packet in BLE modes.,0.63966435,0.63966435,0.27356893,0.27356893
nRF52820,What is the bit_width of EVENTS_READY field from EVENTS_READY register from COMP peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the bit_offset of LASTRX_STOP field from SHORTS register from TWIM0 peripheral for nrf52820 microcontroller?,12,0x00000001,20,0x00000001,20,0.206376,0.206376,0.7165746,0.7165746
nRF52820,What is the description of INTENSET register from RTC0 peripheral for nrf52820 microcontroller?,Enable interrupt,0x304 Enable interrupt INTENCLR 0x308 Disable interrupt EVTEN 0x340 Enable or disable event routing EVTENSET 0x344 Enable event routing EVTENCLR 0x348 Disable event routing COUNTER 0x504 Current COUNTER value PRESCALER 0x508 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is stopped. CC[0] 0x540 Compare register 0 CC[1] 0x544 Compare register 1 CC[2] 0x548 Compare register 2,Enable interrupt,0x304 Enable interrupt INTENCLR 0x308 Disable interrupt EVTEN 0x340 Enable or disable event routing EVTENSET 0x344 Enable event routing EVTENCLR 0x348 Disable event routing COUNTER 0x504 Current COUNTER value PRESCALER 0x508 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is stopped. CC[0] 0x540 Compare register 0 CC[1] 0x544 Compare register 1 CC[2] 0x548 Compare register 2,Enable interrupt,0.44299847,0.44299847,1.0000002,1.0000002
nRF52820,What is the description of CH16 field from CHG[0] register from PPI peripheral for nrf52820 microcontroller?,Include or exclude channel 16,VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0,Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description,VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0  P  O  I  D  W  S  VDD_nRF 12pF 0,Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description PPI Channel 16 Enable Set Event Active Bitfield Description,0.04003791,0.04003791,0.3353875,0.3353875
nRF52820,List all the fields of TASKS_CLEAR register from RTC1 peripheral for nrf52820 microcontroller.,TASKS_CLEAR,"0x008, 0x00C, 0x100, 0x104, 0x140, 0x144, 0x148, 0x14C, 0x304, 0x308, 0x340, 0x344, 0x348, 0x504, 0x540, 0x544, 0x548, 0x54C, OXSOS, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OX",0x008 Clear RTC COUNTER,"0x008, 0x00C, 0x100, 0x104, 0x140, 0x144, 0x148, 0x14C, 0x304, 0x308, 0x340, 0x344, 0x348, 0x504, 0x540, 0x544, 0x548, 0x54C, OXSOS, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OXOOC, OX",0x008 Clear RTC COUNTER,0.0014569648,0.0014569648,0.23166537,0.23166537
nRF52820,What is the bit_offset of ENDEPIN4 field from INTENCLR register from USBD peripheral for nrf52820 microcontroller?,6,30,24,30,24,0.6318113,0.6318113,0.7281065,0.7281065
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[1] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x00000000,0x00000002,0x00000000,0x00000002,0.58084786,0.58084786,0.55011487,0.55011487
nRF52820,What is the address_offset of PIN_CNF[13] register from P0 peripheral for nrf52820 microcontroller?,0x734,0x700,0x700,0x700,0x700,0.7041114,0.7041114,0.7041114,0.7041114
nRF52820,What is the bit_offset of ENDEPOUT1 field from INTENCLR register from USBD peripheral for nrf52820 microcontroller?,13,31,15,31,15,0.57782555,0.57782555,0.8625994,0.8625994
nRF52820,What is the size of CC[1] register from TIMER1 peripheral for nrf52820 microcontroller?,None,0x20,32,0x20,32,0.3911847,0.3911847,0.43902802,0.43902802
nRF52820,What is the description of PIN18 field from OUT register from P0 peripheral for nrf52820 microcontroller?,Pin 18,Pin driver is low.,PIN18 Output Value Set by TASKS_OUT[n] Tasks and EVENTS_TXDSENT Event. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High.,Pin driver is low.,PIN18 Output Value Set by TASKS_OUT[n] Tasks and EVENTS_TXDSENT Event. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High. 0 = Low 1 = High.,0.49552664,0.49552664,0.3917591,0.3917591
nRF52820,What is the description of PIN15 field from DIRSET register from P0 peripheral for nrf52820 microcontroller?,Set as output pin 15,PIN15/XSMCONNVOL/NORDIC',PIN15 Data Direction Set 0x00052820 ID AccessField Value ID A R PART N52820 N52833 N52840 Unspecified Value Description Part code 0x52820 nRF52820 0x52833 nRF52833 0x52840 nRF52840 0xFFFFFFFF Unspecified,PIN15/XSMCONNVOL/NORDIC',PIN15 Data Direction Set 0x00052820 ID AccessField Value ID A R PART N52820 N52833 N52840 Unspecified Value Description Part code 0x52820 nRF52820 0x52833 nRF52833 0x52840 nRF52840 0xFFFFFFFF Unspecified,0.40840575,0.40840575,0.3963816,0.3963816
nRF52820,What is the bit_width of USBRESET field from INTENCLR register from USBD peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the address_offset of CUSTOMER[2] register from UICR peripheral for nrf52820 microcontroller?,0x88,0x1c,0x104,0x1c,0x104,0.6315225,0.6315225,0.6976266,0.6976266
nRF52820,What is the bit_offset of PIN2 field from DIRCLR register from P0 peripheral for nrf52820 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
nRF52820,What is the bit_width of TASKS_START field from TASKS_START register from RNG peripheral for nrf52820 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52820,What is the description of ENABLE register from TWIM0 peripheral for nrf52820 microcontroller?,Enable TWIM,Enable TWIM,Enable TWIM,Enable TWIM,Enable TWIM,0.99999994,0.99999994,0.99999994,0.99999994
nRF52820,What is the bit_offset of COMPARE5 field from INTENSET register from TIMER2 peripheral for nrf52820 microcontroller?,21,25,29,25,29,0.77618057,0.77618057,0.73469496,0.73469496
nRF52820,What is the description of COMPARE2 field from INTENSET register from RTC0 peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event COMPARE[2],Compare event on CC[2]malch,Compare event on CC[2]malch,Compare event on CC[2]malch,Compare event on CC[2]malch,0.5247786,0.5247786,0.5247786,0.5247786
nRF52820,What is the bit_width of CH8 field from CHEN register from PPI peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the bit_offset of CH20 field from CHEN register from PPI peripheral for nrf52820 microcontroller?,20,20,20,20,20,0.99999994,0.99999994,0.99999994,0.99999994
nRF52820,What is the bit_width of EPIN6 field from EPSTATUS register from USBD peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the bit_width of USBRESET field from INTEN register from USBD peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the size of TASKS_ACQUIRE register from SPIS0 peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the bit_width of PIN3 field from OUT register from P0 peripheral for nrf52820 microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0
nRF52820,What is the description of DRIVE field from PIN_CNF[30] register from P0 peripheral for nrf52820 microcontroller?,Drive configuration,Drive configuration for GPIO pins.,"Drive configuration for pin 30. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal",Drive configuration for GPIO pins.,"Drive configuration for pin 30. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal drive, 1: High drive. 0: Normal",0.72749066,0.72749066,0.4910783,0.4910783
nRF52820,What is the description of DNACK field from ERRORSRC register from TWIS1 peripheral for nrf52820 microcontroller?,NACK sent after receiving a data byte,DNACK received from slave,DNACK,DNACK received from slave,DNACK,0.428562,0.428562,0.30190068,0.30190068
nRF52820,What is the description of TRIGGERED4 field from INTEN register from EGU1 peripheral for nrf52820 microcontroller?,Enable or disable interrupt for event TRIGGERED[4],Triggered Interrupt 4 Enable. Clearing this field disables interrupt 4 from the EGU1 peripheral. Setting this field enables interrupt 4 from the EGU1 peripheral. 0 = Interrupt 4 disabled. 1 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0,"Triggered interrupt 4 Enable. Writing 0 disables interrupt, writing 1 enables interrupt. An event activates a pin and potentially [opcode]s the interrupt. Can be disabled by setting the bit to 0, but generating an interrupt also activates it. TRIGGEREDn is read only, and always returns the state of EGU1_TRIGGEREDn. EGU1_TRIGGERED4 is the 5th bit of TRIGGERED register. EGU1_TRIGGERED4 is read only, and always returns the state of EGU1_TRIGGERED4. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is",Triggered Interrupt 4 Enable. Clearing this field disables interrupt 4 from the EGU1 peripheral. Setting this field enables interrupt 4 from the EGU1 peripheral. 0 = Interrupt 4 disabled. 1 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0x00000001 = Interrupt 4 enabled. 0x00000000 = Interrupt 4 disabled. 0,"Triggered interrupt 4 Enable. Writing 0 disables interrupt, writing 1 enables interrupt. An event activates a pin and potentially [opcode]s the interrupt. Can be disabled by setting the bit to 0, but generating an interrupt also activates it. TRIGGEREDn is read only, and always returns the state of EGU1_TRIGGEREDn. EGU1_TRIGGERED4 is the 5th bit of TRIGGERED register. EGU1_TRIGGERED4 is read only, and always returns the state of EGU1_TRIGGERED4. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is written by EGU1_TRIGEN4, and read by EGU1_EVTEN_BALEVEL4, EGU1_EVTEN_BALEVEL3, and EGU1_EVTEN_BALEVEL2, EGU1_EVTEN_BALEVEL1, and EGU1_EVTEN_BALEVEL0. EGU1_TRIGGERED4 is",0.70592636,0.70592636,0.6134881,0.6134881
nRF52820,List all the fields of CC[1] register from RTC1 peripheral for nrf52820 microcontroller.,COMPARE,"0x144, 0x148, 0x14C, 0x540, 0x544, 0x548, 0x54C, 0x504, 0x508, 0x50C, 0x510, 0x514, 0x518, 0x51C, 0x520, 0x524, 0x528, 0x52C, 0x530, 0x534, 0x538, 0x53C, 0x540, 0x544, 0x548, 0x54C, 0x550, 0x554, 0x558, 0x55C, 0x560, 0x564, 0x568, 0x56C, 0x570, 0x574, 0x578, 0x57C, 0x580, 0x584, 0x588, 0x58C, 0x590, 0x594, 0x598, 0x59C, 0x5A0, 0x5A4, 0x5A8, 0x5AC, 0x5B0, 0x5B4, 0x5B8, 0x5BC, 0x5C0, 0x5C4, 0x5C8, 0x5CC, 0x5D0, 0x5D4, 0x5D8, 0x5DC, 0x5E0, 0x5E4, 0x5E8, 0x5EC, 0x5F0, 0x5F4, 0x5F8, 0x5FC, 0x600, 0x604, 0x608, 0x60C, 0x610, 0x614, 0x618, 0x61C, 0x620, 0x624, 0x628, 0x62C, 0x630, 0x634, 0x638, 0x63C, 0x640, 0x644, 0x648, 0x64C, 0x650, 0x654, 0x658, 0x65C, 0x660, 0x664, 0x668, 0x66C, 0x670, 0x674, 0x678, 0x67C, 0x680, 0x684, 0x688, 0x68C, 0x690, 0x694, 0x698, 0x69C, 0x6","CC, COV, IEN, MIRROR, MASK, CTTO, CTSTART, CTSTOP, CTDEC, DIR, START, STOP, DEC, CC0, CC1, CC2, CC3, COV0, COV1, COV2, COV3, EVTEN, EVTENSET, EVTENCLR, EVENTS_TICK, EVENTS_OVRFLW, EVENTS_COMPARE[0], EVENTS_COMPARE[1], EVENTS_COMPARE[2], EVENTS_COMPARE[3], EVTDIS, LFXOEN, LFXOENF, LFXOENRDY, LFXOENRDYF, LFXOENRDYRDY, LFXOENRDYRDYF, LFXOENRDYRDYRDY, LFXOENRDYRDYRDY, LFXOENRDYRDYRDYF, LFXOENRDYRDYRDYRDY, LFXOENRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDY, LFXOENRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRD","0x144, 0x148, 0x14C, 0x540, 0x544, 0x548, 0x54C, 0x504, 0x508, 0x50C, 0x510, 0x514, 0x518, 0x51C, 0x520, 0x524, 0x528, 0x52C, 0x530, 0x534, 0x538, 0x53C, 0x540, 0x544, 0x548, 0x54C, 0x550, 0x554, 0x558, 0x55C, 0x560, 0x564, 0x568, 0x56C, 0x570, 0x574, 0x578, 0x57C, 0x580, 0x584, 0x588, 0x58C, 0x590, 0x594, 0x598, 0x59C, 0x5A0, 0x5A4, 0x5A8, 0x5AC, 0x5B0, 0x5B4, 0x5B8, 0x5BC, 0x5C0, 0x5C4, 0x5C8, 0x5CC, 0x5D0, 0x5D4, 0x5D8, 0x5DC, 0x5E0, 0x5E4, 0x5E8, 0x5EC, 0x5F0, 0x5F4, 0x5F8, 0x5FC, 0x600, 0x604, 0x608, 0x60C, 0x610, 0x614, 0x618, 0x61C, 0x620, 0x624, 0x628, 0x62C, 0x630, 0x634, 0x638, 0x63C, 0x640, 0x644, 0x648, 0x64C, 0x650, 0x654, 0x658, 0x65C, 0x660, 0x664, 0x668, 0x66C, 0x670, 0x674, 0x678, 0x67C, 0x680, 0x684, 0x688, 0x68C, 0x690, 0x694, 0x698, 0x69C, 0x6","CC, COV, IEN, MIRROR, MASK, CTTO, CTSTART, CTSTOP, CTDEC, DIR, START, STOP, DEC, CC0, CC1, CC2, CC3, COV0, COV1, COV2, COV3, EVTEN, EVTENSET, EVTENCLR, EVENTS_TICK, EVENTS_OVRFLW, EVENTS_COMPARE[0], EVENTS_COMPARE[1], EVENTS_COMPARE[2], EVENTS_COMPARE[3], EVTDIS, LFXOEN, LFXOENF, LFXOENRDY, LFXOENRDYF, LFXOENRDYRDY, LFXOENRDYRDYF, LFXOENRDYRDYRDY, LFXOENRDYRDYRDY, LFXOENRDYRDYRDYF, LFXOENRDYRDYRDYRDY, LFXOENRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDY, LFXOENRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYRDYF, LFXOENRDYRDYRDYRDYRDYRD",0.057132985,0.057132985,0.16409105,0.16409105
nRF52820,What is the description of VALUE field from DTOGGLE register from USBD peripheral for nrf52820 microcontroller?,Data toggle value,DTOGGLE Register Value Field Description,"DTOGGLE Value, Accessed by CPU, Set by HOST, Read by CPU, Write by CPU, Read-write by CPU, Reset by HOST, Ignored by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No",DTOGGLE Register Value Field Description,"DTOGGLE Value, Accessed by CPU, Set by HOST, Read by CPU, Write by CPU, Read-write by CPU, Reset by HOST, Ignored by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No access by CPU, No read by CPU, No write by CPU, No read-write by CPU, No reset by HOST, No ignore by CPU, No",0.3742305,0.3742305,0.17372468,0.17372468
nRF52820,What is the bit_offset of PIN4 field from DIRCLR register from P0 peripheral for nrf52820 microcontroller?,4,0x514,4,0x514,4,0.45365363,0.45365363,1.0,1.0
nRF52820,What is the description of EVENTS_TRIGGERED[4] register from EGU3 peripheral for nrf52820 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,TRIGGERED[4] Event generated from multiple input GPIO pins with SENSE mechanism enabled.,TRIGGERED[4] Event generated from multiple input GPIO pins with SENSE mechanism enabled,TRIGGERED[4] Event generated from multiple input GPIO pins with SENSE mechanism enabled.,TRIGGERED[4] Event generated from multiple input GPIO pins with SENSE mechanism enabled,0.420823,0.420823,0.40736178,0.40736178
nRF52820,What is the bit_width of COMPARE5 field from INTENSET register from TIMER3 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[4] register from TIMER2 peripheral for nrf52820 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52820,What is the description of RR7 field from REQSTATUS register from WDT peripheral for nrf52820 microcontroller?,Request status for RR[7] register,RR7 Request Status 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,RR7 Request Status 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,RR7 Request Status 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,RR7 Request Status 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.5534688,0.5534688,0.5534688,0.5534688
nRF52820,What is the bit_width of IN7 field from INTENSET register from GPIOTE peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the size of EVENTS_COMPARE[3] register from RTC1 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the address_offset of EVENTS_ERROR register from TWI0 peripheral for nrf52820 microcontroller?,0x124,0x124,0x124,0x124,0x124,1.0000001,1.0000001,1.0000001,1.0000001
nRF52820,What is the bit_offset of CH27 field from CHG[0] register from PPI peripheral for nrf52820 microcontroller?,27,27,272,27,272,1.0000001,1.0000001,0.6833338,0.6833338
nRF52820,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[8] register from EGU4 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the size of RSSISAMPLE register from RADIO peripheral for nrf52820 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
nRF52820,What is the description of COMPARE3_CLEAR field from SHORTS register from TIMER2 peripheral for nrf52820 microcontroller?,Shortcut between event COMPARE[3] and task CLEAR,TASKS COMPARE[3] CLEAR TASKS COMPARE[3] CLEAR TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3],Clear COMPARE3 Interrupt.,TASKS COMPARE[3] CLEAR TASKS COMPARE[3] CLEAR TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3] STOP TASKS COMPARE[3] SET TASKS COMPARE[3] SET TASKS COMPARE[3] FORCE TASKS COMPARE[3] FORCE TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] TRIGGER TASKS COMPARE[3] START TASKS COMPARE[3] START TASKS COMPARE[3] STOP TASKS COMPARE[3],Clear COMPARE3 Interrupt.,0.44746488,0.44746488,0.48509878,0.48509878
nRF52820,What is the description of DIR field from PIN_CNF[22] register from P0 peripheral for nrf52820 microcontroller?,Pin direction. Same physical register as DIR register,DIR AccessField Value ID A R PART N52820 N52833 N52840 Unspecified Value Description Part code 0x52820 nRF52820 0x52833 nRF52833 0x52840 nRF52840 0xFFFFFFFF Unspecified,Pin direction.,DIR AccessField Value ID A R PART N52820 N52833 N52840 Unspecified Value Description Part code 0x52820 nRF52820 0x52833 nRF52833 0x52840 nRF52840 0xFFFFFFFF Unspecified,Pin direction.,0.20093614,0.20093614,0.611179,0.611179
nRF52820,What is the description of B0 field from B0 register from TEMP peripheral for nrf52820 microcontroller?,y-intercept of 1st piece wise linear function,TASKS_SHUTDOWN Shut down timer Trigger 1 Trigger task,B0 Select Bias 0 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias 6 Select Bias 7 Select Bias 8 Select Bias 9 Select Bias 10 Select Bias 11 Select Bias 12 Select Bias 13 Select Bias 14 Select Bias 15 Select Bias 16 Select Bias 17 Select Bias 18 Select Bias 19 Select Bias 20 Select Bias 21 Select Bias 22 Select Bias 23 Select Bias 24 Select Bias 25 Select Bias 26 Select Bias 27 Select Bias 28 Select Bias 29 Select Bias 30 Select Bias 31 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias 6 Select Bias 7 Select Bias 8 Select Bias 9 Select Bias 10 Select Bias 11 Select Bias 12 Select Bias 13 Select Bias 14 Select Bias 15 Select Bias 16 Select Bias 17 Select Bias 18 Select Bias 19 Select Bias 20 Select Bias 21 Select Bias 22 Select Bias 23 Select Bias 24 Select Bias 25 Select Bias 26 Select Bias 27 Select Bias 28 Select Bias 29 Select Bias 30 Select Bias 31 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias 6 Select Bias 7 Select Bias 8 Select Bias 9 Select Bias 10 Select Bias 11 Select Bias 12 Select Bias 13 Select Bias 14 Select Bias 15 Select Bias 16 Select Bias 17 Select Bias 18 Select Bias 19 Select Bias 20 Select Bias 21 Select Bias 22 Select Bias 23 Select Bias 24 Select Bias 25 Select Bias 26 Select Bias 27 Select Bias 28 Select Bias 29 Select Bias 30 Select Bias 31 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias 6 Select Bias 7 Select Bias 8 Select Bias 9 Select Bias 10 Select Bias 11 Select Bias 12 Select Bias 13 Select Bias 14 Select Bias 15 Select Bias 16 Select Bias 17 Select Bias 18 Select Bias 19 Select Bias 20 Select Bias 21 Select Bias 22 Select Bias 23 Select Bias 24 Select Bias 25 Select Bias 26 Select Bias 27 Select Bias 28 Select Bias 29 Select Bias 30 Select Bias 31 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias,TASKS_SHUTDOWN Shut down timer Trigger 1 Trigger task,B0 Select Bias 0 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias 6 Select Bias 7 Select Bias 8 Select Bias 9 Select Bias 10 Select Bias 11 Select Bias 12 Select Bias 13 Select Bias 14 Select Bias 15 Select Bias 16 Select Bias 17 Select Bias 18 Select Bias 19 Select Bias 20 Select Bias 21 Select Bias 22 Select Bias 23 Select Bias 24 Select Bias 25 Select Bias 26 Select Bias 27 Select Bias 28 Select Bias 29 Select Bias 30 Select Bias 31 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias 6 Select Bias 7 Select Bias 8 Select Bias 9 Select Bias 10 Select Bias 11 Select Bias 12 Select Bias 13 Select Bias 14 Select Bias 15 Select Bias 16 Select Bias 17 Select Bias 18 Select Bias 19 Select Bias 20 Select Bias 21 Select Bias 22 Select Bias 23 Select Bias 24 Select Bias 25 Select Bias 26 Select Bias 27 Select Bias 28 Select Bias 29 Select Bias 30 Select Bias 31 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias 6 Select Bias 7 Select Bias 8 Select Bias 9 Select Bias 10 Select Bias 11 Select Bias 12 Select Bias 13 Select Bias 14 Select Bias 15 Select Bias 16 Select Bias 17 Select Bias 18 Select Bias 19 Select Bias 20 Select Bias 21 Select Bias 22 Select Bias 23 Select Bias 24 Select Bias 25 Select Bias 26 Select Bias 27 Select Bias 28 Select Bias 29 Select Bias 30 Select Bias 31 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias 6 Select Bias 7 Select Bias 8 Select Bias 9 Select Bias 10 Select Bias 11 Select Bias 12 Select Bias 13 Select Bias 14 Select Bias 15 Select Bias 16 Select Bias 17 Select Bias 18 Select Bias 19 Select Bias 20 Select Bias 21 Select Bias 22 Select Bias 23 Select Bias 24 Select Bias 25 Select Bias 26 Select Bias 27 Select Bias 28 Select Bias 29 Select Bias 30 Select Bias 31 Select Bias 0 Select Bias 1 Select Bias 2 Select Bias 3 Select Bias 4 Select Bias 5 Select Bias,0.10867955,0.10867955,0.08331448,0.08331448
nRF52820,What is the bit_width of TRIGGERED12 field from INTENCLR register from EGU5 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the bit_width of BITMODE field from BITMODE register from TIMER2 peripheral for nrf52820 microcontroller?,2,32,32,32,32,0.56588167,0.56588167,0.56588167,0.56588167
nRF52820,What is the bit_offset of TASKS_STOP field from TASKS_STOP register from TWIM1 peripheral for nrf52820 microcontroller?,0,0x008,0x008,0x008,0x008,0.6513553,0.6513553,0.6513553,0.6513553
nRF52820,What is the bit_offset of CPHA field from CONFIG register from SPIM0 peripheral for nrf52820 microcontroller?,1,0x56c + 0x10 + n * 0x4 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x1,0,0x56c + 0x10 + n * 0x4 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x10 + 0x1,0,0.2184922,0.2184922,0.6215927,0.6215927
nRF52820,What is the size of TASKS_TRIGGER[8] register from EGU5 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,List all the registers of RNG peripheral for nrf52820 microcontroller.,"TASKS_START, TASKS_STOP, EVENTS_VALRDY, SHORTS, INTENSET, INTENCLR, CONFIG, VALUE","RNG_CTRL, RNG_STATUS, RNG_INTERRUPT, RNG_INTENSET, RNG_INTFLAG, RNG_RNGVAL, RNG_ENTROPY, RNG_ENTROPYLIMIT, RNG_ENTROPYLIMITMAX, RNG_ENTROPYLIMITMIN, RNG_ENTROPYLIMITMAXLIMIT, RNG_ENTROPYLIMITMINLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMIT","RNG_CTRL, RNG_STATUS, RNG_INTENSET, RNG_INTENCLR, RNG_STOP, RNG_START, RNG_RANDCNT, RNG_RAND, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_","RNG_CTRL, RNG_STATUS, RNG_INTERRUPT, RNG_INTENSET, RNG_INTFLAG, RNG_RNGVAL, RNG_ENTROPY, RNG_ENTROPYLIMIT, RNG_ENTROPYLIMITMAX, RNG_ENTROPYLIMITMIN, RNG_ENTROPYLIMITMAXLIMIT, RNG_ENTROPYLIMITMINLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMINLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMITLIMIT, RNG_ENTROPYLIMITMAXLIMITLIMIT","RNG_CTRL, RNG_STATUS, RNG_INTENSET, RNG_INTENCLR, RNG_STOP, RNG_START, RNG_RANDCNT, RNG_RAND, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_RNGVAL, RNG_",0.45056313,0.45056313,0.44452578,0.44452578
nRF52820,What is the size of EVENTS_TICK register from RTC0 peripheral for nrf52820 microcontroller?,32,32,1,32,1,0.9999999,0.9999999,0.49268645,0.49268645
nRF52820,What is the description of TASKS_TRIGGER[13] register from EGU3 peripheral for nrf52820 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER Tasks Registers 0x134 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER0 0x134 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER1 0x138 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER2 0x13c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER3 0x140 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER4 0x144 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER5 0x148 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER6 0x14c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER7 0x150 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER8 0x154 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER9 0x158 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER10 0x15c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER11 0x160 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER12 0x164 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER13 0x168 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER14 0x16c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER15 0x170 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER16 0x174 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER17 0x178 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER18 0x17c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER19 0x180 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER20 0x184 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER21 0x188 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER22 0x18c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER23 0x190 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER24 0x194 Trigger task registers. Writes to these registers trigger the corresponding event.,TRIGGER Tasks for EGU3 peripheral for access through LESENSE peripheral. Access through LESENSE is possible. Triggering any priority from any priority is possible.,TRIGGER Tasks Registers 0x134 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER0 0x134 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER1 0x138 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER2 0x13c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER3 0x140 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER4 0x144 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER5 0x148 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER6 0x14c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER7 0x150 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER8 0x154 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER9 0x158 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER10 0x15c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER11 0x160 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER12 0x164 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER13 0x168 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER14 0x16c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER15 0x170 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER16 0x174 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER17 0x178 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER18 0x17c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER19 0x180 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER20 0x184 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER21 0x188 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER22 0x18c Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER23 0x190 Trigger task registers. Writes to these registers trigger the corresponding event. TASKS_TRIGGER24 0x194 Trigger task registers. Writes to these registers trigger the corresponding event.,TRIGGER Tasks for EGU3 peripheral for access through LESENSE peripheral. Access through LESENSE is possible. Triggering any priority from any priority is possible.,0.41555905,0.41555905,0.2977019,0.2977019
nRF52820,What is the address_offset of TASKS_RESUME register from TWI1 peripheral for nrf52820 microcontroller?,0x20,0x020,0x020,0x020,0x020,0.9524064,0.9524064,0.9524064,0.9524064
nRF52820,What is the description of NRFFW field from NRFFW[3] register from UICR peripheral for nrf52820 microcontroller?,Reserved for Nordic firmware design,A RW ORC Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than,"NFRCELCK0, NFRCELCK1, NFRCELCK2, NFRCELCK3, NFRCELCK4, NFRCELCK5, NFRCELCK6, NFRCELCK7, NFRCELCK8, NFRCELCK9, NFRCELCK10, NFRCELCK11, NFRCELCK12, NFRCELCK13, NFRCELCK14, NFRCELCK15, NFRCELCK16, NFRCELCK17, NFRCELCK18, NFRCELCK19, NFRCELCK20, NFRCELCK21, NFRCELCK22, NFRCELCK23, NFRCELCK24, NFRCELCK25, NFRCELCK26, NFRCELCK27, NFRCELCK28, NFRCELCK29, NFRCELCK30, NFRCELCK31, NFRCELCK32, NFRCELCK33, NFRCELCK34, NFRCELCK35, NFRCELCK36, NFRCELCK37, NFRCELCK38, NFRCELCK39, NFRCELCK40, NFRCELCK41, NFRCELCK42, NFRCELCK43, NFRCELCK44, NFRCELCK45, NFRCELCK46, NFRCELCK47, NFRCELCK48, NFRCELCK49, NFRCELCK50, NFRCELCK51, NFRCELCK52, NFRCELCK53, NFRCELCK54, NFRCELCK55, NFRCELCK56, NFRCELCK57, NFRCELCK58, NFRCELCK59, NFRCELCK60, NFRCELCK61, NFRCELCK62, NFRCELCK63, NFRCELCK64, NFRCELCK65, NFRCELCK66, NFRCELCK67, NFRCELCK68, NFRCELCK69, NFRCELCK70, NFRCELCK71, NFRCELCK72, NFRCELCK73, NFRCELCK74, NFRCELCK75, NFRCELCK76, NFRCELCK77, NFRCELCK78, NFRCELCK79, NFRCELCK80, NFRCELCK81, NFRCELCK82, NFRCELCK83, NFRCELCK84, NFRCELCK85, NFRCELCK86, NFRCELCK87, NFRCELCK88, NFRCELCK89, NFRCELCK90, NFRCELCK91, NFRCELCK92, NFRCELCK93, NFRCELCK94, NFRCELCK95, NFRCELCK96, NFR",A RW ORC Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than,"NFRCELCK0, NFRCELCK1, NFRCELCK2, NFRCELCK3, NFRCELCK4, NFRCELCK5, NFRCELCK6, NFRCELCK7, NFRCELCK8, NFRCELCK9, NFRCELCK10, NFRCELCK11, NFRCELCK12, NFRCELCK13, NFRCELCK14, NFRCELCK15, NFRCELCK16, NFRCELCK17, NFRCELCK18, NFRCELCK19, NFRCELCK20, NFRCELCK21, NFRCELCK22, NFRCELCK23, NFRCELCK24, NFRCELCK25, NFRCELCK26, NFRCELCK27, NFRCELCK28, NFRCELCK29, NFRCELCK30, NFRCELCK31, NFRCELCK32, NFRCELCK33, NFRCELCK34, NFRCELCK35, NFRCELCK36, NFRCELCK37, NFRCELCK38, NFRCELCK39, NFRCELCK40, NFRCELCK41, NFRCELCK42, NFRCELCK43, NFRCELCK44, NFRCELCK45, NFRCELCK46, NFRCELCK47, NFRCELCK48, NFRCELCK49, NFRCELCK50, NFRCELCK51, NFRCELCK52, NFRCELCK53, NFRCELCK54, NFRCELCK55, NFRCELCK56, NFRCELCK57, NFRCELCK58, NFRCELCK59, NFRCELCK60, NFRCELCK61, NFRCELCK62, NFRCELCK63, NFRCELCK64, NFRCELCK65, NFRCELCK66, NFRCELCK67, NFRCELCK68, NFRCELCK69, NFRCELCK70, NFRCELCK71, NFRCELCK72, NFRCELCK73, NFRCELCK74, NFRCELCK75, NFRCELCK76, NFRCELCK77, NFRCELCK78, NFRCELCK79, NFRCELCK80, NFRCELCK81, NFRCELCK82, NFRCELCK83, NFRCELCK84, NFRCELCK85, NFRCELCK86, NFRCELCK87, NFRCELCK88, NFRCELCK89, NFRCELCK90, NFRCELCK91, NFRCELCK92, NFRCELCK93, NFRCELCK94, NFRCELCK95, NFRCELCK96, NFR",0.0730503,0.0730503,0.09934603,0.09934603
nRF52820,What is the bit_width of COMPARE5_STOP field from SHORTS register from TIMER2 peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the bit_width of PIN2 field from OUT register from P0 peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the description of INPUT field from PIN_CNF[18] register from P0 peripheral for nrf52820 microcontroller?,Connect or disconnect input buffer,VIN+ Input Select,Input pin configuration.,VIN+ Input Select,Input pin configuration.,0.27326322,0.27326322,0.41916153,0.41916153
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[7] register from EGU1 peripheral for nrf52820 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100,0.3871085,0.3871085,0.63574564,0.63574564
nRF52820,What is the bit_offset of ENDEPOUT6 field from INTEN register from USBD peripheral for nrf52820 microcontroller?,18,26,24,26,24,0.75511247,0.75511247,0.7388076,0.7388076
nRF52820,What is the description of TASKS_TXEN register from RADIO peripheral for nrf52820 microcontroller?,Enable RADIO in TX mode,Enable RADIO in TX mode,Enable RADIO in TX mode,Enable RADIO in TX mode,Enable RADIO in TX mode,1.0,1.0,1.0,1.0
nRF52820,What is the bit_width of CROSS field from INTENCLR register from COMP peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the description of DNACK field from ERRORSRC register from TWIS0 peripheral for nrf52820 microcontroller?,NACK sent after receiving a data byte,DNACK received from slave,DNACK received from slave.,DNACK received from slave,DNACK received from slave.,0.428562,0.428562,0.3829961,0.3829961
nRF52820,What is the bit_offset of TASKS_STOP field from TASKS_STOP register from TWIS0 peripheral for nrf52820 microcontroller?,0,0x008,0x008,0x008,0x008,0.6513553,0.6513553,0.6513553,0.6513553
nRF52820,What is the bit_offset of COMPARE field from CC[2] register from RTC1 peripheral for nrf52820 microcontroller?,0,0x548,24,0x548,24,0.5923384,0.5923384,0.43377078,0.43377078
nRF52820,List all the fields of CONFIG[1] register from GPIOTE peripheral for nrf52820 microcontroller.,"MODE, PSEL, POLARITY, OUTINIT","C13, C2, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C","PINSEL, MODE, SENSE, LOW, HIGH, PULLEN, I2S, MSBFIRST, MCKEN, MCKLEN, MCKPIN, MCKPINEN, MCKPINPULL, MCKPINSENSE, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSEN","C13, C2, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C15, C12, C","PINSEL, MODE, SENSE, LOW, HIGH, PULLEN, I2S, MSBFIRST, MCKEN, MCKLEN, MCKPIN, MCKPINEN, MCKPINPULL, MCKPINSENSE, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSENSEH, MCKPINSENSEL, MCKPINSEN",0.01477625,0.01477625,0.19535977,0.19535977
nRF52820,What is the address_offset of FREQUENCY register from SPIM1 peripheral for nrf52820 microcontroller?,0x524,0x524,0x524,0x524,0x524,1.0000001,1.0000001,1.0000001,1.0000001
nRF52820,What is the bit_width of RR field from RR[0] register from WDT peripheral for nrf52820 microcontroller?,32,16,1,16,1,0.69824684,0.69824684,0.49268645,0.49268645
nRF52820,What is the address_offset of CC[4] register from TIMER1 peripheral for nrf52820 microcontroller?,0x550,0x40009010,0x40009010,0x40009010,0x40009010,0.75871027,0.75871027,0.75871027,0.75871027
nRF52820,List all the fields of EVENTS_ENDRX register from SPIM1 peripheral for nrf52820 microcontroller.,EVENTS_ENDRX,0x10C EVENTS_ENDRX 0x110 EVENTS_END 0x118 EVENTS_ENDTX 0x120 EVENTS_STARTED 0x14C EVENTS_STOPPED 0x150 EVENTS_ERRORECB 0x154 EVENTS_SOF 0x158 EVENTS_USBEVENT 0x15C EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EV,EVENTS_ENDRX,0x10C EVENTS_ENDRX 0x110 EVENTS_END 0x118 EVENTS_ENDTX 0x120 EVENTS_STARTED 0x14C EVENTS_STOPPED 0x150 EVENTS_ERRORECB 0x154 EVENTS_SOF 0x158 EVENTS_USBEVENT 0x15C EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x160 EV,EVENTS_ENDRX,0.43092203,0.43092203,1.0000001,1.0000001
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[15] register from EGU3 peripheral for nrf52820 microcontroller?,0,0x00000000,0x00000000,0x00000000,0x00000000,0.58084786,0.58084786,0.58084786,0.58084786
nRF52820,What is the bit_offset of TASKS_STARTEPIN field from TASKS_STARTEPIN[1] register from USBD peripheral for nrf52820 microcontroller?,0,0x008,0x008,0x008,0x008,0.6513553,0.6513553,0.6513553,0.6513553
nRF52820,What is the description of EVENTS_READY field from EVENTS_READY register from SPI1 peripheral for nrf52820 microcontroller?,TXD byte sent and RXD byte received,Read command received,Read command received,Read command received,Read command received,0.44430697,0.44430697,0.44430697,0.44430697
nRF52820,What is the bit_width of TRIGGERED13 field from INTENCLR register from EGU5 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,List all the fields of TASKS_TRIGGER[7] register from EGU4 peripheral for nrf52820 microcontroller.,TASKS_TRIGGER,"TRIGGER, CAPTURE, PRSCONF, PRESCALER, COUNTERTOP, COUNTERBOTTOM, CC, MODE, IEN, RUN, RSTATSKERAS, STOP, PRSCONF0, PRSCONF1, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENT","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","TRIGGER, CAPTURE, PRSCONF, PRESCALER, COUNTERTOP, COUNTERBOTTOM, CC, MODE, IEN, RUN, RSTATSKERAS, STOP, PRSCONF0, PRSCONF1, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENT","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN",0.2091703,0.2091703,0.011540787,0.011540787
nRF52820,What is the description of TRIGGERED13 field from INTEN register from EGU3 peripheral for nrf52820 microcontroller?,Enable or disable interrupt for event TRIGGERED[13],Trigger 13 Trigger task,Trigger 13 Trigger task,Trigger 13 Trigger task,Trigger 13 Trigger task,0.41632235,0.41632235,0.41632235,0.41632235
nRF52820,What is the bit_width of EVENTS_REPORTRDY field from EVENTS_REPORTRDY register from QDEC peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the address_offset of TASKS_TRIGGER[6] register from EGU4 peripheral for nrf52820 microcontroller?,0x18,0x000 + (n  0x4),0x1000000800000080,0x000 + (n  0x4),0x1000000800000080,0.5933092,0.5933092,0.62835836,0.62835836
nRF52820,List all the fields of TASKS_TRIGGER[3] register from EGU5 peripheral for nrf52820 microcontroller.,TASKS_TRIGGER,"TRIGGER, CAPTURE, PRSCONF, PRESCALER, COUNTERTOP, COUNTERBOTTOM, CC, MODE, IEN, RUN, RESOLUTION, STOP, DECODER, EDGE, THRESHOLD, LEVEL, EDGESEL, MODESEL, COUNTERTOPSEL, COUNTERBOTTOMSEL, CCSEL, PRSCONFSEL, COUNTERTOPINC, COUNTERBOTTOMINC, CCINC, MODEINC, IENINC, RUNINC, RESOLUTIONINC, STOPINC, DECODERINC, EDGEINC, THRESHOLDINC, LEVELINC, EDGESELINC, MODESELINC, CCINCINC, PRSCONFINC, COUNTERTOPINCINC, COUNTERBOTTOMINCINC, CCINCINCINC, MODEINCINCINC, IENINCINCINC, RUNINCINCINCINC, RESOLUTIONINCINCINCINC, STOPINCINCINCINCINC, DECODERINCINCINCINCINC, EDGEINCINCINCINCINC, THRESHOLDINCINCINCINC, LEVELINCINCINCINCINC, EDGESELINCINCINCINCINC, MODESELINCINCINCINCINC, CCINCINCINCINCINCINC, PRSCONFINCINCINCINCINCINC, COUNTERTOPINCINCINCINCINCINC, COUNTERBOTTOMINCINCINCINCINCINCINC, CCINCINCINCINCINCINCINCINC, MODEINCINCINCINCINCINCINCINC, IENINCINCINCINCINCINCINCINC, RUNINCINCINCINCINCINCINCINC, RESOLUTIONINCINCINCINCINCINCINCINC, STOPINCINCINCINCINCINCINCINCINC, DECODERINCINCINCINCINCINCINCINCINC, EDGEINCINCINCINCINCINCINCINCINC, THRESHOLDINCINCINCINCINCINCINCINCINC, LEVELINCINCINCINCINCINCINCINCINCINC, EDGESELINCINCINCINCINCINCINCINCINCINC, MODESELINCINCINCINCINCINCINCINCINCINC, CCINCINCINCINCINCINCINCINCINCINC, PRSCONFINCINCINCINCINCINCINCINCINCINC, COUNTERTOPINCINCINCINCINCINCINCINCIN","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","TRIGGER, CAPTURE, PRSCONF, PRESCALER, COUNTERTOP, COUNTERBOTTOM, CC, MODE, IEN, RUN, RESOLUTION, STOP, DECODER, EDGE, THRESHOLD, LEVEL, EDGESEL, MODESEL, COUNTERTOPSEL, COUNTERBOTTOMSEL, CCSEL, PRSCONFSEL, COUNTERTOPINC, COUNTERBOTTOMINC, CCINC, MODEINC, IENINC, RUNINC, RESOLUTIONINC, STOPINC, DECODERINC, EDGEINC, THRESHOLDINC, LEVELINC, EDGESELINC, MODESELINC, CCINCINC, PRSCONFINC, COUNTERTOPINCINC, COUNTERBOTTOMINCINC, CCINCINCINC, MODEINCINCINC, IENINCINCINC, RUNINCINCINCINC, RESOLUTIONINCINCINCINC, STOPINCINCINCINCINC, DECODERINCINCINCINCINC, EDGEINCINCINCINCINC, THRESHOLDINCINCINCINC, LEVELINCINCINCINCINC, EDGESELINCINCINCINCINC, MODESELINCINCINCINCINC, CCINCINCINCINCINCINC, PRSCONFINCINCINCINCINCINC, COUNTERTOPINCINCINCINCINCINC, COUNTERBOTTOMINCINCINCINCINCINCINC, CCINCINCINCINCINCINCINCINC, MODEINCINCINCINCINCINCINCINC, IENINCINCINCINCINCINCINCINC, RUNINCINCINCINCINCINCINCINC, RESOLUTIONINCINCINCINCINCINCINCINC, STOPINCINCINCINCINCINCINCINCINC, DECODERINCINCINCINCINCINCINCINCINC, EDGEINCINCINCINCINCINCINCINCINC, THRESHOLDINCINCINCINCINCINCINCINCINC, LEVELINCINCINCINCINCINCINCINCINCINC, EDGESELINCINCINCINCINCINCINCINCINCINC, MODESELINCINCINCINCINCINCINCINCINCINC, CCINCINCINCINCINCINCINCINCINCINC, PRSCONFINCINCINCINCINCINCINCINCINCINC, COUNTERTOPINCINCINCINCINCINCINCINCIN","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN",0.12594528,0.12594528,0.011540787,0.011540787
nRF52820,What is the bit_offset of PIN14 field from DIRCLR register from P0 peripheral for nrf52820 microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994
nRF52820,What is the description of EVENTS_RXTO register from UART0 peripheral for nrf52820 microcontroller?,Receiver timeout,Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout,Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_ERROR 0x124 Error detected EVENTS_RXDRDY 0x108 Data received in RXD EVENTS_TXDRDY 0x11C Data sent from TXD EVENTS_CTS 0x100 CTS is activated (set low). Clear To Send. EVENTS_NCTS 0x104 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_ERROR 0x124 Error detected EVENTS_RXDRDY 0x108 Data received in RXD EVENTS_TXDRDY 0x11C Data sent from TXD EVENTS_CTS 0x100 CTS is activated (set low). Clear To Send. EVENTS_NCTS 0x104 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_ERROR 0x124 Error detected EVENTS_RXDRDY 0x108 Data received in RXD EVENTS_TXDRDY 0x11C Data sent from TXD EVENTS_CTS 0x100 CTS is activated (set low). Clear To Send. EVENTS_NCTS 0x104 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_ERROR 0x124 Error detected EVENTS_RXDRDY 0x108 Data received in RXD EVENTS_TXDRDY 0x11C Data sent from TXD EVENTS_CTS 0x100 CTS is activated (set low). Clear To Send. EVENTS_NCTS 0x104 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXTO,Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXTO 0x144 Receiver timeout,Receiver timeout EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_ERROR 0x124 Error detected EVENTS_RXDRDY 0x108 Data received in RXD EVENTS_TXDRDY 0x11C Data sent from TXD EVENTS_CTS 0x100 CTS is activated (set low). Clear To Send. EVENTS_NCTS 0x104 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_ERROR 0x124 Error detected EVENTS_RXDRDY 0x108 Data received in RXD EVENTS_TXDRDY 0x11C Data sent from TXD EVENTS_CTS 0x100 CTS is activated (set low). Clear To Send. EVENTS_NCTS 0x104 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_ERROR 0x124 Error detected EVENTS_RXDRDY 0x108 Data received in RXD EVENTS_TXDRDY 0x11C Data sent from TXD EVENTS_CTS 0x100 CTS is activated (set low). Clear To Send. EVENTS_NCTS 0x104 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_ERROR 0x124 Error detected EVENTS_RXDRDY 0x108 Data received in RXD EVENTS_TXDRDY 0x11C Data sent from TXD EVENTS_CTS 0x100 CTS is activated (set low). Clear To Send. EVENTS_NCTS 0x104 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXTO,0.40189517,0.40189517,0.43923408,0.43923408
nRF52820,List all the fields of EVENTS_TRIGGERED[7] register from EGU2 peripheral for nrf52820 microcontroller.,EVENTS_TRIGGERED,"0x124, 0x128, 0x12c, 0x130, 0x134, 0x138, 0x13c, 0x140, 0x144, 0x148, 0x14c, 0x150, 0x154, 0x158, 0x15c, 0x160, 0x164, 0x168, 0x16c, 0x170, 0x174, 0x178, 0x17c, 0x180, 0x184, 0x188, 0x18c, 0x190, 0x194, 0x198, 0x19c, 0x1a0, 0x1a4, 0x1a8, 0x1ac, 0x1b0, 0x1b4, 0x1b8, 0x1bc, 0x1c0, 0x1c4, 0x1c8, 0x1cc, 0x1d0, 0x1d4, 0x1d8, 0x1dc, 0x1e0, 0x1e4, 0x1e8, 0x1ec, 0x1f0, 0x1f4, 0x1f8, 0x1fc, 0x200, 0x204, 0x208, 0x20c, 0x210, 0x214, 0x218, 0x21c, 0x220, 0x224, 0x228, 0x22c, 0x230, 0x234, 0x238, 0x23c, 0x240, 0x244, 0x248, 0x24c, 0x250, 0x254, 0x258, 0x25c, 0x260, 0x264, 0x268, 0x26c, 0x270, 0x274, 0x278, 0x27c, 0x280, 0x284, 0x288, 0x28c, 0x290, 0x294, 0x298, 0x29c, 0x2a0, 0x2a4, 0x2a8, 0x2ac, 0x2b0, 0x2b4, 0x2b8, 0x2bc, 0x2c0, 0x2c4, 0x2c8, 0x2cc, 0x2d0, 0x2d4, 0x2d8, 0x2dc,",EVENTS_TRIGGERED[7],"0x124, 0x128, 0x12c, 0x130, 0x134, 0x138, 0x13c, 0x140, 0x144, 0x148, 0x14c, 0x150, 0x154, 0x158, 0x15c, 0x160, 0x164, 0x168, 0x16c, 0x170, 0x174, 0x178, 0x17c, 0x180, 0x184, 0x188, 0x18c, 0x190, 0x194, 0x198, 0x19c, 0x1a0, 0x1a4, 0x1a8, 0x1ac, 0x1b0, 0x1b4, 0x1b8, 0x1bc, 0x1c0, 0x1c4, 0x1c8, 0x1cc, 0x1d0, 0x1d4, 0x1d8, 0x1dc, 0x1e0, 0x1e4, 0x1e8, 0x1ec, 0x1f0, 0x1f4, 0x1f8, 0x1fc, 0x200, 0x204, 0x208, 0x20c, 0x210, 0x214, 0x218, 0x21c, 0x220, 0x224, 0x228, 0x22c, 0x230, 0x234, 0x238, 0x23c, 0x240, 0x244, 0x248, 0x24c, 0x250, 0x254, 0x258, 0x25c, 0x260, 0x264, 0x268, 0x26c, 0x270, 0x274, 0x278, 0x27c, 0x280, 0x284, 0x288, 0x28c, 0x290, 0x294, 0x298, 0x29c, 0x2a0, 0x2a4, 0x2a8, 0x2ac, 0x2b0, 0x2b4, 0x2b8, 0x2bc, 0x2c0, 0x2c4, 0x2c8, 0x2cc, 0x2d0, 0x2d4, 0x2d8, 0x2dc,",EVENTS_TRIGGERED[7],0.031824183,0.031824183,0.9139863,0.9139863
nRF52820,What is the address_offset of EVENTS_TRIGGERED[12] register from EGU2 peripheral for nrf52820 microcontroller?,0x130,0x104,0x100 + (12  0x4),0x104,0x100 + (12  0x4),0.7421745,0.7421745,0.5932095,0.5932095
nRF52820,What is the description of CC field from CC[1] register from TIMER3 peripheral for nrf52820 microcontroller?,Capture/Compare value,"CC Channel 1 Value, Accessible Only From ASYNC TIMER And From QSPI And From QSPI0 And From QSPI1 And From QSPI2 And From QSPI3 And From I2S0 And From I2S1 And From I2S2 And From I2S3 And From PDM And From PDM0 And From PDM1 And From PDM2 And From PDM3 And From SAADC And From SAADC0 And From SAADC1 And From SAADC2 And From SAADC3 And From SAADC4 And From SAADC5 And From SAADC6 And From SAADC7 And From SAADC8 And From SAADC9 And From SAADC10 And From SAADC11 And From SAADC12 And From SAADC13 And From SAADC14 And From SAADC15 And From ACMP0 And From ACMP1 And From ACMP2 And From ACMP3 And From ACMP4 And From ACMP5 And From ACMP6 And From ACMP7 And From ACMP8 And From ACMP9 And From ACMP10 And From ACMP11 And From ACMP12 And From ACMP13 And From ACMP14 And From ACMP15 And From ACMP16 And From ACMP17 And From ACMP18 And From ACMP19 And From ACMP20 And From ACMP21 And From ACMP22 And From ACMP23 And From ACMP24 And From ACMP25 And From ACMP26 And From ACMP27 And From ACMP28 And From ACMP29 And From ACMP30 And From ACMP31 And From ACMP32 And From ACMP33 And From ACMP34 And From ACMP35 And From ACMP36 And From ACMP37 And From ACMP38 And From ACMP39 And From ACMP40 And From ACMP41 And From ACMP42 And From ACMP43 And From ACMP44 And From ACMP45 And From ACMP46 And From ACMP47 And From ACMP48 And From ACMP49 And From ACMP50 And From ACMP51 And From ACMP52 And From ACMP53 And From ACMP54 And From ACMP55 And From ACMP56 And From ACMP57 And From ACMP58 And From ACMP59 And From ACMP60 And From ACMP61 And From ACMP62 And From ACMP63 And From ACMP64 And From ACMP65 And From ACMP66 And From ACMP67 And From ACMP68 And From ACMP69 And From ACMP70 And From ACMP71 And From ACMP72 And From ACMP73 And From ACMP74 And From ACMP75 And From ACMP76 And From ACMP77 And From ACMP78 And From ACMP79 And From ACMP80 And From ACMP81 And From ACMP82 And From ACMP83 And From ACMP84 And From ACMP85 And From ACMP86 And From ACMP87 And From ACMP88 And From ACMP89 And From ACMP90 And From ACMP91 And From ACMP92 And From ACMP93 And From ACMP94 And From ACMP95 And From","CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST]","CC Channel 1 Value, Accessible Only From ASYNC TIMER And From QSPI And From QSPI0 And From QSPI1 And From QSPI2 And From QSPI3 And From I2S0 And From I2S1 And From I2S2 And From I2S3 And From PDM And From PDM0 And From PDM1 And From PDM2 And From PDM3 And From SAADC And From SAADC0 And From SAADC1 And From SAADC2 And From SAADC3 And From SAADC4 And From SAADC5 And From SAADC6 And From SAADC7 And From SAADC8 And From SAADC9 And From SAADC10 And From SAADC11 And From SAADC12 And From SAADC13 And From SAADC14 And From SAADC15 And From ACMP0 And From ACMP1 And From ACMP2 And From ACMP3 And From ACMP4 And From ACMP5 And From ACMP6 And From ACMP7 And From ACMP8 And From ACMP9 And From ACMP10 And From ACMP11 And From ACMP12 And From ACMP13 And From ACMP14 And From ACMP15 And From ACMP16 And From ACMP17 And From ACMP18 And From ACMP19 And From ACMP20 And From ACMP21 And From ACMP22 And From ACMP23 And From ACMP24 And From ACMP25 And From ACMP26 And From ACMP27 And From ACMP28 And From ACMP29 And From ACMP30 And From ACMP31 And From ACMP32 And From ACMP33 And From ACMP34 And From ACMP35 And From ACMP36 And From ACMP37 And From ACMP38 And From ACMP39 And From ACMP40 And From ACMP41 And From ACMP42 And From ACMP43 And From ACMP44 And From ACMP45 And From ACMP46 And From ACMP47 And From ACMP48 And From ACMP49 And From ACMP50 And From ACMP51 And From ACMP52 And From ACMP53 And From ACMP54 And From ACMP55 And From ACMP56 And From ACMP57 And From ACMP58 And From ACMP59 And From ACMP60 And From ACMP61 And From ACMP62 And From ACMP63 And From ACMP64 And From ACMP65 And From ACMP66 And From ACMP67 And From ACMP68 And From ACMP69 And From ACMP70 And From ACMP71 And From ACMP72 And From ACMP73 And From ACMP74 And From ACMP75 And From ACMP76 And From ACMP77 And From ACMP78 And From ACMP79 And From ACMP80 And From ACMP81 And From ACMP82 And From ACMP83 And From ACMP84 And From ACMP85 And From ACMP86 And From ACMP87 And From ACMP88 And From ACMP89 And From ACMP90 And From ACMP91 And From ACMP92 And From ACMP93 And From ACMP94 And From ACMP95 And From","CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST] CC Channel 1 Value, 32 bit wide, [/INST]",0.12608162,0.12608162,0.11319187,0.11319187
nRF52820,List all the fields of TASKS_STOP register from TWIM1 peripheral for nrf52820 microcontroller.,TASKS_STOP,"EVENTS_STOPPED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL.SCL, PSEL.SDA, FREQUENCY, RXD.PTR, RXD.MAXCNT, RXD.AMOUNT, RXD.LIST, TXD.PTR, TXD.MAXCNT, TXD.AMOUNT, TXD.LIST, ADDRESS, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_","EVENTS_STOPPED, EVENTS_RXDSENT, EVENTS_TXDSENT, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL.SCL, PSEL.SDA, FREQUENCY, RXD.PTR, RXD.MAXCNT, RXD.AMOUNT, RXD.LIST, TXD.PTR, TXD.MAXCNT, TXD.AMOUNT, TXD.LIST, ADDRESS, TASKS_STOP, TASKS_STARTRX, TASKS_STARTTX, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_RXDSENT, EVENTS_TXDSENT, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL.SCL, PSEL.SDA, FREQUENCY, RXD.PTR, RXD.MAXCNT, RXD.AMOUNT, RXD.LIST, TXD.PTR, TXD.MAXCNT, TXD.AMOUNT, TXD.LIST, ADDRESS, TASKS_STOP, TASKS_STARTRX, TASKS_STARTTX, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_RXDSENT, EVENTS_TXDSENT, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL.SCL, PSEL.SDA, FREQUENCY, RXD.PTR, RXD.MAXCNT, RXD.AMOUNT, RXD.LIST, TXD.PTR, TXD.MAXCNT, TXD.AMOUNT, TXD.LIST, ADDRESS, TASKS_STOP, TASKS_STARTRX, TASKS_STARTTX, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_RXDSENT, EVENTS_TXDSENT, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EV","EVENTS_STOPPED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL.SCL, PSEL.SDA, FREQUENCY, RXD.PTR, RXD.MAXCNT, RXD.AMOUNT, RXD.LIST, TXD.PTR, TXD.MAXCNT, TXD.AMOUNT, TXD.LIST, ADDRESS, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_DISABLE, TASKS_SUSPEND, TASKS_RESUME, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_STARTTX, TASKS_STARTRX, TASKS_STOPRX, TASKS_STOPTX, TASKS_RXPTREXCLK, TASKS_RXDATAV, TASKS_ENABLE, TASKS_","EVENTS_STOPPED, EVENTS_RXDSENT, EVENTS_TXDSENT, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL.SCL, PSEL.SDA, FREQUENCY, RXD.PTR, RXD.MAXCNT, RXD.AMOUNT, RXD.LIST, TXD.PTR, TXD.MAXCNT, TXD.AMOUNT, TXD.LIST, ADDRESS, TASKS_STOP, TASKS_STARTRX, TASKS_STARTTX, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_RXDSENT, EVENTS_TXDSENT, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL.SCL, PSEL.SDA, FREQUENCY, RXD.PTR, RXD.MAXCNT, RXD.AMOUNT, RXD.LIST, TXD.PTR, TXD.MAXCNT, TXD.AMOUNT, TXD.LIST, ADDRESS, TASKS_STOP, TASKS_STARTRX, TASKS_STARTTX, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_RXDSENT, EVENTS_TXDSENT, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL.SCL, PSEL.SDA, FREQUENCY, RXD.PTR, RXD.MAXCNT, RXD.AMOUNT, RXD.LIST, TXD.PTR, TXD.MAXCNT, TXD.AMOUNT, TXD.LIST, ADDRESS, TASKS_STOP, TASKS_STARTRX, TASKS_STARTTX, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_RXDSENT, EVENTS_TXDSENT, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EV",0.39336473,0.39336473,0.3906046,0.3906046
nRF52820,What is the bit_offset of DOG field from RESETREAS register from POWER peripheral for nrf52820 microcontroller?,1,0x0000000000000040,20,0x0000000000000040,20,0.3523535,0.3523535,0.5279856,0.5279856
nRF52820,List all the fields of ADDRESS register from TWIM0 peripheral for nrf52820 microcontroller.,ADDRESS,"ADDRMASK, ADDR, ADDR0, ADDR1, ADDR2, ADDR3, ADDR4, ADDR5, ADDR6, ADDR7, ADDR8, ADDR9, ADDR10, ADDR11, ADDR12, ADDR13, ADDR14, ADDR15, ADDR16, ADDR17, ADDR18, ADDR19, ADDR20, ADDR21, ADDR22, ADDR23, ADDR24, ADDR25, ADDR26, ADDR27, ADDR28, ADDR29, ADDR30, ADDR31, ADDR32, ADDR33, ADDR34, ADDR35, ADDR36, ADDR37, ADDR38, ADDR39, ADDR40, ADDR41, ADDR42, ADDR43, ADDR44, ADDR45, ADDR46, ADDR47, ADDR48, ADDR49, ADDR50, ADDR51, ADDR52, ADDR53, ADDR54, ADDR55, ADDR56, ADDR57, ADDR58, ADDR59, ADDR60, ADDR61, ADDR62, ADDR63, ADDR64, ADDR65, ADDR66, ADDR67, ADDR68, ADDR69, ADDR70, ADDR71, ADDR72, ADDR73, ADDR74, ADDR75, ADDR76, ADDR77, ADDR78, ADDR79, ADDR80, ADDR81, ADDR82, ADDR83, ADDR84, ADDR85, ADDR86, ADDR87, ADDR88, ADDR89, ADDR90, ADDR91, ADDR92, ADDR93, ADDR94, ADDR95, ADDR96, ADDR97, ADDR98, ADDR99, ADDR100, ADDR101, ADDR102, ADDR103, ADDR104, ADDR105, ADDR106, ADDR107, ADDR108, ADDR109, ADDR110, ADDR111, ADDR112, ADDR113, ADDR114, ADDR115, ADDR116, ADDR117, ADDR118, ADDR119, ADDR120, ADDR121, ADDR122, ADDR123, ADDR124, ADDR125, ADDR126, ADDR127, ADDR128, ADDR129, ADDR130, ADDR131, ADDR132, ADDR133, ADDR134, ADDR135, ADDR136, ADDR137, ADDR138, ADDR139, ADDR140, ADDR141, ADDR142, ADDR143, ADDR144,","ADDR, ADDR0, ADDR1, ADDR2, ADDR3, ADDR4, ADDR5, ADDR6, ADDR7, ADDR8, ADDR9, ADDR10, ADDR11, ADDR12, ADDR13, ADDR14, ADDR15, ADDR16, ADDR17, ADDR18, ADDR19, ADDR20, ADDR21, ADDR22, ADDR23, ADDR24, ADDR25, ADDR26, ADDR27, ADDR28, ADDR29, ADDR30, ADDR31, ADDR32, ADDR33, ADDR34, ADDR35, ADDR36, ADDR37, ADDR38, ADDR39, ADDR40, ADDR41, ADDR42, ADDR43, ADDR44, ADDR45, ADDR46, ADDR47, ADDR48, ADDR49, ADDR50, ADDR51, ADDR52, ADDR53, ADDR54, ADDR55, ADDR56, ADDR57, ADDR58, ADDR59, ADDR60, ADDR61, ADDR62, ADDR63, ADDR64, ADDR65, ADDR66, ADDR67, ADDR68, ADDR69, ADDR70, ADDR71, ADDR72, ADDR73, ADDR74, ADDR75, ADDR76, ADDR77, ADDR78, ADDR79, ADDR80, ADDR81, ADDR82, ADDR83, ADDR84, ADDR85, ADDR86, ADDR87, ADDR88, ADDR89, ADDR90, ADDR91, ADDR92, ADDR93, ADDR94, ADDR95, ADDR96, ADDR97, ADDR98, ADDR99, ADDR100, ADDR101, ADDR102, ADDR103, ADDR104, ADDR105, ADDR106, ADDR107, ADDR108, ADDR109, ADDR110, ADDR111, ADDR112, ADDR113, ADDR114, ADDR115, ADDR116, ADDR117, ADDR118, ADDR119, ADDR120, ADDR121, ADDR122, ADDR123, ADDR124, ADDR125, ADDR126, ADDR127, ADDR128, ADDR129, ADDR130, ADDR131, ADDR132, ADDR133, ADDR134, ADDR135, ADDR136, ADDR137, ADDR138, ADDR139, ADDR140, ADDR141, ADDR142, ADDR143, ADDR144, ADDR145","ADDRMASK, ADDR, ADDR0, ADDR1, ADDR2, ADDR3, ADDR4, ADDR5, ADDR6, ADDR7, ADDR8, ADDR9, ADDR10, ADDR11, ADDR12, ADDR13, ADDR14, ADDR15, ADDR16, ADDR17, ADDR18, ADDR19, ADDR20, ADDR21, ADDR22, ADDR23, ADDR24, ADDR25, ADDR26, ADDR27, ADDR28, ADDR29, ADDR30, ADDR31, ADDR32, ADDR33, ADDR34, ADDR35, ADDR36, ADDR37, ADDR38, ADDR39, ADDR40, ADDR41, ADDR42, ADDR43, ADDR44, ADDR45, ADDR46, ADDR47, ADDR48, ADDR49, ADDR50, ADDR51, ADDR52, ADDR53, ADDR54, ADDR55, ADDR56, ADDR57, ADDR58, ADDR59, ADDR60, ADDR61, ADDR62, ADDR63, ADDR64, ADDR65, ADDR66, ADDR67, ADDR68, ADDR69, ADDR70, ADDR71, ADDR72, ADDR73, ADDR74, ADDR75, ADDR76, ADDR77, ADDR78, ADDR79, ADDR80, ADDR81, ADDR82, ADDR83, ADDR84, ADDR85, ADDR86, ADDR87, ADDR88, ADDR89, ADDR90, ADDR91, ADDR92, ADDR93, ADDR94, ADDR95, ADDR96, ADDR97, ADDR98, ADDR99, ADDR100, ADDR101, ADDR102, ADDR103, ADDR104, ADDR105, ADDR106, ADDR107, ADDR108, ADDR109, ADDR110, ADDR111, ADDR112, ADDR113, ADDR114, ADDR115, ADDR116, ADDR117, ADDR118, ADDR119, ADDR120, ADDR121, ADDR122, ADDR123, ADDR124, ADDR125, ADDR126, ADDR127, ADDR128, ADDR129, ADDR130, ADDR131, ADDR132, ADDR133, ADDR134, ADDR135, ADDR136, ADDR137, ADDR138, ADDR139, ADDR140, ADDR141, ADDR142, ADDR143, ADDR144,","ADDR, ADDR0, ADDR1, ADDR2, ADDR3, ADDR4, ADDR5, ADDR6, ADDR7, ADDR8, ADDR9, ADDR10, ADDR11, ADDR12, ADDR13, ADDR14, ADDR15, ADDR16, ADDR17, ADDR18, ADDR19, ADDR20, ADDR21, ADDR22, ADDR23, ADDR24, ADDR25, ADDR26, ADDR27, ADDR28, ADDR29, ADDR30, ADDR31, ADDR32, ADDR33, ADDR34, ADDR35, ADDR36, ADDR37, ADDR38, ADDR39, ADDR40, ADDR41, ADDR42, ADDR43, ADDR44, ADDR45, ADDR46, ADDR47, ADDR48, ADDR49, ADDR50, ADDR51, ADDR52, ADDR53, ADDR54, ADDR55, ADDR56, ADDR57, ADDR58, ADDR59, ADDR60, ADDR61, ADDR62, ADDR63, ADDR64, ADDR65, ADDR66, ADDR67, ADDR68, ADDR69, ADDR70, ADDR71, ADDR72, ADDR73, ADDR74, ADDR75, ADDR76, ADDR77, ADDR78, ADDR79, ADDR80, ADDR81, ADDR82, ADDR83, ADDR84, ADDR85, ADDR86, ADDR87, ADDR88, ADDR89, ADDR90, ADDR91, ADDR92, ADDR93, ADDR94, ADDR95, ADDR96, ADDR97, ADDR98, ADDR99, ADDR100, ADDR101, ADDR102, ADDR103, ADDR104, ADDR105, ADDR106, ADDR107, ADDR108, ADDR109, ADDR110, ADDR111, ADDR112, ADDR113, ADDR114, ADDR115, ADDR116, ADDR117, ADDR118, ADDR119, ADDR120, ADDR121, ADDR122, ADDR123, ADDR124, ADDR125, ADDR126, ADDR127, ADDR128, ADDR129, ADDR130, ADDR131, ADDR132, ADDR133, ADDR134, ADDR135, ADDR136, ADDR137, ADDR138, ADDR139, ADDR140, ADDR141, ADDR142, ADDR143, ADDR144, ADDR145",0.1693407,0.1693407,0.18680294,0.18680294
nRF52820,What is the size of TASKS_TRIGOVRFLW register from RTC0 peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the bit_width of SENSE field from PIN_CNF[10] register from P0 peripheral for nrf52820 microcontroller?,2,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,16,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,16,0.13665694,0.13665694,0.5123863,0.5123863
nRF52820,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[5] register from EGU5 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[3] register from EGU1 peripheral for nrf52820 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 3 for triggering the corresponding TRIGGERED[3] event,Trigger 3 for triggering the corresponding TRIGGERED[3] event,Trigger 3 for triggering the corresponding TRIGGERED[3] event,Trigger 3 for triggering the corresponding TRIGGERED[3] event,0.72732985,0.72732985,0.72732985,0.72732985
nRF52820,List all the fields of EVENTS_TRIGGERED[11] register from EGU1 peripheral for nrf52820 microcontroller.,EVENTS_TRIGGERED,"0x110 End of RXD buffer reached EVENTS_END 0x118 End of RXD buffer and TXD buffer reached EVENTS_ENDTX 0x120 End of TXD buffer reached EVENTS_STARTED 0x14C Transaction started SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a",0x114 EVENTS_TRIGGERED,"0x110 End of RXD buffer reached EVENTS_END 0x118 End of RXD buffer and TXD buffer reached EVENTS_ENDTX 0x120 End of TXD buffer reached EVENTS_STARTED 0x14C Transaction started SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a",0x114 EVENTS_TRIGGERED,0.23050198,0.23050198,0.7306694,0.7306694
nRF52820,What is the description of PIN2 field from OUTCLR register from P0 peripheral for nrf52820 microcontroller?,Pin 2,PIN2 Output Data Write Task.,Pin 2 Output Clear Tasks.,PIN2 Output Data Write Task.,Pin 2 Output Clear Tasks.,0.565305,0.565305,0.53973997,0.53973997
nRF52820,List all the fields of EVENTS_TRIGGERED[14] register from EGU4 peripheral for nrf52820 microcontroller.,EVENTS_TRIGGERED,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,PINSEL0,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,PINSEL0,0.16485044,0.16485044,0.1475921,0.1475921
nRF52820,What is the bit_width of ORDER field from CONFIG register from SPIM1 peripheral for nrf52820 microcontroller?,1,15,16,15,16,0.48225844,0.48225844,0.4854614,0.4854614
nRF52820,What is the bit_width of ANACK field from ERRORSRC register from TWI1 peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the description of LFCLKSRCCOPY register from CLOCK peripheral for nrf52820 microcontroller?,"Copy of LFCLKSRC register, set when LFCLKSTART task was triggered",LFCLKSRCCOPY register from CLOCK peripheral for nrf52820 microcontroller.,LFCLKSRCCOPY register access information.,LFCLKSRCCOPY register from CLOCK peripheral for nrf52820 microcontroller.,LFCLKSRCCOPY register access information.,0.5076951,0.5076951,0.63041186,0.63041186
nRF52820,What is the bit_offset of COMPARE2 field from INTENCLR register from TIMER2 peripheral for nrf52820 microcontroller?,18,22,24,22,24,0.7479584,0.7479584,0.7388076,0.7388076
nRF52820,What is the bit_offset of ACQUIRED field from INTENCLR register from SPIS0 peripheral for nrf52820 microcontroller?,10,24,24,24,24,0.5860137,0.5860137,0.5860137,0.5860137
nRF52820,What is the bit_width of NRFFW field from NRFFW[9] register from UICR peripheral for nrf52820 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52820,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[1] register from EGU1 peripheral for nrf52820 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,TRIGGERED[1] event generated by triggering the corresponding TRIGGERED[1] task.,Trigger 1 generated by triggering the corresponding TRIGGERED[1] event,TRIGGERED[1] event generated by triggering the corresponding TRIGGERED[1] task.,Trigger 1 generated by triggering the corresponding TRIGGERED[1] event,0.7520874,0.7520874,0.7006424,0.7006424
nRF52820,What is the bit_offset of PULL field from PIN_CNF[16] register from P0 peripheral for nrf52820 microcontroller?,2,24,16,24,16,0.60712874,0.60712874,0.5123863,0.5123863
nRF52820,List all the fields of TASKS_SET[2] register from GPIOTE peripheral for nrf52820 microcontroller.,TASKS_SET,0,"EVENTS_TRIGGERED, EVENTS_READY, EVENTS_RULE, EVENTS_STATUS, EVENTS_PENDING, EVENTS_ENABLE, EVENTS_DISABLE, EVENTS_CLEAR, EVENTS_SET, EVENTS_CLR, EVENTS_TOGGLE, EVENTS_TOP, EVENTS_TOPBOTTOM, EVENTS_TOPADJUST, EVENTS_TOPBOTTOMADJUST, EVENTS_TOPBOTTOMHALF, EVENTS_TOPHALF, EVENTS_TOPHALFA, EVENTS_TOPHALFB, EVENTS_TOPHALFC, EVENTS_TOPHALFD, EVENTS_TOPHALFE, EVENTS_TOPHALFF, EVENTS_TOPHALFG, EVENTS_TOPHALFH, EVENTS_TOPHALFI, EVENTS_TOPHALFJ, EVENTS_TOPHALFK, EVENTS_TOPHALFL, EVENTS_TOPHALFM, EVENTS_TOPHALFN, EVENTS_TOPHALFO, EVENTS_TOPHALFP, EVENTS_TOPHALFQ, EVENTS_TOPHALFR, EVENTS_TOPHALFS, EVENTS_TOPHALFT, EVENTS_TOPHALFU, EVENTS_TOPHALFV, EVENTS_TOPHALFW, EVENTS_TOPHALFX, EVENTS_TOPHALFY, EVENTS_TOPHALFZ, EVENTS_TOPBOTTOM, EVENTS_TOPBOTTOMADJUST, EVENTS_TOPBOTTOMHALF, EVENTS_TOPHALF, EVENTS_TOPHALFA, EVENTS_TOPHALFB, EVENTS_TOPHALFC, EVENTS_TOPHALFD, EVENTS_TOPHALFE, EVENTS_TOPHALFF, EVENTS_TOPHALFG, EVENTS_TOPHALFH, EVENTS_TOPHALFI, EVENTS_TOPHALFJ, EVENTS_TOPHALFK, EVENTS_TOPHALFL, EVENTS_TOPHALFM, EVENTS_TOPHALFN, EVENTS_TOPHALFO, EVENTS_TOPHALFP, EVENTS_TOPHALFQ, EVENTS_TOPHALFR, EVENTS_TOPHALFS, EVENTS_TOPHALFT, EVENTS_TOPHALFU, EVENTS_TOPHALFV, EVENTS_",0,"EVENTS_TRIGGERED, EVENTS_READY, EVENTS_RULE, EVENTS_STATUS, EVENTS_PENDING, EVENTS_ENABLE, EVENTS_DISABLE, EVENTS_CLEAR, EVENTS_SET, EVENTS_CLR, EVENTS_TOGGLE, EVENTS_TOP, EVENTS_TOPBOTTOM, EVENTS_TOPADJUST, EVENTS_TOPBOTTOMADJUST, EVENTS_TOPBOTTOMHALF, EVENTS_TOPHALF, EVENTS_TOPHALFA, EVENTS_TOPHALFB, EVENTS_TOPHALFC, EVENTS_TOPHALFD, EVENTS_TOPHALFE, EVENTS_TOPHALFF, EVENTS_TOPHALFG, EVENTS_TOPHALFH, EVENTS_TOPHALFI, EVENTS_TOPHALFJ, EVENTS_TOPHALFK, EVENTS_TOPHALFL, EVENTS_TOPHALFM, EVENTS_TOPHALFN, EVENTS_TOPHALFO, EVENTS_TOPHALFP, EVENTS_TOPHALFQ, EVENTS_TOPHALFR, EVENTS_TOPHALFS, EVENTS_TOPHALFT, EVENTS_TOPHALFU, EVENTS_TOPHALFV, EVENTS_TOPHALFW, EVENTS_TOPHALFX, EVENTS_TOPHALFY, EVENTS_TOPHALFZ, EVENTS_TOPBOTTOM, EVENTS_TOPBOTTOMADJUST, EVENTS_TOPBOTTOMHALF, EVENTS_TOPHALF, EVENTS_TOPHALFA, EVENTS_TOPHALFB, EVENTS_TOPHALFC, EVENTS_TOPHALFD, EVENTS_TOPHALFE, EVENTS_TOPHALFF, EVENTS_TOPHALFG, EVENTS_TOPHALFH, EVENTS_TOPHALFI, EVENTS_TOPHALFJ, EVENTS_TOPHALFK, EVENTS_TOPHALFL, EVENTS_TOPHALFM, EVENTS_TOPHALFN, EVENTS_TOPHALFO, EVENTS_TOPHALFP, EVENTS_TOPHALFQ, EVENTS_TOPHALFR, EVENTS_TOPHALFS, EVENTS_TOPHALFT, EVENTS_TOPHALFU, EVENTS_TOPHALFV, EVENTS_",0.11710538,0.11710538,0.23583452,0.23583452
nRF52820,What is the size of EVENTS_TRIGGERED[14] register from EGU2 peripheral for nrf52820 microcontroller?,None,0x40015000,32,0x40015000,32,0.26985228,0.26985228,0.43902802,0.43902802
nRF52820,List all the fields of INTENSET register from RNG peripheral for nrf52820 microcontroller.,VALRDY,"RESOLVED, READY, STOPPED, LOCKED, AUTOMODE, LFSR, LFSRRAND, LFSRSEED, LFSRSEEDERR, LFSRSEEDERRCLR, LFSRSEEDERRSET, LFSRSEEDERRTRIG, LFSRSEEDERRTRIGCLR, LFSRSEEDERRTRIGSET, LFSRSEEDERRTRIGTRIG, LFSRSEEDERRTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIG","EVENTS_RDY, EVENTS_DRDY, EVENTS_ERROR, EVENTS_STOPPED, EVENTS_SAMPLERATECHANGED, EVENTS_FIFOWARN, EVENTS_FIFOERROR, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS","RESOLVED, READY, STOPPED, LOCKED, AUTOMODE, LFSR, LFSRRAND, LFSRSEED, LFSRSEEDERR, LFSRSEEDERRCLR, LFSRSEEDERRSET, LFSRSEEDERRTRIG, LFSRSEEDERRTRIGCLR, LFSRSEEDERRTRIGSET, LFSRSEEDERRTRIGTRIG, LFSRSEEDERRTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGCLR, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGSET, LFSRSEEDERRTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIGTRIG, LFSRSEEDERRTRIGTRIGTRIGTRIG","EVENTS_RDY, EVENTS_DRDY, EVENTS_ERROR, EVENTS_STOPPED, EVENTS_SAMPLERATECHANGED, EVENTS_FIFOWARN, EVENTS_FIFOERROR, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS_FIFOBELOWTHRESHOLD, EVENTS_FIFOALMOSTEMPTY, EVENTS_FIFOALMOSTFULL, EVENTS_FIFOFULL, EVENTS_FIFOABOVETHRESHOLD, EVENTS_FIFOUNDTHRESHOLD, EVENTS",0.10514569,0.10514569,0.10247752,0.10247752
nRF52820,List all the fields of EVENTS_TRIGGERED[14] register from EGU0 peripheral for nrf52820 microcontroller.,EVENTS_TRIGGERED,EVENTS_TRIGGERED[14] 0x138 Event number 14 generated by triggering the corresponding TRIGGER[14] task EVENTS_TRIGGERED[15] 0x13C Event number 15 genemted hylriggering the corresponding TRIGGER[15] task mums: (moo Enabwe or disable interrupt INTENSET 0x304 Enabe interrupt INTENCLR 0x308 Disable interrupt,EVENTS_TRIGGERED[14] 0x138 Event number 14 generated by triggering the corresponding TRIGGER[14] task EVENTS_TRIGGERED[15] 0x13C Event number 15 genemted hylriggering the corresponding TRIGGER[15] task mums: (moo Enabwe or disable interrupt INTENSET 0x304 Enabe interrupt INTENCLR 0x308 Disable interrupt,EVENTS_TRIGGERED[14] 0x138 Event number 14 generated by triggering the corresponding TRIGGER[14] task EVENTS_TRIGGERED[15] 0x13C Event number 15 genemted hylriggering the corresponding TRIGGER[15] task mums: (moo Enabwe or disable interrupt INTENSET 0x304 Enabe interrupt INTENCLR 0x308 Disable interrupt,EVENTS_TRIGGERED[14] 0x138 Event number 14 generated by triggering the corresponding TRIGGER[14] task EVENTS_TRIGGERED[15] 0x13C Event number 15 genemted hylriggering the corresponding TRIGGER[15] task mums: (moo Enabwe or disable interrupt INTENSET 0x304 Enabe interrupt INTENCLR 0x308 Disable interrupt,0.5591527,0.5591527,0.5591527,0.5591527
nRF52820,What is the size of EVENTS_TRIGGERED[12] register from EGU2 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the bit_offset of EVENTS_COMPARE field from EVENTS_COMPARE[0] register from TIMER2 peripheral for nrf52820 microcontroller?,0,0x140 + (n  0x4),0x10,0x140 + (n  0x4),0x10,0.4435179,0.4435179,0.6226061,0.6226061
nRF52820,What is the description of CH18 field from CHG[4] register from PPI peripheral for nrf52820 microcontroller?,Include or exclude channel 18,CH18 Channel Select 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Channel 18 Select. Selects which channel to use for event generation. Connects to CH[18] of LENGTH field in TXDSEND event. Connects to CH[18] of LENGTH field in TXDSENT event. Connects to CH[18] of LENGTH field in RXDSEND event. Connects to CH[18] of LENGTH field in RXDSENT event. Connects to CH[18] of LENGTH field in LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects,CH18 Channel Select 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Channel 18 Select. Selects which channel to use for event generation. Connects to CH[18] of LENGTH field in TXDSEND event. Connects to CH[18] of LENGTH field in TXDSENT event. Connects to CH[18] of LENGTH field in RXDSEND event. Connects to CH[18] of LENGTH field in RXDSENT event. Connects to CH[18] of LENGTH field in LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects to CH[18] of LDPRESC field. Connects,0.4355356,0.4355356,0.38035607,0.38035607
nRF52820,What is the address_offset of SHORTS register from USBD peripheral for nrf52820 microcontroller?,0x200,0x200,0x504,0x200,0x504,1.0,1.0,0.6851083,0.6851083
nRF52820,What is the bit_width of CH5 field from CHG[0] register from PPI peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the size of EVENTS_TRIGGERED[3] register from EGU1 peripheral for nrf52820 microcontroller?,None,0x4,32,0x4,32,0.37645102,0.37645102,0.43902802,0.43902802
nRF52820,What is the description of MATCH field from MATCH register from TWIS1 peripheral for nrf52820 microcontroller?,Which of the addresses in {ADDRESS} matched the incoming address,A A A A A A A A,Address match,A A A A A A A A,Address match,0.18263547,0.18263547,0.7579985,0.7579985
nRF52820,What is the size of ENABLE register from UARTE0 peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[0] register from TIMER2 peripheral for nrf52820 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52820,What is the bit_width of TRIGGERED7 field from INTENCLR register from EGU4 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the description of MODE field from MODE register from RADIO peripheral for nrf52820 microcontroller?,Radio data rate and modulation setting. The radio supports frequency-shift keying (FSK) modulation.,MODE AccessField Value ID Value Description A RW ORC Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than,MODE Register Access Field Value MODE AccessField Value Description A RW ORC Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than,MODE AccessField Value ID Value Description A RW ORC Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than,MODE Register Access Field Value MODE AccessField Value Description A RW ORC Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than,0.21875863,0.21875863,0.24757648,0.24757648
nRF52820,What is the description of CUSTOMER[21] register from UICR peripheral for nrf52820 microcontroller?,Description collection: Reserved for customer,Customer information.,Customer information.,Customer information.,Customer information.,0.44670194,0.44670194,0.44670194,0.44670194
nRF52820,What is the description of PSEL field from CONFIG[3] register from GPIOTE peripheral for nrf52820 microcontroller?,"GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and IN[n] event",PIN[n] Pin Select PSEL[n],PIN[3] Pin Select,PIN[n] Pin Select PSEL[n],PIN[3] Pin Select,0.29784194,0.29784194,0.18519816,0.18519816
nRF52820,What is the bit_offset of TXADD4 field from DACNF register from RADIO peripheral for nrf52820 microcontroller?,12,0x14,12,0x14,12,0.48009938,0.48009938,1.0000001,1.0000001
nRF52820,What is the bit_offset of TXDRDY field from INTENSET register from UARTE0 peripheral for nrf52820 microcontroller?,7,25,25,25,25,0.5152401,0.5152401,0.5152401,0.5152401
nRF52820,What is the description of TASKS_STOP field from TASKS_STOP register from CCM peripheral for nrf52820 microcontroller?,Stop encryption/decryption,Stop SPI transaction,Stop SPI transaction,Stop SPI transaction,Stop SPI transaction,0.3266857,0.3266857,0.3266857,0.3266857
nRF52820,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[13] register from EGU5 peripheral for nrf52820 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52820,What is the description of ENDEPIN1 field from INTEN register from USBD peripheral for nrf52820 microcontroller?,Enable or disable interrupt for event ENDEPIN[1],Endpoint IN interrupt 1 generated on this endpoint.,Endpoint IN 1 Interrupt Enable,Endpoint IN interrupt 1 generated on this endpoint.,Endpoint IN 1 Interrupt Enable,0.58089745,0.58089745,0.67374486,0.67374486
nRF52820,What is the bit_offset of PIN13 field from DIRCLR register from P0 peripheral for nrf52820 microcontroller?,13,13,13,13,13,1.0000001,1.0000001,1.0000001,1.0000001
nRF52820,What is the bit_offset of CCASTOPPED field from INTENCLR register from RADIO peripheral for nrf52820 microcontroller?,19,20,25,20,25,0.8037876,0.8037876,0.79868364,0.79868364
nRF52820,What is the description of PSEL field from CONFIG[5] register from GPIOTE peripheral for nrf52820 microcontroller?,"GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and IN[n] event",PSEL.SDA,PIN5 PSEL,PSEL.SDA,PIN5 PSEL,0.06589064,0.06589064,0.13472983,0.13472983
nRF52820,What is the description of BREQUEST register from USBD peripheral for nrf52820 microcontroller?,"SETUP data, byte 1, bRequest",BREQUEST,BREQUEST,BREQUEST,BREQUEST,0.58415884,0.58415884,0.58415884,0.58415884
nRF52820,What is the size of ERRORSRC register from TWIM1 peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,List all the fields of LEDPRE register from QDEC peripheral for nrf52820 microcontroller.,LEDPRE,0x548,"PERIOD, LEDPOL, LEDTYPE, LEDPOLARITY, LEDTYPEPOLARITY, LEDTYPEPOLARITYPOLARITY, LEDTYPEPOLARITYPOLARITYPOLARITY, LEDTYPEPOLARITYPOLARITYPOLARITYPOLARITY, LEDTYPEPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITY, LEDTYPEPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYP",0x548,"PERIOD, LEDPOL, LEDTYPE, LEDPOLARITY, LEDTYPEPOLARITY, LEDTYPEPOLARITYPOLARITY, LEDTYPEPOLARITYPOLARITYPOLARITY, LEDTYPEPOLARITYPOLARITYPOLARITYPOLARITY, LEDTYPEPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITY, LEDTYPEPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYPOLARITYP",0.14507496,0.14507496,0.38201624,0.38201624
nRF52820,What is the bit_offset of PIN25 field from DIRCLR register from P0 peripheral for nrf52820 microcontroller?,25,25,25,25,25,0.99999994,0.99999994,0.99999994,0.99999994
nRF52820,What is the description of PSEL field from PSEL register from COMP peripheral for nrf52820 microcontroller?,Analog pin select,Pin select,Pin select,Pin select,Pin select,0.728495,0.728495,0.728495,0.728495
nRF52820,List all the fields of TASKS_TRIGGER[2] register from EGU3 peripheral for nrf52820 microcontroller.,TASKS_TRIGGER,"0x004, 0x008, 0x014, 0x018, 0x024, 0x030, 0x034, 0x038, 0x03c, 0x100, 0x104, 0x108, 0x10c, 0x110, 0x114, 0x118, 0x11c, 0x120, 0x124, 0x128, 0x130, 0x134, 0x138, 0x13c, 0x300, 0x304, 0x308, 0x30c, 0x310, 0x314, 0x318, 0x31c, 0x320, 0x324, 0x328, 0x330, 0x334, 0x338, 0x33c, 0x340, 0x344, 0x348, 0x34c, 0x350, 0x354, 0x358, 0x35c, 0x360, 0x364, 0x368, 0x36c, 0x370, 0x374, 0x378, 0x37c, 0x380, 0x384, 0x388, 0x38c, 0x390, 0x394, 0x398, 0x39c, 0x3a0, 0x3a4, 0x3a8, 0x3ac, 0x3b0, 0x3b4, 0x3b8, 0x3bc, 0x3c0, 0x3c4, 0x3c8, 0x3cc, 0x3d0, 0x3d4, 0x3d8, 0x3dc, 0x3e0, 0x3e4, 0x3e8, 0x3ec, 0x3f0, 0x3f4, 0x3f8, 0x3fc, 0x400, 0x404, 0x408, 0x40c, 0x410, 0x414, 0x418, 0x41c, 0x420, 0x424, 0x428, 0x42c, 0x430, 0x434, 0x438, 0x43c, 0x440, 0x444, 0x448, 0x44c, 0x450, 0x454, 0x458, 0x4","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","0x004, 0x008, 0x014, 0x018, 0x024, 0x030, 0x034, 0x038, 0x03c, 0x100, 0x104, 0x108, 0x10c, 0x110, 0x114, 0x118, 0x11c, 0x120, 0x124, 0x128, 0x130, 0x134, 0x138, 0x13c, 0x300, 0x304, 0x308, 0x30c, 0x310, 0x314, 0x318, 0x31c, 0x320, 0x324, 0x328, 0x330, 0x334, 0x338, 0x33c, 0x340, 0x344, 0x348, 0x34c, 0x350, 0x354, 0x358, 0x35c, 0x360, 0x364, 0x368, 0x36c, 0x370, 0x374, 0x378, 0x37c, 0x380, 0x384, 0x388, 0x38c, 0x390, 0x394, 0x398, 0x39c, 0x3a0, 0x3a4, 0x3a8, 0x3ac, 0x3b0, 0x3b4, 0x3b8, 0x3bc, 0x3c0, 0x3c4, 0x3c8, 0x3cc, 0x3d0, 0x3d4, 0x3d8, 0x3dc, 0x3e0, 0x3e4, 0x3e8, 0x3ec, 0x3f0, 0x3f4, 0x3f8, 0x3fc, 0x400, 0x404, 0x408, 0x40c, 0x410, 0x414, 0x418, 0x41c, 0x420, 0x424, 0x428, 0x42c, 0x430, 0x434, 0x438, 0x43c, 0x440, 0x444, 0x448, 0x44c, 0x450, 0x454, 0x458, 0x4","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN",0.061495155,0.061495155,0.011540787,0.011540787
nRF52820,What is the bit_width of CH6 field from CHEN register from PPI peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the description of RXDRDY field from INTENCLR register from UARTE0 peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event RXDRDY,RXDRDY event generated from RXD.,Data received in RXD (but potentially not yet transferred to Data RAM),RXDRDY event generated from RXD.,Data received in RXD (but potentially not yet transferred to Data RAM),0.5845757,0.5845757,0.2545631,0.2545631
nRF52820,What is the bit_width of EVENTS_READ field from EVENTS_READ register from TWIS0 peripheral for nrf52820 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52820,What is the bit_width of INPUT field from PIN_CNF[22] register from P0 peripheral for nrf52820 microcontroller?,1,0x10,1,0x10,1,0.39627868,0.39627868,1.0,1.0
nRF52820,What is the description of PIN8 field from LATCH register from P0 peripheral for nrf52820 microcontroller?,Status on whether PIN8 has met criteria set in PIN_CNF8.SENSE register. Write '1' to clear.,0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PIN8 Latched State Value 0: Disabled 1: LDETECT 3: LDETECT 0: Default 0 1: Default 1 2: LDETECT 0: Default 0 3: LDETECT 1: Default 0 4: LDETECT 0: Default 0 5: LDETECT 0: Default 0 6: LDETECT 0: Default 0 7: LDETECT 0: Default 0 8: LDETECT 0: Default 0 9: LDETECT 0: Default 0 10: LDETECT 0: Default 0 11: LDETECT 0: Default 0 12: LDETECT 0: Default 0 13: LDETECT 0: Default 0 14: LDETECT 0: Default 0 15: LDETECT 0: Default 0 16: LDETECT 0: Default 0 17: LDETECT 0: Default 0 18: LDETECT 0: Default 0 19: LDETECT 0: Default 0 20: LDETECT 0: Default 0 21: LDETECT 0: Default 0 22: LDETECT 0: Default 0 23: LDETECT 0: Default 0 24: LDETECT 0: Default 0 25: LDETECT 0: Default 0 26: LDETECT 0: Default 0 27: LDETECT 0: Default 0 28: LDETECT 0: Default 0 29: LDETECT 0: Default 0 30: LDETECT 0: Default 0 31: LDETECT 0: Default 0 32: LDETECT 0: Default 0 33: LDETECT 0: Default 0 34: LDETECT 0: Default 0 35: LDETECT 0: Default 0 36: LDETECT 0: Default 0 37: LDETECT 0: Default 0 38: LDETECT 0: Default 0 39: LDETECT 0: Default 0 40: LDETECT 0: Default 0 41: LDETECT 0: Default 0 42: LDETECT 0: Default 0 43: LDETECT 0: Default 0 44: LDETECT 0: Default 0 45: LDETECT 0: Default 0 46: LDETECT 0: Default 0 47: LDETECT 0: Default 0 48: LDETECT 0: Default 0 49: LDETECT 0: Default 0 50: LDETECT 0: Default 0 51: LDETECT 0: Default 0 52: LDETECT 0: Default 0 53: LDETECT 0: Default 0 54: LDETECT,0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PIN8 Latched State Value 0: Disabled 1: LDETECT 3: LDETECT 0: Default 0 1: Default 1 2: LDETECT 0: Default 0 3: LDETECT 1: Default 0 4: LDETECT 0: Default 0 5: LDETECT 0: Default 0 6: LDETECT 0: Default 0 7: LDETECT 0: Default 0 8: LDETECT 0: Default 0 9: LDETECT 0: Default 0 10: LDETECT 0: Default 0 11: LDETECT 0: Default 0 12: LDETECT 0: Default 0 13: LDETECT 0: Default 0 14: LDETECT 0: Default 0 15: LDETECT 0: Default 0 16: LDETECT 0: Default 0 17: LDETECT 0: Default 0 18: LDETECT 0: Default 0 19: LDETECT 0: Default 0 20: LDETECT 0: Default 0 21: LDETECT 0: Default 0 22: LDETECT 0: Default 0 23: LDETECT 0: Default 0 24: LDETECT 0: Default 0 25: LDETECT 0: Default 0 26: LDETECT 0: Default 0 27: LDETECT 0: Default 0 28: LDETECT 0: Default 0 29: LDETECT 0: Default 0 30: LDETECT 0: Default 0 31: LDETECT 0: Default 0 32: LDETECT 0: Default 0 33: LDETECT 0: Default 0 34: LDETECT 0: Default 0 35: LDETECT 0: Default 0 36: LDETECT 0: Default 0 37: LDETECT 0: Default 0 38: LDETECT 0: Default 0 39: LDETECT 0: Default 0 40: LDETECT 0: Default 0 41: LDETECT 0: Default 0 42: LDETECT 0: Default 0 43: LDETECT 0: Default 0 44: LDETECT 0: Default 0 45: LDETECT 0: Default 0 46: LDETECT 0: Default 0 47: LDETECT 0: Default 0 48: LDETECT 0: Default 0 49: LDETECT 0: Default 0 50: LDETECT 0: Default 0 51: LDETECT 0: Default 0 52: LDETECT 0: Default 0 53: LDETECT 0: Default 0 54: LDETECT,0.1899936,0.1899936,0.38279292,0.38279292
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[0] register from EGU1 peripheral for nrf52820 microcontroller?,0,0x00000000,0x00000000,0x00000000,0x00000000,0.58084786,0.58084786,0.58084786,0.58084786
nRF52820,What is the description of CONFIG register from NVMC peripheral for nrf52820 microcontroller?,Configuration register,Configuration register.,Configuration register.,Configuration register.,Configuration register.,0.90829957,0.90829957,0.90829957,0.90829957
nRF52820,What is the description of RXDRDY field from INTEN register from UARTE0 peripheral for nrf52820 microcontroller?,Enable or disable interrupt for event RXDRDY,Data received in RXD (but potentially not yet transferred to Data RAM),Data received in RXD (but potentially not yet transferred to Data RAM) EVENTS_RXDRDY,Data received in RXD (but potentially not yet transferred to Data RAM),Data received in RXD (but potentially not yet transferred to Data RAM) EVENTS_RXDRDY,0.29507744,0.29507744,0.47112554,0.47112554
nRF52820,What is the description of TASKS_RESUME field from TASKS_RESUME register from TWIS0 peripheral for nrf52820 microcontroller?,Resume TWI transaction,Resume SPI transaction,Resume SPI transaction,Resume SPI transaction,Resume SPI transaction,0.646048,0.646048,0.646048,0.646048
nRF52820,What is the description of ENDTX field from INTENCLR register from UARTE0 peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event ENDTX,Transmitter idle. Set to 1 when the transmitter is ready to accept more data. Cleared by the TXPTR.,End of TX buffer [2] interrupt enable.,Transmitter idle. Set to 1 when the transmitter is ready to accept more data. Cleared by the TXPTR.,End of TX buffer [2] interrupt enable.,0.23906401,0.23906401,0.5168164,0.5168164
nRF52820,List all the fields of ACCDBLREAD register from QDEC peripheral for nrf52820 microcontroller.,ACCDBLREAD,"SAMPLEPER, SAMPLE, REPORTPER, REPORTRDY, ACCOF, DBLRDY, STOPPED, LEDPOL, ACCREAD, ACC, ACCDBL, SAMPLECLR, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCL","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, LASTTX, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LAST","SAMPLEPER, SAMPLE, REPORTPER, REPORTRDY, ACCOF, DBLRDY, STOPPED, LEDPOL, ACCREAD, ACC, ACCDBL, SAMPLECLR, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCLRDBL, READCLRACC, RDCL","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, LASTTX, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LASTTXDATS, LAST",0.3588347,0.3588347,0.14655352,0.14655352
nRF52820,What is the bit_offset of TRIGGERED4 field from INTENSET register from EGU4 peripheral for nrf52820 microcontroller?,4,24,28,24,28,0.67227113,0.67227113,0.5567951,0.5567951
nRF52820,What is the bit_width of NRFFW field from NRFFW[7] register from UICR peripheral for nrf52820 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52820,What is the bit_offset of PORT field from INTENSET register from GPIOTE peripheral for nrf52820 microcontroller?,31,25,24,25,24,0.7407342,0.7407342,0.694528,0.694528
nRF52820,What is the size of CC[1] register from TIMER1 peripheral for nrf52820 microcontroller?,None,0x20,32,0x20,32,0.3911847,0.3911847,0.43902802,0.43902802
nRF52820,What is the bit_width of EVENTS_PHYEND field from EVENTS_PHYEND register from RADIO peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the bit_offset of RXSTARTED field from INTENSET register from TWIM1 peripheral for nrf52820 microcontroller?,19,0x14c,0x14c,0x14c,0x14c,0.3271373,0.3271373,0.3271373,0.3271373
nRF52820,What is the bit_width of CH26 field from CHG[0] register from PPI peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,List all the fields of LATCH register from P0 peripheral for nrf52820 microcontroller.,"PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31","EVIN0, EVIN1, EVIN2, EVIN3, EVOUT0, EVOUT1, EVOUT2, EVOUT3, PULLEN0, PULLEN1, PULLEN2, PULLEN3, SENSE0, SENSE1, SENSE2, SENSE3, SLEW0, SLEW1, SLEW2, SLEW3, SENSE, SLEW, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, P","EVENTS_TXDSENT, EVENTS_RXDSENT, EVENTS_TXFERRI, EVENTS_RXFERRI, EVENTS_TXFULL, EVENTS_TXEMPTY, EVENTS_TXTHRES, EVENTS_TXOF, EVENTS_RXDATAV, EVENTS_RXOF, EVENTS_RXFULL, EVENTS_RXIDLE, EVENTS_RXBL, EVENTS_RXCRCERROR, EVENTS_RX[0]OVERFLOW, EVENTS_RX[1]OVERFLOW, EVENTS_RX[2]OVERFLOW, EVENTS_RX[3]OVERFLOW, EVENTS_RX[4]OVERFLOW, EVENTS_RX[5]OVERFLOW, EVENTS_RX[6]OVERFLOW, EVENTS_RX[7]OVERFLOW, EVENTS_RX[8]OVERFLOW, EVENTS_RX[9]OVERFLOW, EVENTS_RX[10]OVERFLOW, EVENTS_RX[11]OVERFLOW, EVENTS_RX[12]OVERFLOW, EVENTS_RX[13]OVERFLOW, EVENTS_RX[14]OVERFLOW, EVENTS_RX[15]OVERFLOW, EVENTS_RX[16]OVERFLOW, EVENTS_RX[17]OVERFLOW, EVENTS_RX[18]OVERFLOW, EVENTS_RX[19]OVERFLOW, EVENTS_RX[20]OVERFLOW, EVENTS_RX[21]OVERFLOW, EVENTS_RX[22]OVERFLOW, EVENTS_RX[23]OVERFLOW, EVENTS_RX[24]OVERFLOW, EVENTS_RX[25]OVERFLOW, EVENTS_RX[26]OVERFLOW, EVENTS_RX[27]OVERFLOW, EVENTS_RX[28]OVERFLOW, EVENTS_RX[29]OVERFLOW, EVENTS_RX[30]OVERFLOW, EVENTS_RX[31]OVERFLOW, EVENTS_RX[32]OVERFLOW, EVENTS_RX[33]OVERFLOW, EVENTS_RX[34]OVERFLOW, EVENTS_RX[35]OVERFLOW, EVENTS_RX[36]OVERFLOW, EVENTS_RX[37]OVERFLOW, EVENTS_RX[38]OVERFLOW, EVENTS_RX[39]OVERFLOW, EVENT","EVIN0, EVIN1, EVIN2, EVIN3, EVOUT0, EVOUT1, EVOUT2, EVOUT3, PULLEN0, PULLEN1, PULLEN2, PULLEN3, SENSE0, SENSE1, SENSE2, SENSE3, SLEW0, SLEW1, SLEW2, SLEW3, SENSE, SLEW, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, PULLEN, P","EVENTS_TXDSENT, EVENTS_RXDSENT, EVENTS_TXFERRI, EVENTS_RXFERRI, EVENTS_TXFULL, EVENTS_TXEMPTY, EVENTS_TXTHRES, EVENTS_TXOF, EVENTS_RXDATAV, EVENTS_RXOF, EVENTS_RXFULL, EVENTS_RXIDLE, EVENTS_RXBL, EVENTS_RXCRCERROR, EVENTS_RX[0]OVERFLOW, EVENTS_RX[1]OVERFLOW, EVENTS_RX[2]OVERFLOW, EVENTS_RX[3]OVERFLOW, EVENTS_RX[4]OVERFLOW, EVENTS_RX[5]OVERFLOW, EVENTS_RX[6]OVERFLOW, EVENTS_RX[7]OVERFLOW, EVENTS_RX[8]OVERFLOW, EVENTS_RX[9]OVERFLOW, EVENTS_RX[10]OVERFLOW, EVENTS_RX[11]OVERFLOW, EVENTS_RX[12]OVERFLOW, EVENTS_RX[13]OVERFLOW, EVENTS_RX[14]OVERFLOW, EVENTS_RX[15]OVERFLOW, EVENTS_RX[16]OVERFLOW, EVENTS_RX[17]OVERFLOW, EVENTS_RX[18]OVERFLOW, EVENTS_RX[19]OVERFLOW, EVENTS_RX[20]OVERFLOW, EVENTS_RX[21]OVERFLOW, EVENTS_RX[22]OVERFLOW, EVENTS_RX[23]OVERFLOW, EVENTS_RX[24]OVERFLOW, EVENTS_RX[25]OVERFLOW, EVENTS_RX[26]OVERFLOW, EVENTS_RX[27]OVERFLOW, EVENTS_RX[28]OVERFLOW, EVENTS_RX[29]OVERFLOW, EVENTS_RX[30]OVERFLOW, EVENTS_RX[31]OVERFLOW, EVENTS_RX[32]OVERFLOW, EVENTS_RX[33]OVERFLOW, EVENTS_RX[34]OVERFLOW, EVENTS_RX[35]OVERFLOW, EVENTS_RX[36]OVERFLOW, EVENTS_RX[37]OVERFLOW, EVENTS_RX[38]OVERFLOW, EVENTS_RX[39]OVERFLOW, EVENT",0.5785595,0.5785595,0.45667285,0.45667285
nRF52820,What is the bit_offset of READY field from EVENTCAUSE register from USBD peripheral for nrf52820 microcontroller?,11,0x15,0x18,0x15,0x18,0.43962783,0.43962783,0.4012134,0.4012134
nRF52820,What is the bit_width of TRIGGERED3 field from INTENCLR register from EGU2 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the address_offset of RR[5] register from WDT peripheral for nrf52820 microcontroller?,0x614,0x614,0x514,0x614,0x514,1.0,1.0,0.6786804,0.6786804
nRF52820,What is the description of RXD register from SPI1 peripheral for nrf52820 microcontroller?,RXD register,RXD.PTR 0x534 Data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes transferred in the last transaction RXD.LIST 0x540 EasyDMA list type TXD.PTR 0x544 Data pointer TXD.MAXCNT 0x548 Number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transferred in the last transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register ORC 0x5C0 Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when,"RXD Register, Accessed by SPI Master During Transmission.",RXD.PTR 0x534 Data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes transferred in the last transaction RXD.LIST 0x540 EasyDMA list type TXD.PTR 0x544 Data pointer TXD.MAXCNT 0x548 Number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transferred in the last transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register ORC 0x5C0 Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when,"RXD Register, Accessed by SPI Master During Transmission.",0.4074589,0.4074589,0.7296816,0.7296816
nRF52820,What is the address_offset of RXCRC register from RADIO peripheral for nrf52820 microcontroller?,0x40c,0x51c,0x104,0x51c,0x104,0.7527369,0.7527369,0.6624068,0.6624068
nRF52820,What is the description of NRFFW[9] register from UICR peripheral for nrf52820 microcontroller?,Description collection: Reserved for Nordic firmware design,TIMINGSPECIFICATION,EVENTS_READY register from UICR peripheral for nrf52820 microcontroller.,TIMINGSPECIFICATION,EVENTS_READY register from UICR peripheral for nrf52820 microcontroller.,0.15271959,0.15271959,0.2111941,0.2111941
nRF52820,What is the bit_width of EVENTS_TIMEOUT field from EVENTS_TIMEOUT register from WDT peripheral for nrf52820 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[4] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x100 + (n  0x4),0x100,0x100 + (n  0x4),0x100,0.4611929,0.4611929,0.63574564,0.63574564
nRF52820,List all the fields of DEVICEADDR[1] register from FICR peripheral for nrf52820 microcontroller.,DEVICEADDR,"ADDR, DEVICEADDR, ADDRMASK, ADDRMASKMASK, ADDRMASKMASKMASK, ADDRMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK","PART, VARIANT, NETWORK, ADDRESS, MASK, STARTEP, STOPEP, STARTADDR, STOPADDR, STARTEN, STOPEN, LENGTH, ADDRTYPE, SIGNRDY, SIGNACTIVE, SIGNSEL, SIGNRXDATA, SIGNTXDATA, SIGNRXACKDATA, SIGNTXACKDATA, SIGNRXADDR, SIGNTXADDR, SIGNRXDATAMAX, SIGNTXDATAMAX, SIGNRXDATAMIN, SIGNTXDATAMIN, SIGNRXADDRMAX, SIGNTXADDRMAX, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRX","ADDR, DEVICEADDR, ADDRMASK, ADDRMASKMASK, ADDRMASKMASKMASK, ADDRMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK, ADDRMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASKMASK","PART, VARIANT, NETWORK, ADDRESS, MASK, STARTEP, STOPEP, STARTADDR, STOPADDR, STARTEN, STOPEN, LENGTH, ADDRTYPE, SIGNRDY, SIGNACTIVE, SIGNSEL, SIGNRXDATA, SIGNTXDATA, SIGNRXACKDATA, SIGNTXACKDATA, SIGNRXADDR, SIGNTXADDR, SIGNRXDATAMAX, SIGNTXDATAMAX, SIGNRXDATAMIN, SIGNTXDATAMIN, SIGNRXADDRMAX, SIGNTXADDRMAX, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRMSB, SIGNTXADDRMSB, SIGNRXDATAMSB, SIGNTXDATAMSB, SIGNRXDATALSB, SIGNTXDATALSB, SIGNRXADDRLS, SIGNTXADDRLS, SIGNRX",0.41871306,0.41871306,0.2339103,0.2339103
nRF52820,What is the size of TASKS_TRIGGER[7] register from EGU3 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,List all the fields of TASKS_SUSPEND register from TWI0 peripheral for nrf52820 microcontroller.,TASKS_SUSPEND,"START, STOP, SUSPEND, RESUME, SHUTDOWN, FORMAT, STARTRX, STARTTX, NEXTTX, STOPRX, DISABLE, RXTO, TXTO, RXSTART, TXSTART, RXSTOP, TXSTOP, RXACK, TXACK, RXDIS, TXDIS, RXBLOCK, TXBLOCK, RXUNDER, TXUNDER, RXOVER, TXOVER, RXFULL, TXFULL, RXFREE, TXFREE, RXDATAV, TXDATAV, RXPTR, TXPTR, RXBCST, TXBCST, RXBL, TXBL, RXDRV, TXDRV, RXORUN, TXORUN, RXNOTEMPTY, TXNOTFULL, RXHFULL, TXHFULL, RXDATA, TXDATA, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC,","POINTER, PRESCALER, CMD, STOP, FORCE, DISABLE, SUSPEND, RESUME, STARTTX, STARTRX, STOPPED, ERROR, BB, LASTRX, LASTTX, RXDSENT, TXDSENT, RXACT, TXACT, RXDATAREADY, TXDATAREADY, RXFULL, TXFULL, RXBLOCKDATA, TXBLDATA, RXCMPLT, TXCMPLT, RXBLOCK, TXBLOCK, RXBERR, TXBERR, RXOVER, TXOVER, RXFERR, TXFERR, RXPERR, TXPERR, RXABRT, TXABRT, ARBLOSS, SUSPENDED, RXDATA, TXDATA, RXDATAV, TXDATAV, RXPTR, TXPTR, RXCOUNT, TXCOUNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT","START, STOP, SUSPEND, RESUME, SHUTDOWN, FORMAT, STARTRX, STARTTX, NEXTTX, STOPRX, DISABLE, RXTO, TXTO, RXSTART, TXSTART, RXSTOP, TXSTOP, RXACK, TXACK, RXDIS, TXDIS, RXBLOCK, TXBLOCK, RXUNDER, TXUNDER, RXOVER, TXOVER, RXFULL, TXFULL, RXFREE, TXFREE, RXDATAV, TXDATAV, RXPTR, TXPTR, RXBCST, TXBCST, RXBL, TXBL, RXDRV, TXDRV, RXORUN, TXORUN, RXNOTEMPTY, TXNOTFULL, RXHFULL, TXHFULL, RXDATA, TXDATA, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC,","POINTER, PRESCALER, CMD, STOP, FORCE, DISABLE, SUSPEND, RESUME, STARTTX, STARTRX, STOPPED, ERROR, BB, LASTRX, LASTTX, RXDSENT, TXDSENT, RXACT, TXACT, RXDATAREADY, TXDATAREADY, RXFULL, TXFULL, RXBLOCKDATA, TXBLDATA, RXCMPLT, TXCMPLT, RXBLOCK, TXBLOCK, RXBERR, TXBERR, RXOVER, TXOVER, RXFERR, TXFERR, RXPERR, TXPERR, RXABRT, TXABRT, ARBLOSS, SUSPENDED, RXDATA, TXDATA, RXDATAV, TXDATAV, RXPTR, TXPTR, RXCOUNT, TXCOUNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT",0.16069053,0.16069053,0.119163014,0.119163014
nRF52820,What is the bit_offset of ERROR field from INTEN register from TWIM1 peripheral for nrf52820 microcontroller?,9,22,22,22,22,0.5235529,0.5235529,0.5235529,0.5235529
nRF52820,What is the address_offset of EVENTS_ENDRX register from SPIM1 peripheral for nrf52820 microcontroller?,0x110,0x10c,0x110,0x10c,0x110,0.7898266,0.7898266,1.0000001,1.0000001
nRF52820,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[14] register from EGU3 peripheral for nrf52820 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52820,What is the description of TRIGGERED8 field from INTEN register from EGU4 peripheral for nrf52820 microcontroller?,Enable or disable interrupt for event TRIGGERED[8],"EVENTACT, EVENTEN, PULLEN, EDGE, THRES, INV, MODE, ACTIVEONLEVELCHANGE, ACTIVEONLEVELLOW, ACTIVEONLEVELHIGH, ACTIVEONBOTHLEVELCHANGE, ACTIVEONBOTHLEVELLOW, ACTIVEONBOTHLEVELHIGH, SEL, STOP, START, STOPPED, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNN",Triggered EasyDMA Channel 8 Interrupt Enable.,"EVENTACT, EVENTEN, PULLEN, EDGE, THRES, INV, MODE, ACTIVEONLEVELCHANGE, ACTIVEONLEVELLOW, ACTIVEONLEVELHIGH, ACTIVEONBOTHLEVELCHANGE, ACTIVEONBOTHLEVELLOW, ACTIVEONBOTHLEVELHIGH, SEL, STOP, START, STOPPED, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNNING, RUNN",Triggered EasyDMA Channel 8 Interrupt Enable.,0.22110164,0.22110164,0.64237577,0.64237577
nRF52820,What is the bit_width of ISOIN field from EPINEN register from USBD peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[1] register from EGU3 peripheral for nrf52820 microcontroller?,1,32,128,32,128,0.49268645,0.49268645,0.4895569,0.4895569
nRF52820,List all the fields of DIR register from P0 peripheral for nrf52820 microcontroller.,"PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31",0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.13968338,0.13968338,0.13968338,0.13968338
nRF52820,What is the description of EVENTS_COMPARE[3] register from RTC1 peripheral for nrf52820 microcontroller?,Description collection: Compare event on CC[n] match,0x14C Compare event on CC[3] match,0x14C Compare event on CC[3] match,0x14C Compare event on CC[3] match,0x14C Compare event on CC[3] match,0.71039736,0.71039736,0.71039736,0.71039736
nRF52820,List all the fields of CUSTOMER[7] register from UICR peripheral for nrf52820 microcontroller.,CUSTOMER,"ERASEALL, ERASEALLBEHAVIOR, ERASEALLPERMISSIONS, ERASEALLBLOCKDIAGRAM, ERASEALLCORECOMPONENTS, ERASEALLCPU, ERASEALLCPUPERMISSIONS, ERASEALLCPUELECTRICALSPECIFICATION, ERASEALLCPUWRITEACCESS, ERASEALLCPUWRITEACCESSPERMISSIONS, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCP","EVENTS_TAPD, EVENTS_TAPF, EVENTS_TAPH, EVENTS_TAPJ, EVENTS_TAPK, EVENTS_TAPL, EVENTS_TAPM, EVENTS_TAPN, EVENTS_TAPO, EVENTS_TAPP, EVENTS_TAPQ, EVENTS_TAPR, EVENTS_TAPS, EVENTS_TAPT, EVENTS_TAPU, EVENTS_TAPV, EVENTS_TAPW, EVENTS_TAPX, EVENTS_TAPY, EVENTS_TAPZ, EVENTS_TAPY, EVENTS_TAPX, EVENTS_TAPW, EVENTS_TAPV, EVENTS_TAPU, EVENTS_TAPT, EVENTS_TAPS, EVENTS_TAPR, EVENTS_TAPQ, EVENTS_TAPP, EVENTS_TAPO, EVENTS_TAPN, EVENTS_TAPM, EVENTS_TAPL, EVENTS_TAPK, EVENTS_TAPJ, EVENTS_TAPI, EVENTS_TAPH, EVENTS_TAPG, EVENTS_TAPF, EVENTS_TAPE, EVENTS_TAPD, EVENTS_TAPC, EVENTS_TAPB, EVENTS_TAPA, EVENTS_TAP9, EVENTS_TAP8, EVENTS_TAP7, EVENTS_TAP6, EVENTS_TAP5, EVENTS_TAP4, EVENTS_TAP3, EVENTS_TAP2, EVENTS_TAP1, EVENTS_TAP0, EVENTS_GPIOTE, EVENTS_TIMER0, EVENTS_TIMER1, EVENTS_TIMER2, EVENTS_TIMER3, EVENTS_RTC, EVENTS_USART0, EVENTS_USART1, EVENTS_USART2, EVENTS_USART3, EVENTS_DSU, EVENTS_NVMC, EVENTS_ADC, EVENTS_PPI, EVENTS_PWM0, EVENTS_PWM1, EVENTS_PWM2, EVENTS_PWM3, EVENTS_PDM, EVENTS_I2S, EVENTS_IPC, EVENTS_CRYPTO, EVENTS_PDMC, EVENTS_GPIO, EVENTS_POWER, EVENTS_USBREG, EVENTS_USB, EVENTS_RNG, EVENTS_QSPI0, EVENTS_QSPI1, EVENTS","ERASEALL, ERASEALLBEHAVIOR, ERASEALLPERMISSIONS, ERASEALLBLOCKDIAGRAM, ERASEALLCORECOMPONENTS, ERASEALLCPU, ERASEALLCPUPERMISSIONS, ERASEALLCPUELECTRICALSPECIFICATION, ERASEALLCPUWRITEACCESS, ERASEALLCPUWRITEACCESSPERMISSIONS, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCPUWRITEACCESSBLOCKDIAGRAM, ERASEALLCP","EVENTS_TAPD, EVENTS_TAPF, EVENTS_TAPH, EVENTS_TAPJ, EVENTS_TAPK, EVENTS_TAPL, EVENTS_TAPM, EVENTS_TAPN, EVENTS_TAPO, EVENTS_TAPP, EVENTS_TAPQ, EVENTS_TAPR, EVENTS_TAPS, EVENTS_TAPT, EVENTS_TAPU, EVENTS_TAPV, EVENTS_TAPW, EVENTS_TAPX, EVENTS_TAPY, EVENTS_TAPZ, EVENTS_TAPY, EVENTS_TAPX, EVENTS_TAPW, EVENTS_TAPV, EVENTS_TAPU, EVENTS_TAPT, EVENTS_TAPS, EVENTS_TAPR, EVENTS_TAPQ, EVENTS_TAPP, EVENTS_TAPO, EVENTS_TAPN, EVENTS_TAPM, EVENTS_TAPL, EVENTS_TAPK, EVENTS_TAPJ, EVENTS_TAPI, EVENTS_TAPH, EVENTS_TAPG, EVENTS_TAPF, EVENTS_TAPE, EVENTS_TAPD, EVENTS_TAPC, EVENTS_TAPB, EVENTS_TAPA, EVENTS_TAP9, EVENTS_TAP8, EVENTS_TAP7, EVENTS_TAP6, EVENTS_TAP5, EVENTS_TAP4, EVENTS_TAP3, EVENTS_TAP2, EVENTS_TAP1, EVENTS_TAP0, EVENTS_GPIOTE, EVENTS_TIMER0, EVENTS_TIMER1, EVENTS_TIMER2, EVENTS_TIMER3, EVENTS_RTC, EVENTS_USART0, EVENTS_USART1, EVENTS_USART2, EVENTS_USART3, EVENTS_DSU, EVENTS_NVMC, EVENTS_ADC, EVENTS_PPI, EVENTS_PWM0, EVENTS_PWM1, EVENTS_PWM2, EVENTS_PWM3, EVENTS_PDM, EVENTS_I2S, EVENTS_IPC, EVENTS_CRYPTO, EVENTS_PDMC, EVENTS_GPIO, EVENTS_POWER, EVENTS_USBREG, EVENTS_USB, EVENTS_RNG, EVENTS_QSPI0, EVENTS_QSPI1, EVENTS",0.024211172,0.024211172,0.12540102,0.12540102
nRF52820,What is the bit_width of BREAK field from ERRORSRC register from UART0 peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,List all the fields of PRESCALER register from TIMER3 peripheral for nrf52820 microcontroller.,PRESCALER,24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234,"PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER,",24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234,"PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER, PRESCALER,",0.084566936,0.084566936,0.49067658,0.49067658
nRF52820,What is the bit_width of COMPARE4_STOP field from SHORTS register from TIMER0 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the size of TASKS_TRIGGER[12] register from EGU4 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the bit_width of TRIGGERED9 field from INTEN register from EGU0 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the bit_offset of CH26 field from CHG[2] register from PPI peripheral for nrf52820 microcontroller?,26,26,26,26,26,1.0,1.0,1.0,1.0
nRF52820,What is the description of TASKS_TRIGGER[9] register from EGU5 peripheral for nrf52820 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TASKS_TRIGGER[9] Trigger n for triggering the corresponding TRIGGERED[n] event,TASKS_TRIGGER[9] Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TASKS_TRIGGER[9] Trigger n for triggering the corresponding TRIGGERED[n] event,TASKS_TRIGGER[9] Trigger n for triggering the corresponding TRIGGERED[n] event,0.62832403,0.62832403,0.6181693,0.6181693
nRF52820,What is the description of CH23 field from CHENCLR register from PPI peripheral for nrf52820 microcontroller?,Channel 23 enable clear register.  Writing '0' has no effect,Channel 23 Enable Clear Register Access Field Value ID Value Description A R SRC Source of HFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,Channel 23 Enable Clear,Channel 23 Enable Clear Register Access Field Value ID Value Description A R SRC Source of HFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,Channel 23 Enable Clear,0.539801,0.539801,0.7557274,0.7557274
nRF52820,What is the bit_offset of TXSTOPPED field from INTEN register from UARTE0 peripheral for nrf52820 microcontroller?,22,30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30,25,30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30,25,0.16439837,0.16439837,0.72854793,0.72854793
nRF52820,What is the description of TRIGGERED4 field from INTENCLR register from EGU3 peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[4],Triggered Interrupt 4 Enable. Write 1 to Enable Interrupt 4. Write 0 to Disable Interrupt 4. TRIGGERED4 is RD/WR. Default State is 0. 0 - Interrupt is disabled. 1 - Interrupt is enabled. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt,"Triggered interrupt 4 Enable. Writing 0 disables interrupt, writing 1 enables interrupt. An event activates a pin and potentially [EOUT] if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the [EOUT] pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin",Triggered Interrupt 4 Enable. Write 1 to Enable Interrupt 4. Write 0 to Disable Interrupt 4. TRIGGERED4 is RD/WR. Default State is 0. 0 - Interrupt is disabled. 1 - Interrupt is enabled. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt. 0x00000000 - Default State. 0x00000001 - Enable Interrupt,"Triggered interrupt 4 Enable. Writing 0 disables interrupt, writing 1 enables interrupt. An event activates a pin and potentially [EOUT] if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the [EOUT] pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin is configured to do so. Reading this register returns the state of ENACTIVITY field from EVENTS register. 0 is disabled, 1 is enabled. The bit is cleared by writing 1, set by writing 0. The bit is read as 0 during the first two clocks following a 1 written to ENACTIVITY. The bit is read as 1 during the EOUT pulse. An event activates a pin and potentially sets EOUT if the Pin",0.61075246,0.61075246,0.57940984,0.57940984
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[15] register from EGU2 peripheral for nrf52820 microcontroller?,0,0x00000000,0x00000001,0x00000000,0x00000001,0.58084786,0.58084786,0.56888604,0.56888604
nRF52820,What is the size of INTENSET register from COMP peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the bit_offset of DAP field from DAP[7] register from RADIO peripheral for nrf52820 microcontroller?,0,0x700 + (n  0x4),28,0x700 + (n  0x4),28,0.44432274,0.44432274,0.4157711,0.4157711
nRF52820,What is the bit_width of TICK field from INTENCLR register from RTC0 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the bit_width of DOWN field from INTEN register from COMP peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[5] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100,0.3871085,0.3871085,0.63574564,0.63574564
nRF52820,What is the bit_width of WINDEXH field from WINDEXH register from USBD peripheral for nrf52820 microcontroller?,8,10,10,10,10,0.70526737,0.70526737,0.70526737,0.70526737
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[6] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x00000006 * 0x4 + 0x10000000 + 0x100000000 + 0x1000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x1000,0x00000006,0x00000006 * 0x4 + 0x10000000 + 0x100000000 + 0x1000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x1000,0x00000006,0.3079127,0.3079127,0.5509286,0.5509286
nRF52820,What is the bit_offset of EVENTS_SUSPENDED field from EVENTS_SUSPENDED register from TWI0 peripheral for nrf52820 microcontroller?,0,0x00000000 ID AccessField Value ID A RW EVENTS_SUSPENDED NotGenerated Generated 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0,0x00000000 ID AccessField Value ID A RW EVENTS_SUSPENDED NotGenerated Generated 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0,0.20637211,0.20637211,1.0000001,1.0000001
nRF52820,What is the bit_width of DAP field from DAP[3] register from RADIO peripheral for nrf52820 microcontroller?,16,16,1,16,1,1.0,1.0,0.4854614,0.4854614
nRF52820,What is the description of ENDEPIN0 field from INTEN register from USBD peripheral for nrf52820 microcontroller?,Enable or disable interrupt for event ENDEPIN[0],Endpoint IN interrupt 0 Enable 0x500 Enable Endpoint IN interrupt 1 Enable 0x504 Enable Endpoint IN interrupt 2 Enable 0x508 Enable Endpoint IN interrupt 3 Enable 0x50c Enable Endpoint IN interrupt 4 Enable 0x510 Enable Endpoint IN interrupt 5 Enable 0x514 Enable Endpoint IN interrupt 6 Enable 0x518 Enable Endpoint IN interrupt 7 Enable 0x51c Enable Endpoint IN interrupt 8 Enable 0x520 Enable Endpoint IN interrupt 9 Enable 0x524 Enable Endpoint IN interrupt 10 Enable 0x528 Enable Endpoint IN interrupt 11 Enable 0x52c Enable Endpoint IN interrupt 12 Enable 0x530 Enable Endpoint IN interrupt 13 Enable 0x534 Enable Endpoint IN interrupt 14 Enable 0x538 Enable Endpoint IN interrupt 15 Enable 0x53c Enable Endpoint IN interrupt 16 Enable 0x540 Enable Endpoint IN interrupt 17 Enable 0x544 Enable Endpoint IN interrupt 18 Enable 0x548 Enable Endpoint IN interrupt 19 Enable 0x54c Enable Endpoint IN interrupt 20 Enable 0x550 Enable Endpoint IN interrupt 21 Enable 0x554 Enable Endpoint IN interrupt 22 Enable 0x558 Enable Endpoint IN interrupt 23 Enable 0x55c Enable Endpoint IN interrupt 24 Enable 0x560 Enable Endpoint IN interrupt 25 Enable 0x564 Enable Endpoint IN interrupt 26 Enable 0x568 Enable Endpoint IN interrupt 27 Enable 0x56c Enable Endpoint IN interrupt 28 Enable 0x570 Enable Endpoint IN interrupt 29 Enable 0x574 Enable Endpoint IN interrupt 30 Enable 0x578 Enable Endpoint IN interrupt 31 Enable 0x57c Enable Endpoint IN interrupt 32 Enable 0x580 Enable Endpoint IN interrupt 33 Enable 0x584 Enable Endpoint IN interrupt 34 Enable 0x588 Enable Endpoint IN interrupt 35 Enable 0x58c Enable Endpoint IN interrupt 36 Enable 0x590 Enable Endpoint IN interrupt 37 Enable 0x594 Enable Endpoint IN interrupt 38 Enable 0x598 Enable Endpoint IN interrupt 39 Enable 0x59c Enable Endpoint IN interrupt 40 Enable 0x5a0 Enable Endpoint IN interrupt 41 Enable 0x5a4 Enable Endpoint IN interrupt 42 Enable 0x5a8 Enable Endpoint IN interrupt 43 Enable 0x5ac Enable Endpoint IN interrupt 44 Enable 0x5b0 Enable Endpoint IN interrupt 45 Enable 0x5b,Endpoint IN 0 Interrupt Enable,Endpoint IN interrupt 0 Enable 0x500 Enable Endpoint IN interrupt 1 Enable 0x504 Enable Endpoint IN interrupt 2 Enable 0x508 Enable Endpoint IN interrupt 3 Enable 0x50c Enable Endpoint IN interrupt 4 Enable 0x510 Enable Endpoint IN interrupt 5 Enable 0x514 Enable Endpoint IN interrupt 6 Enable 0x518 Enable Endpoint IN interrupt 7 Enable 0x51c Enable Endpoint IN interrupt 8 Enable 0x520 Enable Endpoint IN interrupt 9 Enable 0x524 Enable Endpoint IN interrupt 10 Enable 0x528 Enable Endpoint IN interrupt 11 Enable 0x52c Enable Endpoint IN interrupt 12 Enable 0x530 Enable Endpoint IN interrupt 13 Enable 0x534 Enable Endpoint IN interrupt 14 Enable 0x538 Enable Endpoint IN interrupt 15 Enable 0x53c Enable Endpoint IN interrupt 16 Enable 0x540 Enable Endpoint IN interrupt 17 Enable 0x544 Enable Endpoint IN interrupt 18 Enable 0x548 Enable Endpoint IN interrupt 19 Enable 0x54c Enable Endpoint IN interrupt 20 Enable 0x550 Enable Endpoint IN interrupt 21 Enable 0x554 Enable Endpoint IN interrupt 22 Enable 0x558 Enable Endpoint IN interrupt 23 Enable 0x55c Enable Endpoint IN interrupt 24 Enable 0x560 Enable Endpoint IN interrupt 25 Enable 0x564 Enable Endpoint IN interrupt 26 Enable 0x568 Enable Endpoint IN interrupt 27 Enable 0x56c Enable Endpoint IN interrupt 28 Enable 0x570 Enable Endpoint IN interrupt 29 Enable 0x574 Enable Endpoint IN interrupt 30 Enable 0x578 Enable Endpoint IN interrupt 31 Enable 0x57c Enable Endpoint IN interrupt 32 Enable 0x580 Enable Endpoint IN interrupt 33 Enable 0x584 Enable Endpoint IN interrupt 34 Enable 0x588 Enable Endpoint IN interrupt 35 Enable 0x58c Enable Endpoint IN interrupt 36 Enable 0x590 Enable Endpoint IN interrupt 37 Enable 0x594 Enable Endpoint IN interrupt 38 Enable 0x598 Enable Endpoint IN interrupt 39 Enable 0x59c Enable Endpoint IN interrupt 40 Enable 0x5a0 Enable Endpoint IN interrupt 41 Enable 0x5a4 Enable Endpoint IN interrupt 42 Enable 0x5a8 Enable Endpoint IN interrupt 43 Enable 0x5ac Enable Endpoint IN interrupt 44 Enable 0x5b0 Enable Endpoint IN interrupt 45 Enable 0x5b,Endpoint IN 0 Interrupt Enable,0.4882469,0.4882469,0.71830946,0.71830946
nRF52820,What is the size of FREQUENCY register from SPI0 peripheral for nrf52820 microcontroller?,32,266,32,266,32,0.5921728,0.5921728,0.9999999,0.9999999
nRF52820,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[4] register from EGU5 peripheral for nrf52820 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED 0x104 SPI transaction has triggered EVENTS_WRITE 0x168 Write command received EVENTS_STOPPED 0x104 SPI transaction has stopped EVENTS_ENDRX 0x110 End of RXD buffer reached EVENTS_END 0x118 End of RXD buffer and TXD buffer reached EVENTS_STARTED 0x14C Transaction started SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x500 Enable SPIM PSEL.SCK 0x508 Pin select for SCK PSEL.MOSI 0x50C Pin select for MOSI signal PSEL.MISO 0x510 Pin select for MISO signal FREQUENCY 0x524 SPI frequency. Accuracy depends on the HFCLK source selected. RXD.PTR 0x534 Data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes transferred in the last transaction RXD.LIST 0x540 EasyDMA list type TXD.PTR 0x544 Data pointer TXD.MAXCNT 0x548 Number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transferred in the last transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register ORC 0x5C0 Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when,TRIGGERED EVENTS_TRIGGERED[4] Generated by TRIGGER[4] task.,EVENTS_TRIGGERED 0x104 SPI transaction has triggered EVENTS_WRITE 0x168 Write command received EVENTS_STOPPED 0x104 SPI transaction has stopped EVENTS_ENDRX 0x110 End of RXD buffer reached EVENTS_END 0x118 End of RXD buffer and TXD buffer reached EVENTS_STARTED 0x14C Transaction started SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x500 Enable SPIM PSEL.SCK 0x508 Pin select for SCK PSEL.MOSI 0x50C Pin select for MOSI signal PSEL.MISO 0x510 Pin select for MISO signal FREQUENCY 0x524 SPI frequency. Accuracy depends on the HFCLK source selected. RXD.PTR 0x534 Data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes transferred in the last transaction RXD.LIST 0x540 EasyDMA list type TXD.PTR 0x544 Data pointer TXD.MAXCNT 0x548 Number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transferred in the last transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register ORC 0x5C0 Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when,TRIGGERED EVENTS_TRIGGERED[4] Generated by TRIGGER[4] task.,0.29448247,0.29448247,0.72799134,0.72799134
nRF52820,What is the description of POF field from POFCON register from POWER peripheral for nrf52820 microcontroller?,Enable or disable power failure warning,POF Configuration.,Power Failure Action Configuration.,POF Configuration.,Power Failure Action Configuration.,0.1321677,0.1321677,0.6659672,0.6659672
nRF52820,What is the size of TASKS_STOP register from TWIS0 peripheral for nrf52820 microcontroller?,32,0x14,32,0x14,32,0.4515474,0.4515474,0.9999999,0.9999999
nRF52820,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[2] register from EGU0 peripheral for nrf52820 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,Trigger 2 for mggering the corresponding TRIGGERED[2] event,TRIGGERED[2] event,Trigger 2 for mggering the corresponding TRIGGERED[2] event,TRIGGERED[2] event,0.57609,0.57609,0.5055362,0.5055362
nRF52820,What is the bit_offset of PIN4 field from LATCH register from P0 peripheral for nrf52820 microcontroller?,4,4,12,4,12,1.0,1.0,0.6974304,0.6974304
nRF52820,What is the description of INPUT field from PIN_CNF[5] register from P0 peripheral for nrf52820 microcontroller?,Connect or disconnect input buffer,Input configuration,Input buffer configuration.,Input configuration,Input buffer configuration.,0.43551153,0.43551153,0.6273226,0.6273226
nRF52820,What is the address_offset of ISOSPLIT register from USBD peripheral for nrf52820 microcontroller?,0x51c,0x518,0x1000 + (n  0x4),0x518,0x1000 + (n  0x4),0.89000344,0.89000344,0.5096353,0.5096353
nRF52820,What is the bit_width of COMPARE2 field from INTENCLR register from RTC0 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the address_offset of CHENCLR register from PPI peripheral for nrf52820 microcontroller?,0x508,0x508,0x508,0x508,0x508,1.0,1.0,1.0,1.0
nRF52820,What is the size of SEMSTAT register from SPIS0 peripheral for nrf52820 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
nRF52820,What is the description of DEVICEADDR field from DEVICEADDR[0] register from FICR peripheral for nrf52820 microcontroller?,48 bit device address,Device Address n AccessField Value ID Value Description A RW DEVICEADDR Device address n Device address n Access Field Value ID Value Description A RW ADDRMODE Address mode of operation 0 No addressing 1 10-bit addressing 2 11-bit addressing 3 16-bit addressing B RW ADDRPREFIX Address prefix 0 No address prefix 1 10-bit address prefix 2 11-bit address prefix 3 16-bit address prefix B RW ADDRTYPE Address type 0 No address type 1 10-bit address type 2 11-bit address type 3 16-bit address type B RW ADDRENCODE Address encoding 0 No address encoding 1 10-bit address encoding 2 11-bit address encoding 3 16-bit address encoding,Device Address 0 Device Address 1 Device Address 2 Device Address 3 Device Address 4 Device Address 5 Device Address 6 Device Address 7 Device Address 8 Device Address 9 Device Address 10 Device Address 11 Device Address 12 Device Address 13 Device Address 14 Device Address 15 Device Address 16 Device Address 17 Device Address 18 Device Address 19 Device Address 20 Device Address 21 Device Address 22 Device Address 23 Device Address 24 Device Address 25 Device Address 26 Device Address 27 Device Address 28 Device Address 29 Device Address 30 Device Address 31 Device Address 0 N NORDIC' SimcoNnucvou,Device Address n AccessField Value ID Value Description A RW DEVICEADDR Device address n Device address n Access Field Value ID Value Description A RW ADDRMODE Address mode of operation 0 No addressing 1 10-bit addressing 2 11-bit addressing 3 16-bit addressing B RW ADDRPREFIX Address prefix 0 No address prefix 1 10-bit address prefix 2 11-bit address prefix 3 16-bit address prefix B RW ADDRTYPE Address type 0 No address type 1 10-bit address type 2 11-bit address type 3 16-bit address type B RW ADDRENCODE Address encoding 0 No address encoding 1 10-bit address encoding 2 11-bit address encoding 3 16-bit address encoding,Device Address 0 Device Address 1 Device Address 2 Device Address 3 Device Address 4 Device Address 5 Device Address 6 Device Address 7 Device Address 8 Device Address 9 Device Address 10 Device Address 11 Device Address 12 Device Address 13 Device Address 14 Device Address 15 Device Address 16 Device Address 17 Device Address 18 Device Address 19 Device Address 20 Device Address 21 Device Address 22 Device Address 23 Device Address 24 Device Address 25 Device Address 26 Device Address 27 Device Address 28 Device Address 29 Device Address 30 Device Address 31 Device Address 0 N NORDIC' SimcoNnucvou,0.49924463,0.49924463,0.48995835,0.48995835
nRF52820,List all the fields of TASKS_START register from TIMER2 peripheral for nrf52820 microcontroller.,TASKS_START,"0x004, 0x008, 0x00c, 0x010, 0x014, 0x018, 0x01c, 0x020, 0x024, 0x028, 0x02c, 0x030, 0x034, 0x038, 0x03c, 0x040, 0x044, 0x048, 0x04c, 0x050, 0x054, 0x058, 0x05c, 0x060, 0x064, 0x068, 0x06c, 0x070, 0x074, 0x078, 0x07c, 0x080, 0x084, 0x088, 0x08c, 0x090, 0x094, 0x098, 0x09c, 0x0a0, 0x0a4, 0x0a8, 0x0ac, 0x0b0, 0x0b4, 0x0b8, 0x0bc, 0x0c0, 0x0c4, 0x0c8, 0x0cc, 0x0d0, 0x0d4, 0x0d8, 0x0dc, 0x0e0, 0x0e4, 0x0e8, 0x0ec, 0x0f0, 0x0f4, 0x0f8, 0x0fc, 0x100, 0x104, 0x108, 0x10c, 0x110, 0x114, 0x118, 0x11c, 0x120, 0x124, 0x128, 0x12c, 0x130, 0x134, 0x138, 0x13c, 0x140, 0x144, 0x148, 0x14c, 0x150, 0x154, 0x158, 0x15c, 0x160, 0x164, 0x168, 0x16c, 0x170, 0x174, 0x178, 0x17c, 0x180, 0x184, 0x188, 0x18c, 0x190, 0x194, 0x198, 0x19c, 0x1a0, 0x1a4, 0x1a8, 0x1ac, 0x1b0, 0x1b4, 0x1b8, 0x1bc",TASKS_START,"0x004, 0x008, 0x00c, 0x010, 0x014, 0x018, 0x01c, 0x020, 0x024, 0x028, 0x02c, 0x030, 0x034, 0x038, 0x03c, 0x040, 0x044, 0x048, 0x04c, 0x050, 0x054, 0x058, 0x05c, 0x060, 0x064, 0x068, 0x06c, 0x070, 0x074, 0x078, 0x07c, 0x080, 0x084, 0x088, 0x08c, 0x090, 0x094, 0x098, 0x09c, 0x0a0, 0x0a4, 0x0a8, 0x0ac, 0x0b0, 0x0b4, 0x0b8, 0x0bc, 0x0c0, 0x0c4, 0x0c8, 0x0cc, 0x0d0, 0x0d4, 0x0d8, 0x0dc, 0x0e0, 0x0e4, 0x0e8, 0x0ec, 0x0f0, 0x0f4, 0x0f8, 0x0fc, 0x100, 0x104, 0x108, 0x10c, 0x110, 0x114, 0x118, 0x11c, 0x120, 0x124, 0x128, 0x12c, 0x130, 0x134, 0x138, 0x13c, 0x140, 0x144, 0x148, 0x14c, 0x150, 0x154, 0x158, 0x15c, 0x160, 0x164, 0x168, 0x16c, 0x170, 0x174, 0x178, 0x17c, 0x180, 0x184, 0x188, 0x18c, 0x190, 0x194, 0x198, 0x19c, 0x1a0, 0x1a4, 0x1a8, 0x1ac, 0x1b0, 0x1b4, 0x1b8, 0x1bc",TASKS_START,0.08543791,0.08543791,1.0000001,1.0000001
nRF52820,What is the size of EVENTS_COMPARE[3] register from TIMER2 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the bit_offset of EVENTS_RXTO field from EVENTS_RXTO register from UART0 peripheral for nrf52820 microcontroller?,0,0x144,12,0x144,12,0.582264,0.582264,0.43830746,0.43830746
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[12] register from EGU3 peripheral for nrf52820 microcontroller?,0,0x00000004),0x0000000c,0x00000004),0x0000000c,0.6036481,0.6036481,0.57968175,0.57968175
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[10] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x00000004,0x00000002,0x00000004,0x00000002,0.57949173,0.57949173,0.55011487,0.55011487
nRF52820,What is the size of INTEN register from USBD peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the description of COMPARE4 field from INTENCLR register from TIMER1 peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event COMPARE[4],Disable Interrupt,Compare4 Interrupt Disable,Disable Interrupt,Compare4 Interrupt Disable,0.6329947,0.6329947,0.7582838,0.7582838
nRF52820,What is the bit_width of STATLEN field from PCNF1 register from RADIO peripheral for nrf52820 microcontroller?,8,8,16,8,16,1.0,1.0,0.70901346,0.70901346
nRF52820,What is the description of CC[4] register from TIMER3 peripheral for nrf52820 microcontroller?,Description collection: Capture/Compare register n,CC Channel 4 Register Access Address 0x10c00004 4463_156 v1.4,CC0_CC register from TIMER3 peripheral for nrf52820 microcontroller.,CC Channel 4 Register Access Address 0x10c00004 4463_156 v1.4,CC0_CC register from TIMER3 peripheral for nrf52820 microcontroller.,0.18745546,0.18745546,0.19764566,0.19764566
nRF52820,What is the bit_offset of CH12 field from CHENCLR register from PPI peripheral for nrf52820 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001
nRF52820,What is the bit_offset of DEVMISS field from INTENSET register from RADIO peripheral for nrf52820 microcontroller?,6,222,222,222,222,0.45056388,0.45056388,0.45056388,0.45056388
nRF52820,List all the fields of TASKS_OUT[6] register from GPIOTE peripheral for nrf52820 microcontroller.,TASKS_OUT,"CONFIGPIN, CONFIGPOLARITY, CONFIGPSEL, CONFIGPEN, CONFIGEN, CONFIGCLR, CONFIGSET, CONFIGINV, CONFIGWE, CONFIGPULSE, CONFIGPULSETIMEOUT, CONFIGPULSEPEN, CONFIGPULSECLR, CONFIGPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR,","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","CONFIGPIN, CONFIGPOLARITY, CONFIGPSEL, CONFIGPEN, CONFIGEN, CONFIGCLR, CONFIGSET, CONFIGINV, CONFIGWE, CONFIGPULSE, CONFIGPULSETIMEOUT, CONFIGPULSEPEN, CONFIGPULSECLR, CONFIGPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR, CONFIGPULSEPULSESET, CONFIGPULSEINV, CONFIGPULSEWE, CONFIGPULSEPULSETIMEOUT, CONFIGPULSEPULSEPEN, CONFIGPULSEPULSECLR,","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN",0.17506084,0.17506084,0.113665715,0.113665715
nRF52820,What is the description of BITMODE register from TIMER2 peripheral for nrf52820 microcontroller?,Configure the number of bits used by the TIMER,"0x508 BITMODE CONFIGURE TIMER BITMODE, PERIOD, COMPARE, NEXT, CC, CCBUF, PER, DEC, CNT, TOP, BOTTOM, TOPBOTTOM, CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, CC16, CC17, CC18, CC19, CC20, CC21, CC22, CC23, CC24, CC25, CC26, CC27, CC28, CC29, CC30, CC31, CC32, CC33, CC34, CC35, CC36, CC37, CC38, CC39, CC40, CC41, CC42, CC43, CC44, CC45, CC46, CC47, CC48, CC49, CC50, CC51, CC52, CC53, CC54, CC55, CC56, CC57, CC58, CC59, CC60, CC61, CC62, CC63, CC64, CC65, CC66, CC67, CC68, CC69, CC70, CC71, CC72, CC73, CC74, CC75, CC76, CC77, CC78, CC79, CC80, CC81, CC82, CC83, CC84, CC85, CC86, CC87, CC88, CC89, CC90, CC91, CC92, CC93, CC94, CC95, CC96, CC97, CC98, CC99, CC100, CC101, CC102, CC103, CC104, CC105, CC106, CC107, CC108, CC109, CC110, CC111, CC112, CC113, CC114, CC115, CC116, CC117, CC118, CC119, CC120, CC121, CC122, CC123, CC124, CC125, CC126, CC127, CC128, CC129, CC130, CC131, CC132, CC133, CC134, CC135, CC136, CC137, CC138, CC139, CC140, CC141, CC142, CC143, CC144, CC145, CC146, CC147, CC148, CC149, CC150, CC151, CC152, CC153, CC154, CC155, CC156, CC157, CC158, CC159, CC160, CC161, CC162, CC",BITMODE CONFIGURATION REGISTER.,"0x508 BITMODE CONFIGURE TIMER BITMODE, PERIOD, COMPARE, NEXT, CC, CCBUF, PER, DEC, CNT, TOP, BOTTOM, TOPBOTTOM, CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, CC16, CC17, CC18, CC19, CC20, CC21, CC22, CC23, CC24, CC25, CC26, CC27, CC28, CC29, CC30, CC31, CC32, CC33, CC34, CC35, CC36, CC37, CC38, CC39, CC40, CC41, CC42, CC43, CC44, CC45, CC46, CC47, CC48, CC49, CC50, CC51, CC52, CC53, CC54, CC55, CC56, CC57, CC58, CC59, CC60, CC61, CC62, CC63, CC64, CC65, CC66, CC67, CC68, CC69, CC70, CC71, CC72, CC73, CC74, CC75, CC76, CC77, CC78, CC79, CC80, CC81, CC82, CC83, CC84, CC85, CC86, CC87, CC88, CC89, CC90, CC91, CC92, CC93, CC94, CC95, CC96, CC97, CC98, CC99, CC100, CC101, CC102, CC103, CC104, CC105, CC106, CC107, CC108, CC109, CC110, CC111, CC112, CC113, CC114, CC115, CC116, CC117, CC118, CC119, CC120, CC121, CC122, CC123, CC124, CC125, CC126, CC127, CC128, CC129, CC130, CC131, CC132, CC133, CC134, CC135, CC136, CC137, CC138, CC139, CC140, CC141, CC142, CC143, CC144, CC145, CC146, CC147, CC148, CC149, CC150, CC151, CC152, CC153, CC154, CC155, CC156, CC157, CC158, CC159, CC160, CC161, CC162, CC",BITMODE CONFIGURATION REGISTER.,0.5328328,0.5328328,0.39254606,0.39254606
nRF52820,What is the size of CUSTOMER[4] register from UICR peripheral for nrf52820 microcontroller?,None,0x2000 4000,32,0x2000 4000,32,0.2979309,0.2979309,0.43902802,0.43902802
nRF52820,What is the description of READY field from READY register from NVMC peripheral for nrf52820 microcontroller?,NVMC is ready or busy,NVMC cannot accept any write operation Ready,A R READY NVMC can accept a new write operation Busy 0 NVMC cannot accept any write operation Ready 1 NVMC is ready,NVMC cannot accept any write operation Ready,A R READY NVMC can accept a new write operation Busy 0 NVMC cannot accept any write operation Ready 1 NVMC is ready,0.6063679,0.6063679,0.6477448,0.6477448
nRF52820,What is the bit_width of OVERFLOW field from STATUS register from SPIS0 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the description of DEVMISS field from INTENCLR register from RADIO peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event DEVMISS,Devmode missed interrupt clear register.,Devmode missed interrupt clear register.,Devmode missed interrupt clear register.,Devmode missed interrupt clear register.,0.43087384,0.43087384,0.43087384,0.43087384
nRF52820,What is the bit_offset of TRIGGERED12 field from INTENSET register from EGU3 peripheral for nrf52820 microcontroller?,12,0x304,12,0x304,12,0.31506386,0.31506386,1.0000001,1.0000001
nRF52820,What is the bit_offset of ENDISOOUT field from INTENSET register from USBD peripheral for nrf52820 microcontroller?,20,0x514,20,0x514,20,0.29439494,0.29439494,0.99999994,0.99999994
nRF52820,What is the bit_width of ADDRPTR field from ADDRPTR register from AAR peripheral for nrf52820 microcontroller?,32,12,16,12,16,0.6645521,0.6645521,0.69824684,0.69824684
nRF52820,What is the description of POLARITY field from CONFIG[2] register from GPIOTE peripheral for nrf52820 microcontroller?,When In task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event.,POLARITY of GPIOTE peripheral.,Polarity of Pin 2 Select.,POLARITY of GPIOTE peripheral.,Polarity of Pin 2 Select.,-0.024310641,-0.024310641,0.08928238,0.08928238
nRF52820,List all the fields of EVENTS_ENDRX register from SPIM0 peripheral for nrf52820 microcontroller.,EVENTS_ENDRX,0x10C EVENTS_ENDRX 0x110 EVENTS_END 0x118 EVENTS_ENDTX 0x120 EVENTS_STARTED 0x14C EVENTS_SOF 0x150 EVENTS_USBEVENT 0x158 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x164 EVENTS_EPDATA 0x168 EVENTS_EPDATA 0x16C EVENTS_EPDATA 0x170 EVENTS_EPDATA 0x174 EVENTS_EPDATA 0x178 EVENTS_EPDATA 0x17C EVENTS_EPDATA 0x180 EVENTS_EPDATA 0x184 EVENTS_EPDATA 0x188 EVENTS_EPDATA 0x18C EVENTS_EPDATA 0x190 EVENTS_EPDATA 0x194 EVENTS_EPDATA 0x198 EVENTS_EPDATA 0x19C EVENTS_EPDATA 0x1A0 EVENTS_EPDATA 0x1A4 EVENTS_EPDATA 0x1A8 EVENTS_EPDATA 0x1AC EVENTS_EPDATA 0x1B0 EVENTS_EPDATA 0x1B4 EVENTS_EPDATA 0x1B8 EVENTS_EPDATA 0x1BC EVENTS_EPDATA 0x1C0 EVENTS_EPDATA 0x1C4 EVENTS_EPDATA 0x1C8 EVENTS_EPDATA 0x1CC EVENTS_EPDATA 0x1D0 EVENTS_EPDATA 0x1D4 EVENTS_EPDATA 0x1D8 EVENTS_EPDATA 0x1DC EVENTS_EPDATA 0x1E0 EVENTS_EPDATA 0x1E4 EVENTS_EPDATA 0x1E8 EVENTS_EPDATA 0x1EC EVENTS_EPDATA 0x1F0 EVENTS_EPDATA 0x1F4 EVENTS_EPDATA 0x1F8 EVENTS_EPDATA 0x1FC EVENTS_EPDATA 0x200 EVENTS_EPDATA 0x204 EVENTS_EPDATA 0x208 EVENTS_EPDATA 0x20C EVENTS_EPDATA 0x210 EVENTS_EPDATA 0x214 EVENTS_EPDATA 0x218 EVENTS_EPDATA 0x21C EVENTS_EPDATA 0x220 EVENTS_EPDATA 0x224 EVENTS_EPDATA 0x228 EVENTS_EPDATA 0x22C EVENTS_EPDATA 0x23,EVENTS_ENDRX,0x10C EVENTS_ENDRX 0x110 EVENTS_END 0x118 EVENTS_ENDTX 0x120 EVENTS_STARTED 0x14C EVENTS_SOF 0x150 EVENTS_USBEVENT 0x158 EVENTS_EPDATA 0x160 EVENTS_EPDATA 0x164 EVENTS_EPDATA 0x168 EVENTS_EPDATA 0x16C EVENTS_EPDATA 0x170 EVENTS_EPDATA 0x174 EVENTS_EPDATA 0x178 EVENTS_EPDATA 0x17C EVENTS_EPDATA 0x180 EVENTS_EPDATA 0x184 EVENTS_EPDATA 0x188 EVENTS_EPDATA 0x18C EVENTS_EPDATA 0x190 EVENTS_EPDATA 0x194 EVENTS_EPDATA 0x198 EVENTS_EPDATA 0x19C EVENTS_EPDATA 0x1A0 EVENTS_EPDATA 0x1A4 EVENTS_EPDATA 0x1A8 EVENTS_EPDATA 0x1AC EVENTS_EPDATA 0x1B0 EVENTS_EPDATA 0x1B4 EVENTS_EPDATA 0x1B8 EVENTS_EPDATA 0x1BC EVENTS_EPDATA 0x1C0 EVENTS_EPDATA 0x1C4 EVENTS_EPDATA 0x1C8 EVENTS_EPDATA 0x1CC EVENTS_EPDATA 0x1D0 EVENTS_EPDATA 0x1D4 EVENTS_EPDATA 0x1D8 EVENTS_EPDATA 0x1DC EVENTS_EPDATA 0x1E0 EVENTS_EPDATA 0x1E4 EVENTS_EPDATA 0x1E8 EVENTS_EPDATA 0x1EC EVENTS_EPDATA 0x1F0 EVENTS_EPDATA 0x1F4 EVENTS_EPDATA 0x1F8 EVENTS_EPDATA 0x1FC EVENTS_EPDATA 0x200 EVENTS_EPDATA 0x204 EVENTS_EPDATA 0x208 EVENTS_EPDATA 0x20C EVENTS_EPDATA 0x210 EVENTS_EPDATA 0x214 EVENTS_EPDATA 0x218 EVENTS_EPDATA 0x21C EVENTS_EPDATA 0x220 EVENTS_EPDATA 0x224 EVENTS_EPDATA 0x228 EVENTS_EPDATA 0x22C EVENTS_EPDATA 0x23,EVENTS_ENDRX,0.36638868,0.36638868,1.0000001,1.0000001
nRF52820,List all the fields of MODE register from COMP peripheral for nrf52820 microcontroller.,"SP, MAIN",0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,"PSEL, MODE, HYST, RESULT, OUTPUT, READY, START, STOP, SEL, SENSE, THRES, SWAP, REFSEL, REFOUT, RUNSTDBY, RESOLVE, COMP, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH,",0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,"PSEL, MODE, HYST, RESULT, OUTPUT, READY, START, STOP, SEL, SENSE, THRES, SWAP, REFSEL, REFOUT, RUNSTDBY, RESOLVE, COMP, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH, THRESHOLD, THRESHOLDH, SWAPEN, REFOUTEN, REFSELH, REFOUT, REFSEL, PULLEN, INEN, MODEL, MODEH,",0.06988765,0.06988765,0.24660067,0.24660067
nRF52820,What is the bit_width of INPUT field from PIN_CNF[24] register from P0 peripheral for nrf52820 microcontroller?,1,0x7FFF,1,0x7FFF,1,0.4036871,0.4036871,1.0,1.0
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[6] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x00000006 * 0x4 + 0x10000000 + 0x100000000 + 0x1000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x1000,0x00000006,0x00000006 * 0x4 + 0x10000000 + 0x100000000 + 0x1000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x10000000000 + 0x1000,0x00000006,0.3079127,0.3079127,0.5509286,0.5509286
nRF52820,What is the description of END field from INTENSET register from SPIM0 peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event END,End of RXD buffer reached,End of RXD buffer reached,End of RXD buffer reached,End of RXD buffer reached,0.19819836,0.19819836,0.19819836,0.19819836
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[10] register from EGU2 peripheral for nrf52820 microcontroller?,0,0x00000004,0x00000002,0x00000004,0x00000002,0.57949173,0.57949173,0.55011487,0.55011487
nRF52820,What is the bit_offset of END_START field from SHORTS register from RADIO peripheral for nrf52820 microcontroller?,5,0x00000001,15,0x00000001,15,0.18453883,0.18453883,0.6658839,0.6658839
nRF52820,What is the description of ENDEPIN3 field from INTENCLR register from USBD peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event ENDEPIN[3],Endpoint IN enable,Endpoint IN enable,Endpoint IN enable,Endpoint IN enable,0.3424766,0.3424766,0.3424766,0.3424766
nRF52820,What is the description of CUSTOMER field from CUSTOMER[5] register from UICR peripheral for nrf52820 microcontroller?,Reserved for customer,Customer information field from UICR peripheral.,Customer information.,Customer information field from UICR peripheral.,Customer information.,0.43798715,0.43798715,0.5351842,0.5351842
nRF52820,What is the bit_width of TXDSENT field from INTENCLR register from TWI0 peripheral for nrf52820 microcontroller?,1,31,1,31,1,0.5051651,0.5051651,1.0,1.0
nRF52820,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[10] register from EGU0 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the description of PIN20 field from OUT register from P0 peripheral for nrf52820 microcontroller?,Pin 20,PIN20 field from OUT register from P0 peripheral for nrf52820 microcontroller.,"PIN20 Output Value Set by User, Read-Write, Address 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Type: RW, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STO",PIN20 field from OUT register from P0 peripheral for nrf52820 microcontroller.,"PIN20 Output Value Set by User, Read-Write, Address 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Type: RW, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STORE, Link: NEXT, Scatter: NEXT, Count: [1:0], Stride: NEXT, Size: BIT, Access: RW, Ptr: NONE, Field: PIN20, Address: 0x40000020, Reset: 0x00000000, Access: Read-Write, Length [1:0], Unit: BIT, Receive: STORE, Transmit: STO",0.37903997,0.37903997,0.31647202,0.31647202
nRF52820,What is the size of TASKS_STARTEPOUT[0] register from USBD peripheral for nrf52820 microcontroller?,None,32,128,32,128,0.43902802,0.43902802,0.47796166,0.47796166
nRF52820,List all the fields of TASKS_STARTTX register from TWIM0 peripheral for nrf52820 microcontroller.,TASKS_STARTTX,"0x008 TASKS_STARTTX 0x008 TASKS_STOP 0x014 TASKS_SUSPEND 0x01C TASKS_RESUME 0x020 EVENTS_STOPPED 0x104 EVENTS_ERROR 0x124 EVENTS_RXSTARTED 0x14C EVENTS_TXSTARTED 0x150 EVENTS_WRITE 0x164 EVENTS_READ 0x168 SHORTS 0x200 INTEN 0x300 INTENSET 0x304 INTENCLR 0x308 ERRORSRC 0x4C4 ENABLE 0x500 PSEL.SCL 0x508 PSEL.SDA 0x50C FREQUENCY 0x524 RXD.PTR 0x534 RXD.MAXCNT 0x538 RXD.AMOUNT 0x53C RXD.LIST 0x540 TXD.PTR 0x544 TXD.MAXCNT 0x548 TXD.AMOUNT 0x54C TXD.LIST 0x550 ADDRESS 0x588 Description Start TWI transmit sequence Start TWI transmit sequence Stop TWI transaction. Must be issued while the TWI master is not suspended. Suspend TWI transaction Resume TWI transaction TWI stopped TWI error SUSPEND task has been issued, TWI traffic is now suspended. Receive sequence started Transmit sequence started Byte boundary, starting to receive the last byte Byte boundary, starting to transmit the last byte Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Error source Enable TWIM Pin select for SCL signal Pin select for SDA signal TWI frequency. Accuracy depends on the HFCLK source selected. Data pointer Maximum number of bytes in receive buffer Number of bytes transferred in the last transaction EasyDMA list type Data pointer Maximum number of bytes in transmit buffer Number of bytes transferred in the last transaction EasyDMA list type Address used in the TWI transfer","PTR, MAXCNT, AMOUNT, LIST, ADDRESS, BYTE, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL, SCL, SDA, FREQUENCY, RXD, TXD, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_WRITE, EVENTS_READ, EVENTS_LASTRX, EVENTS_LASTTX, EVENTS_BB, EVENTS_SUSPENDED, EVENTS_RXDSENT, EVENTS_TXDSENT, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PRE","0x008 TASKS_STARTTX 0x008 TASKS_STOP 0x014 TASKS_SUSPEND 0x01C TASKS_RESUME 0x020 EVENTS_STOPPED 0x104 EVENTS_ERROR 0x124 EVENTS_RXSTARTED 0x14C EVENTS_TXSTARTED 0x150 EVENTS_WRITE 0x164 EVENTS_READ 0x168 SHORTS 0x200 INTEN 0x300 INTENSET 0x304 INTENCLR 0x308 ERRORSRC 0x4C4 ENABLE 0x500 PSEL.SCL 0x508 PSEL.SDA 0x50C FREQUENCY 0x524 RXD.PTR 0x534 RXD.MAXCNT 0x538 RXD.AMOUNT 0x53C RXD.LIST 0x540 TXD.PTR 0x544 TXD.MAXCNT 0x548 TXD.AMOUNT 0x54C TXD.LIST 0x550 ADDRESS 0x588 Description Start TWI transmit sequence Start TWI transmit sequence Stop TWI transaction. Must be issued while the TWI master is not suspended. Suspend TWI transaction Resume TWI transaction TWI stopped TWI error SUSPEND task has been issued, TWI traffic is now suspended. Receive sequence started Transmit sequence started Byte boundary, starting to receive the last byte Byte boundary, starting to transmit the last byte Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Error source Enable TWIM Pin select for SCL signal Pin select for SDA signal TWI frequency. Accuracy depends on the HFCLK source selected. Data pointer Maximum number of bytes in receive buffer Number of bytes transferred in the last transaction EasyDMA list type Data pointer Maximum number of bytes in transmit buffer Number of bytes transferred in the last transaction EasyDMA list type Address used in the TWI transfer","PTR, MAXCNT, AMOUNT, LIST, ADDRESS, BYTE, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL, SCL, SDA, FREQUENCY, RXD, TXD, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_WRITE, EVENTS_READ, EVENTS_LASTRX, EVENTS_LASTTX, EVENTS_BB, EVENTS_SUSPENDED, EVENTS_RXDSENT, EVENTS_TXDSENT, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARETX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PREPARERX, TASKS_PRE",0.3843016,0.3843016,0.2755406,0.2755406
nRF52820,What is the bit_width of ENABLE field from ENABLE register from AAR peripheral for nrf52820 microcontroller?,2,32,1,32,1,0.56588167,0.56588167,0.80541563,0.80541563
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[4] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x100 + (n  0x4),0x100,0x100 + (n  0x4),0x100,0.4611929,0.4611929,0.63574564,0.63574564
nRF52820,What is the bit_offset of BCMATCH field from INTENCLR register from RADIO peripheral for nrf52820 microcontroller?,10,0x584,0x584,0x584,0x584,0.35345823,0.35345823,0.35345823,0.35345823
nRF52820,What is the address_offset of NRFFW[9] register from UICR peripheral for nrf52820 microcontroller?,0x38,0x348,0x100061c,0x348,0x100061c,0.7237161,0.7237161,0.6065167,0.6065167
nRF52820,What is the description of ADDRESS field from ADDRESS[1] register from TWIS1 peripheral for nrf52820 microcontroller?,TWI slave address,Address,Address,Address,Address,0.44617867,0.44617867,0.44617867,0.44617867
nRF52820,What is the bit_offset of TASKS_STOPTX field from TASKS_STOPTX register from UART0 peripheral for nrf52820 microcontroller?,0,0x00C,0x00C,0x00C,0x00C,0.6460177,0.6460177,0.6460177,0.6460177
nRF52820,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[4] register from EGU3 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the size of CUSTOMER[5] register from UICR peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[0] register from EGU2 peripheral for nrf52820 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52820,What is the bit_offset of TRIGGERED4 field from INTENCLR register from EGU5 peripheral for nrf52820 microcontroller?,4,24,24,24,24,0.67227113,0.67227113,0.67227113,0.67227113
nRF52820,What is the bit_width of CH29 field from CHG[0] register from PPI peripheral for nrf52820 microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0
nRF52820,What is the description of TRIGGERED8 field from INTENCLR register from EGU0 peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[8],Triggered Interrupt 8 Enable. Write 1 to Enable Interrupt 8. Write 0 to Disable Interrupt 8. Reload of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not,Triggered EasyDMA Channel 8 Interrupt Disable,Triggered Interrupt 8 Enable. Write 1 to Enable Interrupt 8. Write 0 to Disable Interrupt 8. Reload of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not,Triggered EasyDMA Channel 8 Interrupt Disable,0.47620046,0.47620046,0.59133863,0.59133863
nRF52820,List all the fields of CUSTOMER[8] register from UICR peripheral for nrf52820 microcontroller.,CUSTOMER,"EASYDMA, EASYDMAERR, EASYDMAARR, EASYDMAARRERR, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERR","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","EASYDMA, EASYDMAERR, EASYDMAARR, EASYDMAARRERR, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERRDIS, EASYDMAARRERREN, EASYDMAARRERR","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN",0.12995014,0.12995014,0.13975301,0.13975301
nRF52820,What is the description of TRIGGERED7 field from INTENSET register from EGU4 peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[7],Triggered7 Interrupt Enable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TRIGGERED7 Event generated on TRIGGERED7 interrupt.,Triggered7 Interrupt Enable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TRIGGERED7 Event generated on TRIGGERED7 interrupt.,0.6003314,0.6003314,0.6922741,0.6922741
nRF52820,List all the fields of INTENSET register from RTC1 peripheral for nrf52820 microcontroller.,"TICK, OVRFLW, COMPARE0, COMPARE1, COMPARE2, COMPARE3","EVTTO, CTTO, CTSTART, CTSTOPPED, DONE, CTTOVRFLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRF","ALARM0, ALARM1, OF, COMP0, COMP1, COMP2, COMP3, CTTO, CTSTART, CTSTOP, CTDEC, SECEVT, LFECNT, LFCCLKACCURY, LFCCLKACCURYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD,","EVTTO, CTTO, CTSTART, CTSTOPPED, DONE, CTTOVRFLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRFLLW, CTTOVRF","ALARM0, ALARM1, OF, COMP0, COMP1, COMP2, COMP3, CTTO, CTSTART, CTSTOP, CTDEC, SECEVT, LFECNT, LFCCLKACCURY, LFCCLKACCURYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD, LFCCLKACCURUYUPD,",0.22098467,0.22098467,0.2597493,0.2597493
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[6] register from EGU0 peripheral for nrf52820 microcontroller?,0,0x00000006 *[/INST] 0x00000006,0x00000006,0x00000006 *[/INST] 0x00000006,0x00000006,0.43612212,0.43612212,0.5509286,0.5509286
nRF52820,What is the description of NRFFW[10] register from UICR peripheral for nrf52820 microcontroller?,Description collection: Reserved for Nordic firmware design,NVMC power failure protection,NVMC power failure protection,NVMC power failure protection,NVMC power failure protection,0.21329737,0.21329737,0.21329737,0.21329737
nRF52820,What is the size of TASKS_STARTISOIN register from USBD peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[0] register from EGU1 peripheral for nrf52820 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000000,0.3871085,0.3871085,0.58084786,0.58084786
nRF52820,What is the size of EVENTS_TRIGGERED[1] register from EGU2 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the description of EVENTS_TRIGGERED[11] register from EGU3 peripheral for nrf52820 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,TRIGGERED[11] Event generated from multiple input GPIO pins with SENSE mechanism enabled.,TRIGGERED EVENT 11 Generated by Triggering Corresponding TRIGGER[11] Task.,TRIGGERED[11] Event generated from multiple input GPIO pins with SENSE mechanism enabled.,TRIGGERED EVENT 11 Generated by Triggering Corresponding TRIGGER[11] Task.,0.45424706,0.45424706,0.7620139,0.7620139
nRF52820,What is the description of ERROR field from INTENCLR register from UART0 peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event ERROR,"Error interrupt enable. Write 1 to set, write 0 to clear. Read as 0 to indicate that error interrupt is disabled. Clearing does not affect the state of the interrupt. Writing 0 has no effect. Writing 1 asserts the interrupt. 0: Interrupt disabled. 1: Interrupt enabled. 128 EVENTS_STATUS, 129 UARTE_ERROR, 130 CC_CTS, 131 CC_CTS, 132 CC_CTS, 133 CC_CTS, 134 CC_CTS, 135 CC_CTS, 136 CC_CTS, 137 CC_CTS, 138 CC_CTS, 139 CC_CTS, 140 CC_CTS, 141 CC_CTS, 142 CC_CTS, 143 CC_CTS, 144 CC_CTS, 145 CC_CTS, 146 CC_CTS, 147 CC_CTS, 148 CC_CTS, 149 CC_CTS, 150 CC_CTS, 151 CC_CTS, 152 CC_CTS, 153 CC_CTS, 154 CC_CTS, 155 CC_CTS, 156 CC_CTS, 157 CC_CTS, 158 CC_CTS, 159 CC_CTS, 160 CC_CTS, 161 CC_CTS, 162 CC_CTS, 163 CC_CTS, 164 CC_CTS, 165 CC_CTS, 166 CC_CTS, 167 CC_CTS, 168 CC_CTS, 169 CC_CTS, 170 CC_CTS, 171 CC_CTS, 172 CC_CTS, 173 CC_CTS, 174 CC_CTS, 175 CC_CTS, 176 CC_CTS, 177 CC_CTS, 178 CC_CTS, 179 CC_CTS, 180 CC_CTS, 181 CC_CTS, 182 CC_CTS, 183 CC_CTS, 184 CC_CTS, 185 CC_CTS, 186 CC_CTS, 187 CC_CTS, 188 CC_CTS, 189 CC_CTS, 190 CC_CTS, 191 CC_CTS, 192 CC_CTS, 193 CC_CTS, 194 CC_CTS, 195 CC_CTS, 196 CC_CTS, 197 CC_CTS, 198 CC_CTS, 199 CC_CTS, 200 CC_CTS, 201 CC_CTS, 202 CC_CTS, 203 CC_CTS, 204 CC_CTS, 20",Error interrupt enable. Write 1 to enable interrupt from UART peripheral. Write 0 to disable interrupt from UART peripheral.,"Error interrupt enable. Write 1 to set, write 0 to clear. Read as 0 to indicate that error interrupt is disabled. Clearing does not affect the state of the interrupt. Writing 0 has no effect. Writing 1 asserts the interrupt. 0: Interrupt disabled. 1: Interrupt enabled. 128 EVENTS_STATUS, 129 UARTE_ERROR, 130 CC_CTS, 131 CC_CTS, 132 CC_CTS, 133 CC_CTS, 134 CC_CTS, 135 CC_CTS, 136 CC_CTS, 137 CC_CTS, 138 CC_CTS, 139 CC_CTS, 140 CC_CTS, 141 CC_CTS, 142 CC_CTS, 143 CC_CTS, 144 CC_CTS, 145 CC_CTS, 146 CC_CTS, 147 CC_CTS, 148 CC_CTS, 149 CC_CTS, 150 CC_CTS, 151 CC_CTS, 152 CC_CTS, 153 CC_CTS, 154 CC_CTS, 155 CC_CTS, 156 CC_CTS, 157 CC_CTS, 158 CC_CTS, 159 CC_CTS, 160 CC_CTS, 161 CC_CTS, 162 CC_CTS, 163 CC_CTS, 164 CC_CTS, 165 CC_CTS, 166 CC_CTS, 167 CC_CTS, 168 CC_CTS, 169 CC_CTS, 170 CC_CTS, 171 CC_CTS, 172 CC_CTS, 173 CC_CTS, 174 CC_CTS, 175 CC_CTS, 176 CC_CTS, 177 CC_CTS, 178 CC_CTS, 179 CC_CTS, 180 CC_CTS, 181 CC_CTS, 182 CC_CTS, 183 CC_CTS, 184 CC_CTS, 185 CC_CTS, 186 CC_CTS, 187 CC_CTS, 188 CC_CTS, 189 CC_CTS, 190 CC_CTS, 191 CC_CTS, 192 CC_CTS, 193 CC_CTS, 194 CC_CTS, 195 CC_CTS, 196 CC_CTS, 197 CC_CTS, 198 CC_CTS, 199 CC_CTS, 200 CC_CTS, 201 CC_CTS, 202 CC_CTS, 203 CC_CTS, 204 CC_CTS, 20",Error interrupt enable. Write 1 to enable interrupt from UART peripheral. Write 0 to disable interrupt from UART peripheral.,0.63028413,0.63028413,0.61931837,0.61931837
nRF52820,What is the bit_width of PULL field from PIN_CNF[19] register from P0 peripheral for nrf52820 microcontroller?,2,3,1,3,1,0.86652684,0.86652684,0.80541563,0.80541563
nRF52820,What is the size of ENABLE register from TWI0 peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the bit_offset of PALL field from APPROTECT register from UICR peripheral for nrf52820 microcontroller?,0,0x550,0,0x550,0,0.5320691,0.5320691,1.0000001,1.0000001
nRF52820,List all the fields of EVENTS_COMPARE[1] register from TIMER1 peripheral for nrf52820 microcontroller.,EVENTS_COMPARE,"CC0, CC1, CC2, CC3, OVERFLOW, UF, COMPARE0, COMPARE1, COMPARE2, COMPARE3, EVENTS_COMPARE0, EVENTS_COMPARE1, EVENTS_COMPARE2, EVENTS_COMPARE3, EVENTS_OVERFLOW, EVENTS_UF, EVENTS_TOP, EVENTS_CC0, EVENTS_CC1, EVENTS_CC2, EVENTS_CC3, EVENTS_CAPTURE0, EVENTS_CAPTURE1, EVENTS_CAPTURE2, EVENTS_CAPTURE3, EVENTS_COMPARE, EVENTS_STOPPED, EVENTS_RXDATA, EVENTS_TXDATA, EVENTS_RXTOUT, EVENTS_TXTOUT, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_RXENDRX, EVENTS_TXENDRX, EVENTS_RXEND, EVENTS_TXEND, EVENTS_RXOVERFLOW, EVENTS_TXOVERFLOW, EVENTS_RXUF, EVENTS_TXUF, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERF","CC, COMP, EDGE, MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MODE144,","CC0, CC1, CC2, CC3, OVERFLOW, UF, COMPARE0, COMPARE1, COMPARE2, COMPARE3, EVENTS_COMPARE0, EVENTS_COMPARE1, EVENTS_COMPARE2, EVENTS_COMPARE3, EVENTS_OVERFLOW, EVENTS_UF, EVENTS_TOP, EVENTS_CC0, EVENTS_CC1, EVENTS_CC2, EVENTS_CC3, EVENTS_CAPTURE0, EVENTS_CAPTURE1, EVENTS_CAPTURE2, EVENTS_CAPTURE3, EVENTS_COMPARE, EVENTS_STOPPED, EVENTS_RXDATA, EVENTS_TXDATA, EVENTS_RXTOUT, EVENTS_TXTOUT, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_RXENDRX, EVENTS_TXENDRX, EVENTS_RXEND, EVENTS_TXEND, EVENTS_RXOVERFLOW, EVENTS_TXOVERFLOW, EVENTS_RXUF, EVENTS_TXUF, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERFLOWP, EVENTS_UF, EVENTS_TOPP, EVENTS_CC0P, EVENTS_CC1P, EVENTS_CC2P, EVENTS_CC3P, EVENTS_OVERF","CC, COMP, EDGE, MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MODE144,",0.5297181,0.5297181,0.04954597,0.04954597
nRF52820,What is the description of TASKS_CAPTURE field from TASKS_CAPTURE[0] register from TIMER0 peripheral for nrf52820 microcontroller?,Capture Timer value to CC[n] register,Capture Timer value to CC[0] register,Capture Timer value to CC[0] register,Capture Timer value to CC[0] register,Capture Timer value to CC[0] register,0.9733622,0.9733622,0.9733622,0.9733622
nRF52820,What is the bit_offset of TASKS_CAPTURE field from TASKS_CAPTURE[4] register from TIMER2 peripheral for nrf52820 microcontroller?,0,0x040,0x040,0x040,0x040,0.59206593,0.59206593,0.59206593,0.59206593
nRF52820,What is the bit_offset of TASKS_START field from TASKS_START register from TIMER1 peripheral for nrf52820 microcontroller?,0,0x024,0x00000000,0x024,0x00000000,0.6026447,0.6026447,0.58084786,0.58084786
nRF52820,What is the description of INTENSET register from SPIS1 peripheral for nrf52820 microcontroller?,Enable interrupt,INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x500 Enable SPIM PSEL.SCK 0x508 Pin select for SCK PSEL.MOSI 0x50C Pin select for MOSI signal PSEL.MISO 0x510 Pin select for MISO signal FREQUENCY 0x524 SPI frequency. Accuracy depends on the HFCLK source selected. RXD.PTR 0x534 Data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes transferred in the last transaction RXD.LIST 0x540 EasyDMA list type TXD.PTR 0x544 Data pointer TXD.MAXCNT 0x548 Number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transferred in the last transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register ORC 0x5C0 Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when,Enable interrupt,INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x500 Enable SPIM PSEL.SCK 0x508 Pin select for SCK PSEL.MOSI 0x50C Pin select for MOSI signal PSEL.MISO 0x510 Pin select for MISO signal FREQUENCY 0x524 SPI frequency. Accuracy depends on the HFCLK source selected. RXD.PTR 0x534 Data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes transferred in the last transaction RXD.LIST 0x540 EasyDMA list type TXD.PTR 0x544 Data pointer TXD.MAXCNT 0x548 Number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transferred in the last transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register ORC 0x5C0 Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when,Enable interrupt,0.30564976,0.30564976,1.0000002,1.0000002
nRF52820,What is the bit_offset of DRIVE field from PIN_CNF[7] register from P0 peripheral for nrf52820 microcontroller?,8,10,0,10,0,0.70526737,0.70526737,0.5250482,0.5250482
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[13] register from EGU4 peripheral for nrf52820 microcontroller?,0,0x00000000,0x00000000,0x00000000,0x00000000,0.58084786,0.58084786,0.58084786,0.58084786
nRF52820,What is the description of EVENTS_TXDRDY register from UART0 peripheral for nrf52820 microcontroller?,Data sent from TXD,Data sent from TXD,Data sent from TXD,Data sent from TXD,Data sent from TXD,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the size of TASKS_HFCLKSTOP register from CLOCK peripheral for nrf52820 microcontroller?,32,0x40,0x40,0x40,0x40,0.46943313,0.46943313,0.46943313,0.46943313
nRF52820,What is the size of TASKS_TRIGGER[13] register from EGU5 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the size of T0 register from TEMP peripheral for nrf52820 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
nRF52820,What is the description of TSAMPLESPACING field from DFECTRL1 register from RADIO peripheral for nrf52820 microcontroller?,Interval between samples in the SWITCHING period when CTEINLINECTRLEN is 0,"4 s 2 2 s 3 1 s 4 0.5 s 5 0.25 s 6 0.125 s Whether to sample I/Q or magnitude/phase 0 Complex samples in I and Q 1 Complex samples as magnitude and phase Interval between samples in the SWITCHING period when CTEINLINECTRLEN is 0 When CTEINLINECTRLEN is 1, CTEINLINERXMODE1US or CTEINLINERXMODE2US is used instead of TSAMPLESPACING. 1 4 s 2 2 s 3 1 s 4 0.5 s 5 0.25 s 6 0.125 s","TSAMPLESPACING Interval between samples in the REFERENCE period 1 4 s 2 2 s 3 1 s 4 0.5 s 5 0.25 s 6 0.125 s Whether to sample I/Q or magnitude/phase 0 Complex samples in I and Q 1 Complex samples as magnitude and phase Interval between samples in the SWITCHING period when CTEINLINECTRLEN is 0 When CTEINLINECTRLEN is 1, CTEINLINERXMODE1US or CTEINLINERXMODE2US is used instead of TSAMPLESPACING. 1 4 s 2 2 s 3 1 s 4 0.5 s 5 0.25 s 6 0.125 s","4 s 2 2 s 3 1 s 4 0.5 s 5 0.25 s 6 0.125 s Whether to sample I/Q or magnitude/phase 0 Complex samples in I and Q 1 Complex samples as magnitude and phase Interval between samples in the SWITCHING period when CTEINLINECTRLEN is 0 When CTEINLINECTRLEN is 1, CTEINLINERXMODE1US or CTEINLINERXMODE2US is used instead of TSAMPLESPACING. 1 4 s 2 2 s 3 1 s 4 0.5 s 5 0.25 s 6 0.125 s","TSAMPLESPACING Interval between samples in the REFERENCE period 1 4 s 2 2 s 3 1 s 4 0.5 s 5 0.25 s 6 0.125 s Whether to sample I/Q or magnitude/phase 0 Complex samples in I and Q 1 Complex samples as magnitude and phase Interval between samples in the SWITCHING period when CTEINLINECTRLEN is 0 When CTEINLINECTRLEN is 1, CTEINLINERXMODE1US or CTEINLINERXMODE2US is used instead of TSAMPLESPACING. 1 4 s 2 2 s 3 1 s 4 0.5 s 5 0.25 s 6 0.125 s",0.6466749,0.6466749,0.67053545,0.67053545
nRF52820,What is the bit_offset of TASKS_EDSTOP field from TASKS_EDSTOP register from RADIO peripheral for nrf52820 microcontroller?,0,0x000,0x004,0x000,0x004,0.6484395,0.6484395,0.66013825,0.66013825
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[11] register from EGU3 peripheral for nrf52820 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100c,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100c,0.3871085,0.3871085,0.57874495,0.57874495
nRF52820,What is the bit_width of COMPARE1 field from EVTEN register from RTC1 peripheral for nrf52820 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52820,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[4] register from EGU4 peripheral for nrf52820 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52820,What is the description of CC field from CC[3] register from TIMER2 peripheral for nrf52820 microcontroller?,Capture/Compare value,CC3_CC register from TIMER2 peripheral for nrf52820 microcontroller.,CC3 Interrupt Enable Field Description CC0 Interrupt Enable Field Description CC1 Interrupt Enable Field Description CC2 Interrupt Enable Field Description CC3 Interrupt Enable Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description,CC3_CC register from TIMER2 peripheral for nrf52820 microcontroller.,CC3 Interrupt Enable Field Description CC0 Interrupt Enable Field Description CC1 Interrupt Enable Field Description CC2 Interrupt Enable Field Description CC3 Interrupt Enable Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description,0.035873584,0.035873584,0.0933439,0.0933439
nRF52820,What is the bit_offset of EVENTS_COMPARE field from EVENTS_COMPARE[0] register from RTC1 peripheral for nrf52820 microcontroller?,0,0x140,0x140,0x140,0x140,0.57960904,0.57960904,0.57960904,0.57960904
nRF52820,What is the description of ENABLE register from USBD peripheral for nrf52820 microcontroller?,Enable USB,Enable USB,Enable USB,Enable USB,Enable USB,1.0000002,1.0000002,1.0000002,1.0000002
nRF52820,What is the description of PIN27 field from OUTCLR register from P0 peripheral for nrf52820 microcontroller?,Pin 27,PIN27 Output Clear. Action on pin is configured in CONFIG[27].POLARITY.,PIN27 Output Clear. Writing 1 to this bit will clear the output of pin 27. Reading from this register returns the current output level of pin 27. 0: Output is LOW. 1: Output is HIGH.,PIN27 Output Clear. Action on pin is configured in CONFIG[27].POLARITY.,PIN27 Output Clear. Writing 1 to this bit will clear the output of pin 27. Reading from this register returns the current output level of pin 27. 0: Output is LOW. 1: Output is HIGH.,0.52961105,0.52961105,0.5273349,0.5273349
nRF52820,What is the description of LFCLKRUN register from CLOCK peripheral for nrf52820 microcontroller?,Status indicating that LFCLKSTART task has been triggered,LFCLK RUN Status Register. Describes the status of LFCLK. 0: LFCLK is not running. 1: LFCLK is running. 0x00000001,"LFCLK Run Status Register. Describes the status of the LFCLK run state. 0x004C LFCLKRUN Register, 5.4.3.4 LFCLKRUN, 256 Bits, 32 Bits/Byte, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000",LFCLK RUN Status Register. Describes the status of LFCLK. 0: LFCLK is not running. 1: LFCLK is running. 0x00000001,"LFCLK Run Status Register. Describes the status of the LFCLK run state. 0x004C LFCLKRUN Register, 5.4.3.4 LFCLKRUN, 256 Bits, 32 Bits/Byte, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000",0.65831375,0.65831375,0.5752811,0.5752811
nRF52820,What is the bit_offset of TASKS_STOP field from TASKS_STOP register from RTC0 peripheral for nrf52820 microcontroller?,0,0x008,0x008,0x008,0x008,0.6513553,0.6513553,0.6513553,0.6513553
nRF52820,What is the size of EVENTS_COMPARE[1] register from RTC1 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[12] register from EGU2 peripheral for nrf52820 microcontroller?,0,0x00000004),0x0000000c,0x00000004),0x0000000c,0.6036481,0.6036481,0.57968175,0.57968175
nRF52820,What is the description of IN7 field from EPINEN register from USBD peripheral for nrf52820 microcontroller?,Enable IN endpoint 7,EVENTS_EPIN7_IN7 EVENTS_EPIN7_IN7 AccessField Value ID Value Description A RW EVENTS_EPIN7_IN7 Confirms that the EPIN7.PTR and EPIN7.MAXCNT registers have been captured on all endpoints reported in the EPSTATUS register NotGenerated 0 Event not generated Generated 1 Event generated,Pin 7 Enable. Write '1' to disable. NotDisabled 0 Pin disabled Pin enabled Pin disabled NotDetected 0 Pin not detected Detected 1 Pin detected E A RW SUSPEND Signals that USB lines have been idle long enough for the device to enter suspend. Write '1' to clear. NotDetected 0 Suspend not detected Detected 1 Suspend detected C RW RESUME Signals that a RESUME condition (K state or activity restart) has been detected on USB lines. Write '1' to clear. NotDetected 0 Resume not detected Detected 1 Resume detected D RW USBWUALLOWED USB MAC has been woken up and operational. Write '1' to clear. NotAllowed 0 Wake up not allowed Allowed 1 Wake up allowed E RW READY USB device is ready for normal operation. Write '1' to clear. NotDetected 0 USBEVENT was not issued due to USBD peripheral ready Ready 1 USBD peripheral is ready,EVENTS_EPIN7_IN7 EVENTS_EPIN7_IN7 AccessField Value ID Value Description A RW EVENTS_EPIN7_IN7 Confirms that the EPIN7.PTR and EPIN7.MAXCNT registers have been captured on all endpoints reported in the EPSTATUS register NotGenerated 0 Event not generated Generated 1 Event generated,Pin 7 Enable. Write '1' to disable. NotDisabled 0 Pin disabled Pin enabled Pin disabled NotDetected 0 Pin not detected Detected 1 Pin detected E A RW SUSPEND Signals that USB lines have been idle long enough for the device to enter suspend. Write '1' to clear. NotDetected 0 Suspend not detected Detected 1 Suspend detected C RW RESUME Signals that a RESUME condition (K state or activity restart) has been detected on USB lines. Write '1' to clear. NotDetected 0 Resume not detected Detected 1 Resume detected D RW USBWUALLOWED USB MAC has been woken up and operational. Write '1' to clear. NotAllowed 0 Wake up not allowed Allowed 1 Wake up allowed E RW READY USB device is ready for normal operation. Write '1' to clear. NotDetected 0 USBEVENT was not issued due to USBD peripheral ready Ready 1 USBD peripheral is ready,0.25188354,0.25188354,0.20301986,0.20301986
nRF52820,What is the bit_offset of DAP field from DAP[1] register from RADIO peripheral for nrf52820 microcontroller?,0,0x500,0x104,0x500,0x104,0.5928775,0.5928775,0.6058867,0.6058867
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[15] register from EGU1 peripheral for nrf52820 microcontroller?,0,0x140 + (n  0x4),0x00000000,0x140 + (n  0x4),0x00000000,0.4435179,0.4435179,0.58084786,0.58084786
nRF52820,What is the bit_width of PULL field from PIN_CNF[5] register from P0 peripheral for nrf52820 microcontroller?,2,10,1,10,1,0.6143246,0.6143246,0.80541563,0.80541563
nRF52820,List all the fields of EVENTS_TRIGGERED[11] register from EGU3 peripheral for nrf52820 microcontroller.,EVENTS_TRIGGERED,"0x110 End of RXD buffer reached EVENTS_END 0x118 End of RXD buffer and TXD buffer reached EVENTS_ENDTX 0x120 End of TXD buffer reached EVENTS_STARTED 0x14C Transaction started SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a",0x114 EVENTS_TRIGGERED,"0x110 End of RXD buffer reached EVENTS_END 0x118 End of RXD buffer and TXD buffer reached EVENTS_ENDTX 0x120 End of TXD buffer reached EVENTS_STARTED 0x14C Transaction started SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a GetStatusO to endpoint response request endpoint. EVENTS_EPDATA 0x160 A data transfer has occurred on a data endpoint, indicated by (he EPDATASTATUS register SHORTS 0x20!) Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enabie interrupt INTENCLR 0x308 Disable interrupt EVENTS_ENDEPOUT 0x420 IN halted status. Can he used as is as to a",0x114 EVENTS_TRIGGERED,0.23050198,0.23050198,0.7306694,0.7306694
nRF52820,What is the description of EVENTS_EDSTOPPED field from EVENTS_EDSTOPPED register from RADIO peripheral for nrf52820 microcontroller?,The sampling of energy detection has stopped,Sampling of energy detection stopped. A new ED sample is ready for readout from the RADIO.EDSAMPLE register.,Stopped,Sampling of energy detection stopped. A new ED sample is ready for readout from the RADIO.EDSAMPLE register.,Stopped,0.7335949,0.7335949,0.25429496,0.25429496
nRF52820,What is the description of END field from INTENCLR register from RADIO peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event END,End of Synchronization Event Interrupt Disable,End of transmission of DATA field from RADIO peripheral.,End of Synchronization Event Interrupt Disable,End of transmission of DATA field from RADIO peripheral.,0.64597595,0.64597595,0.08381825,0.08381825
nRF52820,What is the bit_width of ERASEPCR1 field from ERASEPCR1 register from NVMC peripheral for nrf52820 microcontroller?,32,128,16,128,16,0.6433123,0.6433123,0.69824684,0.69824684
nRF52820,What is the description of TRIGGERED4 field from INTEN register from EGU0 peripheral for nrf52820 microcontroller?,Enable or disable interrupt for event TRIGGERED[4],"EVENTACT, EVENTEN, PULLEN, EDGE, THRES, INV, MODE, ACTIVE, TRIGGERED4, TRIGGERED3, TRIGGERED2, TRIGGERED1, TRIGGERED0, SYNCH, STRETCH, SLEWRATE, SLEWRATEBUF, SUT, SUTBUF, SUTREADY, SUTREADYBUF, SUTREADYNEXT, SUTREADYNEXTBUF, SUTREADYNEXTNEXT, SUTREADYNEXTNEXTBUF, SUTREADYNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXT","Triggered interrupt 4 Enable. Writing 0 disables interrupt, writing 1 enables interrupt. An event activates a corresponding bit in EVENTS register. To detect event, EVENTS register is read either by auto-polling mode of SPI, or by EVENTS_[n] register read. Reading EVENTS register by auto-polling mode of SPI [automatically clears the bit] always returns 0. Writing 1 to UTEIEN0.TRIGGERED4 bit always sets EVENTS register (0x11C000184) to 1, writing 0 has no effect. UTEIEN0.TRIGGERED4 bit is read by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_","EVENTACT, EVENTEN, PULLEN, EDGE, THRES, INV, MODE, ACTIVE, TRIGGERED4, TRIGGERED3, TRIGGERED2, TRIGGERED1, TRIGGERED0, SYNCH, STRETCH, SLEWRATE, SLEWRATEBUF, SUT, SUTBUF, SUTREADY, SUTREADYBUF, SUTREADYNEXT, SUTREADYNEXTBUF, SUTREADYNEXTNEXT, SUTREADYNEXTNEXTBUF, SUTREADYNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, SUTREADYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTBUF, SUTREADYNEXT","Triggered interrupt 4 Enable. Writing 0 disables interrupt, writing 1 enables interrupt. An event activates a corresponding bit in EVENTS register. To detect event, EVENTS register is read either by auto-polling mode of SPI, or by EVENTS_[n] register read. Reading EVENTS register by auto-polling mode of SPI [automatically clears the bit] always returns 0. Writing 1 to UTEIEN0.TRIGGERED4 bit always sets EVENTS register (0x11C000184) to 1, writing 0 has no effect. UTEIEN0.TRIGGERED4 bit is read by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_[n] register read, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by auto-polling mode of SPI, always returns 0. UTEIEN0.TRIGGERED4 bit is detected by EVENTS_",0.22074336,0.22074336,0.6071968,0.6071968
nRF52820,What is the bit_width of SREQ field from RESETREAS register from POWER peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the bit_offset of COMPARE field from CC[3] register from RTC1 peripheral for nrf52820 microcontroller?,0,0x54C,0x548,0x54C,0x548,0.5542709,0.5542709,0.5923384,0.5923384
nRF52820,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[13] register from EGU2 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the size of TASKS_TRIGGER[6] register from EGU5 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the bit_width of COMPARE2_CLEAR field from SHORTS register from TIMER0 peripheral for nrf52820 microcontroller?,1,16bit,1,16bit,1,0.37679112,0.37679112,1.0,1.0
nRF52820,What is the bit_offset of TASKS_STARTTX field from TASKS_STARTTX register from UARTE0 peripheral for nrf52820 microcontroller?,0,0x008,0x08,0x008,0x08,0.6513553,0.6513553,0.6668011,0.6668011
nRF52820,What is the description of TASKS_TRIGGER[8] register from EGU5 peripheral for nrf52820 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,"TASKS_TRIGGER0 Register, Accessible from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU TASKS_TRIGGER0 Register, Accessible from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Tr",TASKS_TRIGGER8 Trigger task 8 for TRIGGERED8 register from EGU5 peripheral for nrf52820 microcontroller.,"TASKS_TRIGGER0 Register, Accessible from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU TASKS_TRIGGER0 Register, Accessible from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Trigger task 0 for peripheral EGU5, Access from CPU, Address 0x0080, Description Tr",TASKS_TRIGGER8 Trigger task 8 for TRIGGERED8 register from EGU5 peripheral for nrf52820 microcontroller.,0.40262255,0.40262255,0.33889222,0.33889222
nRF52820,What is the bit_width of MODE field from MODE register from TIMER0 peripheral for nrf52820 microcontroller?,2,16,2,16,2,0.5123863,0.5123863,1.0000002,1.0000002
nRF52820,What is the bit_offset of TRIGGERED15 field from INTEN register from EGU2 peripheral for nrf52820 microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[7] register from EGU0 peripheral for nrf52820 microcontroller?,0,0x100,0x100,0x100,0x100,0.63574564,0.63574564,0.63574564,0.63574564
nRF52820,What is the description of COMPARE2 field from EVTENSET register from RTC0 peripheral for nrf52820 microcontroller?,Write '1' to enable event routing for event COMPARE[2],Compare event on cc[2] match,Compare event on CC[2],Compare event on cc[2] match,Compare event on CC[2],0.59720826,0.59720826,0.59768426,0.59768426
nRF52820,List all the fields of INTENSET register from GPIOTE peripheral for nrf52820 microcontroller.,"IN0, IN1, IN2, IN3, IN4, IN5, IN6, IN7, PORT","SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS,","EVENTS_READY, EVENTS_SLPSTRT, EVENTS_SLPEND, EVENTS_DBLRDY, EVENTS_DEVMATCH, EVENTS_RXPTRUPD, EVENTS_TXPTRUPD, EVENTS_RAMACCERR, EVENTS_RAMACERR, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMA","SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS, SUS,","EVENTS_READY, EVENTS_SLPSTRT, EVENTS_SLPEND, EVENTS_DBLRDY, EVENTS_DEVMATCH, EVENTS_RXPTRUPD, EVENTS_TXPTRUPD, EVENTS_RAMACCERR, EVENTS_RAMACERR, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMACERRPEND, EVENTS_RAMACCERRPEND, EVENTS_RAMA",0.29876065,0.29876065,0.27007818,0.27007818
nRF52820,What is the description of TRIGGERED15 field from INTENSET register from EGU5 peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[15],TRIGGERED15 Event generated from TRIGGERED15 field from EVENTS register from EGU5 peripheral for nrf52820 microcontroller.,TRIGGERED15 Event generated on TRIGGERED15 interrupt.,TRIGGERED15 Event generated from TRIGGERED15 field from EVENTS register from EGU5 peripheral for nrf52820 microcontroller.,TRIGGERED15 Event generated on TRIGGERED15 interrupt.,0.5010805,0.5010805,0.6993949,0.6993949
nRF52820,What is the description of CH1 field from CHG[3] register from PPI peripheral for nrf52820 microcontroller?,Include or exclude channel 1,Channel 1 Event Generation Configuration,Channel 1 Event Generation Enable,Channel 1 Event Generation Configuration,Channel 1 Event Generation Enable,0.45950684,0.45950684,0.42710075,0.42710075
nRF52820,What is the bit_offset of TASKS_STARTEPIN field from TASKS_STARTEPIN[4] register from USBD peripheral for nrf52820 microcontroller?,0,0x008,0x004,0x008,0x004,0.6513553,0.6513553,0.66013825,0.66013825
nRF52820,What is the description of TASKS_TRIGGER[10] register from EGU3 peripheral for nrf52820 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TASKS_TRIGGER[10] Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER10 TASK Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration,TRIGGER TASKS_TRIGGER[10] Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER10 TASK Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration Register Access and Triggering of TRIGGERED10 EVENTS_TRIGGERED Configuration,0.63125205,0.63125205,0.30586255,0.30586255
nRF52820,What is the bit_width of POLARITY field from CONFIG[7] register from GPIOTE peripheral for nrf52820 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
nRF52820,What is the bit_offset of CPOL field from CONFIG register from SPIM0 peripheral for nrf52820 microcontroller?,2,28,28,28,28,0.55663043,0.55663043,0.55663043,0.55663043
nRF52820,What is the description of PIN5 field from OUT register from P0 peripheral for nrf52820 microcontroller?,Pin 5,PIN5 Output Data Write-Access EasyDMA Channel 5 Selector 0x52820 nRF52820 0x52833 nRF52833 0x52840 nRF52840 0xFFFFFFFF Unspecified,Pin 5 Output Value Set by TASKS_OUT[5] Task. 0x00000000 ID AccessField Value ID A-f RW PIN[i] (i=0..31) Low High Clear f e d c b a Z Y X W V U T S R Q P O N M L K J Value Description Pin i 0 Read: pin driver is low 1 Read: pin driver is high 1 Write: a '1' sets the pin low; a '0' has no effect,PIN5 Output Data Write-Access EasyDMA Channel 5 Selector 0x52820 nRF52820 0x52833 nRF52833 0x52840 nRF52840 0xFFFFFFFF Unspecified,Pin 5 Output Value Set by TASKS_OUT[5] Task. 0x00000000 ID AccessField Value ID A-f RW PIN[i] (i=0..31) Low High Clear f e d c b a Z Y X W V U T S R Q P O N M L K J Value Description Pin i 0 Read: pin driver is low 1 Read: pin driver is high 1 Write: a '1' sets the pin low; a '0' has no effect,0.5105731,0.5105731,0.37415013,0.37415013
nRF52820,What is the address_offset of EVENTS_CCABUSY register from RADIO peripheral for nrf52820 microcontroller?,0x148,0x108,0x108,0x108,0x108,0.84807396,0.84807396,0.84807396,0.84807396
nRF52820,What is the size of TASKS_TRIGGER[9] register from EGU2 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the address_offset of TASKS_TRIGGER[8] register from EGU1 peripheral for nrf52820 microcontroller?,0x20,0x000 + (8  0x4),0x100008008400008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x000 + (8  0x4),0x100008008400008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.5916878,0.5916878,0.3283664,0.3283664
nRF52820,What is the description of EVENTS_IN field from EVENTS_IN[3] register from GPIOTE peripheral for nrf52820 microcontroller?,Event generated from pin specified in CONFIG[n].PSEL,"PIN_IN event from GPIO peripheral. Write 1 to clear.',",GPIOTE Event Input 3 Description.,"PIN_IN event from GPIO peripheral. Write 1 to clear.',",GPIOTE Event Input 3 Description.,0.5801513,0.5801513,0.4726946,0.4726946
nRF52820,What is the bit_width of CLEARPATTERN field from CLEARPATTERN register from RADIO peripheral for nrf52820 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52820,What is the bit_offset of RXTO field from INTENSET register from UARTE0 peripheral for nrf52820 microcontroller?,17,0x144,20,0x144,20,0.32292312,0.32292312,0.69325936,0.69325936
nRF52820,What is the size of TASKS_STOP register from COMP peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the description of CH22 field from CHEN register from PPI peripheral for nrf52820 microcontroller?,Enable or disable channel 22,Channel enable set register,Channel 22 Enable.,Channel enable set register,Channel 22 Enable.,0.5666454,0.5666454,0.8769428,0.8769428
nRF52820,List all the fields of PIN_CNF[28] register from P0 peripheral for nrf52820 microcontroller.,"DIR, INPUT, PULL, DRIVE, SENSE",0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,"SENSEL, PULLEN0, PULLEN1, PULLEN2, PULLEN3, PULLEN4, PULLEN5, PULLEN6, PULLEN7, PULLEN8, PULLEN9, PULLEN10, PULLEN11, PULLEN12, PULLEN13, PULLEN14, PULLEN15, PULLEN16, PULLEN17, PULLEN18, PULLEN19, PULLEN20, PULLEN21, PULLEN22, PULLEN23, PULLEN24, PULLEN25, PULLEN26, PULLEN27, PULLEN28, PULLEN29, PULLEN30, PULLEN31, SENSEH0, SENSEH1, SENSEH2, SENSEH3, SENSEH4, SENSEH5, SENSEH6, SENSEH7, SENSEH8, SENSEH9, SENSEH10, SENSEH11, SENSEH12, SENSEH13, SENSEH14, SENSEH15, SENSEH16, SENSEH17, SENSEH18, SENSEH19, SENSEH20, SENSEH21, SENSEH22, SENSEH23, SENSEH24, SENSEH25, SENSEH26, SENSEH27, SENSEH28, SENSEH29, SENSEH30, SENSEH31, DRIVESTRENGTH0, DRIVESTRENGTH1, DRIVESTRENGTH2, DRIVESTRENGTH3, DRIVESTRENGTH4, DRIVESTRENGTH5, DRIVESTRENGTH6, DRIVESTRENGTH7, DRIVESTRENGTH8, DRIVESTRENGTH9, DRIVESTRENGTH10, DRIVESTRENGTH11, DRIVESTRENGTH12, DRIVESTRENGTH13, DRIVESTRENGTH14, DRIVESTRENGTH15, DRIVESTRENGTH16, DRIVESTRENGTH17, DRIVESTRENGTH18, DRIVESTRENGTH19, DRIVESTRENGTH20, DRIVESTRENGTH21, DRIVESTRENGTH22, DRIVESTRENGTH23, DRIVESTRENGTH24, DRIVESTRENGTH25, DRIVESTRENGTH26, DRIVESTRENGTH27, DRIVESTRENGTH28, DRIVESTRENGTH29, DRIVESTRENGTH30, DRIVESTRENGTH31, I2SEL0, I2SEL1, I2SEL2, I2SEL3, I",0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,"SENSEL, PULLEN0, PULLEN1, PULLEN2, PULLEN3, PULLEN4, PULLEN5, PULLEN6, PULLEN7, PULLEN8, PULLEN9, PULLEN10, PULLEN11, PULLEN12, PULLEN13, PULLEN14, PULLEN15, PULLEN16, PULLEN17, PULLEN18, PULLEN19, PULLEN20, PULLEN21, PULLEN22, PULLEN23, PULLEN24, PULLEN25, PULLEN26, PULLEN27, PULLEN28, PULLEN29, PULLEN30, PULLEN31, SENSEH0, SENSEH1, SENSEH2, SENSEH3, SENSEH4, SENSEH5, SENSEH6, SENSEH7, SENSEH8, SENSEH9, SENSEH10, SENSEH11, SENSEH12, SENSEH13, SENSEH14, SENSEH15, SENSEH16, SENSEH17, SENSEH18, SENSEH19, SENSEH20, SENSEH21, SENSEH22, SENSEH23, SENSEH24, SENSEH25, SENSEH26, SENSEH27, SENSEH28, SENSEH29, SENSEH30, SENSEH31, DRIVESTRENGTH0, DRIVESTRENGTH1, DRIVESTRENGTH2, DRIVESTRENGTH3, DRIVESTRENGTH4, DRIVESTRENGTH5, DRIVESTRENGTH6, DRIVESTRENGTH7, DRIVESTRENGTH8, DRIVESTRENGTH9, DRIVESTRENGTH10, DRIVESTRENGTH11, DRIVESTRENGTH12, DRIVESTRENGTH13, DRIVESTRENGTH14, DRIVESTRENGTH15, DRIVESTRENGTH16, DRIVESTRENGTH17, DRIVESTRENGTH18, DRIVESTRENGTH19, DRIVESTRENGTH20, DRIVESTRENGTH21, DRIVESTRENGTH22, DRIVESTRENGTH23, DRIVESTRENGTH24, DRIVESTRENGTH25, DRIVESTRENGTH26, DRIVESTRENGTH27, DRIVESTRENGTH28, DRIVESTRENGTH29, DRIVESTRENGTH30, DRIVESTRENGTH31, I2SEL0, I2SEL1, I2SEL2, I2SEL3, I",-0.013995422,-0.013995422,0.30692777,0.30692777
nRF52820,What is the bit_offset of TRIGGERED0 field from INTENSET register from EGU0 peripheral for nrf52820 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0,0.3871085,0.3871085,1.0000001,1.0000001
nRF52820,What is the bit_offset of CTS field from INTENSET register from UART0 peripheral for nrf52820 microcontroller?,0,0x100,20,0x100,20,0.63574564,0.63574564,0.5008252,0.5008252
nRF52820,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[5] register from EGU2 peripheral for nrf52820 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 5 for triggering the corresponding TRIGGERED[5] event,Trigger 5 for triggering the corresponding TRIGGERED[5] event,Trigger 5 for triggering the corresponding TRIGGERED[5] event,Trigger 5 for triggering the corresponding TRIGGERED[5] event,0.7476493,0.7476493,0.7476493,0.7476493
nRF52820,What is the address_offset of EVENTS_ENDCRYPT register from CCM peripheral for nrf52820 microcontroller?,0x104,0x104,0x104,0x104,0x104,1.0,1.0,1.0,1.0
nRF52820,List all the fields of LOWPOWER register from USBD peripheral for nrf52820 microcontroller.,LOWPOWER,"EVEN,ODD,PULLDOWN,PULLUP,SUSPEND,RESUME,RESET,RESETDETECT,RESETREQ,RESETREQCLR,RESETREQSET,RESETREQTOG,SUSPREQ,SUSPREQCLR,SUSPREQSET,SUSPREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQ","PWRREQ, PWRREQCLR, PWRREQPEAKCLR, PWRREQPEAK, PWRREQPEAKSET, PWRREQPEAKTOGGL, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGL","EVEN,ODD,PULLDOWN,PULLUP,SUSPEND,RESUME,RESET,RESETDETECT,RESETREQ,RESETREQCLR,RESETREQSET,RESETREQTOG,SUSPREQ,SUSPREQCLR,SUSPREQSET,SUSPREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQCLR,CLKREQSET,CLKREQTOG,CLKREQ,CLKREQ","PWRREQ, PWRREQCLR, PWRREQPEAKCLR, PWRREQPEAK, PWRREQPEAKSET, PWRREQPEAKTOGGL, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGLCLR, PWRREQPEAKTOGGLSET, PWRREQPEAKTOGGL",0.11069022,0.11069022,0.06731246,0.06731246
nRF52820,List all the fields of INTENSET register from TIMER3 peripheral for nrf52820 microcontroller.,"COMPARE0, COMPARE1, COMPARE2, COMPARE3, COMPARE4, COMPARE5","CC0, CC1, CC2, CC3, OVFEO, COVFEO, ERR, DONE, UF, OF, DIRCHG, DSTREV, CCVB, CC0P, CC1P, CC2P, CC3P, IDX, IDXC, RRCP, RXSEL, CCV0, CCV1, CCV2, CCV3, RREN, RRPOL, RRCTRL, DITHER, DITHEREN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN,","OVCCURRIS, OVCCURRIC, OVCCURREIS, OVCCURREIC, OVCCURRDB, OVCCURRDC, OVCCURREDB, OVCCURREDD, OVCCURREDE, OVCCURREDF, OVCCURREDEE, OVCCURREDFE, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, O","CC0, CC1, CC2, CC3, OVFEO, COVFEO, ERR, DONE, UF, OF, DIRCHG, DSTREV, CCVB, CC0P, CC1P, CC2P, CC3P, IDX, IDXC, RRCP, RXSEL, CCV0, CCV1, CCV2, CCV3, RREN, RRPOL, RRCTRL, DITHER, DITHEREN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN, DITHERRM, DITHERRMEN,","OVCCURRIS, OVCCURRIC, OVCCURREIS, OVCCURREIC, OVCCURRDB, OVCCURRDC, OVCCURREDB, OVCCURREDD, OVCCURREDE, OVCCURREDF, OVCCURREDEE, OVCCURREDFE, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, OVCCURREDFF, O",0.30042085,0.30042085,0.30867738,0.30867738
nRF52820,What is the description of IN5 field from INTENSET register from GPIOTE peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event IN[5],GPIOTE Input 5 Interrupt Enable.,PIN5 Input Event Detection Enable.,GPIOTE Input 5 Interrupt Enable.,PIN5 Input Event Detection Enable.,0.60656965,0.60656965,0.43449178,0.43449178
nRF52820,What is the description of PIN9 field from DIRCLR register from P0 peripheral for nrf52820 microcontroller?,Set as input pin 9,PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description:,PIN9 Direction Clear.,PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description: PIN9 Pin State Writeback Enable Field Description:,PIN9 Direction Clear.,0.39659753,0.39659753,0.47269732,0.47269732
nRF52820,What is the description of CH8 field from CHG[4] register from PPI peripheral for nrf52820 microcontroller?,Include or exclude channel 8,Channel 8 Event Generation Enable.,Channel 8 Event Generation Enable.,Channel 8 Event Generation Enable.,Channel 8 Event Generation Enable.,0.51428604,0.51428604,0.51428604,0.51428604
nRF52820,What is the bit_offset of CH29 field from CHG[4] register from PPI peripheral for nrf52820 microcontroller?,29,29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH29 PPI Channel Select Bit Field Description Channel 29 Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] P,24,29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH29 PPI Channel Select Bit Field Description Channel 29 Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] PPI Channel Select for DFEGPIO[n] P,24,0.09636171,0.09636171,0.74673605,0.74673605
nRF52820,What is the description of PIN27 field from LATCH register from P0 peripheral for nrf52820 microcontroller?,Status on whether PIN27 has met criteria set in PIN_CNF27.SENSE register. Write '1' to clear.,PIN27 Latched by Core or RAM access,PIN27 Latch Register Indication,PIN27 Latched by Core or RAM access,PIN27 Latch Register Indication,0.4621482,0.4621482,0.6156727,0.6156727
nRF52820,What is the bit_offset of MODE field from CONFIG[2] register from GPIOTE peripheral for nrf52820 microcontroller?,0,0x554,16,0x554,16,0.5577533,0.5577533,0.3899445,0.3899445
nRF52820,What is the size of TASKS_HFCLKSTART register from CLOCK peripheral for nrf52820 microcontroller?,32,0x408,32,0x408,32,0.47561544,0.47561544,0.9999999,0.9999999
nRF52820,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[3] register from TIMER3 peripheral for nrf52820 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52820,What is the address_offset of ER[3] register from FICR peripheral for nrf52820 microcontroller?,0x8c,0x348,0x104,0x348,0x104,0.6869449,0.6869449,0.687181,0.687181
nRF52820,What is the size of EVENTS_TRIGGERED[1] register from EGU1 peripheral for nrf52820 microcontroller?,None,0x4,32,0x4,32,0.37645102,0.37645102,0.43902802,0.43902802
nRF52820,What is the bit_width of PULL field from PIN_CNF[1] register from P0 peripheral for nrf52820 microcontroller?,2,10,1,10,1,0.6143246,0.6143246,0.80541563,0.80541563
nRF52820,What is the bit_offset of CC field from CC[5] register from TIMER2 peripheral for nrf52820 microcontroller?,0,0x100 + (n  0x4),0x100 + (n  0x4),0x100 + (n  0x4),0x100 + (n  0x4),0.4611929,0.4611929,0.4611929,0.4611929
nRF52820,What is the description of OUTINIT field from CONFIG[0] register from GPIOTE peripheral for nrf52820 microcontroller?,When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect.,OUTINIT Write GPIO port during initialization,Write GPIO port during initialization phase.,OUTINIT Write GPIO port during initialization,Write GPIO port during initialization phase.,0.44910258,0.44910258,0.44843972,0.44843972
nRF52820,What is the description of CH3 field from CHG[1] register from PPI peripheral for nrf52820 microcontroller?,Include or exclude channel 3,Channel 3 Event Output Enable.,Channel 3 Event Configuration.,Channel 3 Event Output Enable.,Channel 3 Event Configuration.,0.4470137,0.4470137,0.5473823,0.5473823
nRF52820,What is the bit_width of TXD field from TXD register from TWI0 peripheral for nrf52820 microcontroller?,8,9,8,9,8,0.7947761,0.7947761,1.0,1.0
nRF52820,What is the bit_offset of PARITY field from CONFIG register from UARTE0 peripheral for nrf52820 microcontroller?,1,0x00000002,0,0x00000002,0,0.37086767,0.37086767,0.6215927,0.6215927
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[7] register from EGU3 peripheral for nrf52820 microcontroller?,0,0x100 + (n  0x4),0x100,0x100 + (n  0x4),0x100,0.4611929,0.4611929,0.63574564,0.63574564
nRF52820,What is the bit_width of DIR field from PIN_CNF[15] register from P0 peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the size of EVENTS_ERROR register from CCM peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the bit_width of SCRATCHPTR field from SCRATCHPTR register from CCM peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the address_offset of EVENTS_CTSTOPPED register from CLOCK peripheral for nrf52820 microcontroller?,0x12c,0x348,0x14000008,0x348,0x14000008,0.6180819,0.6180819,0.66661954,0.66661954
nRF52820,What is the address_offset of TASKS_TRIGGER[5] register from EGU2 peripheral for nrf52820 microcontroller?,0x14,0x000 + (5  0x4),0x100008040,0x000 + (5  0x4),0x100008040,0.53171694,0.53171694,0.7156519,0.7156519
nRF52820,What is the bit_offset of TASKS_SET field from TASKS_SET[5] register from GPIOTE peripheral for nrf52820 microcontroller?,0,0x030 + (n  0x4),0x030 + 0x40 + (n  0x4),0x030 + (n  0x4),0x030 + 0x40 + (n  0x4),0.46729606,0.46729606,0.45106146,0.45106146
nRF52820,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[1] register from TIMER2 peripheral for nrf52820 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52820,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[9] register from EGU4 peripheral for nrf52820 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger n for triggering the corresponding TRIGGERED[n] event,0.99999994,0.99999994,0.99999994,0.99999994
nRF52820,What is the description of TRIGGERED1 field from INTEN register from EGU0 peripheral for nrf52820 microcontroller?,Enable or disable interrupt for event TRIGGERED[1],EasyDMA Channel 1 Triggered Interrupt Disable,"Triggered interrupt 1 Enable. Writing '0' to a bit in this register disables the respective interrupt, writing '1' has no effect. TRIGGERED interrupts are only triggered by EVENTS_TRIGGERED1. EVENTS_TRIGGERED0 can not be triggered, and is read as 0. EVENTS_TRIGGERED2 can not be triggered, and is read as 0. EVENTS_TRIGGERED3 can not be triggered, and is read as 0. EVENTS_TRIGGERED4 can not be triggered, and is read as 0. EVENTS_TRIGGERED5 can not be triggered, and is read as 0. EVENTS_TRIGGERED6 can not be triggered, and is read as 0. EVENTS_TRIGGERED7 can not be triggered, and is read as 0. EVENTS_TRIGGERED8 can not be triggered, and is read as 0. EVENTS_TRIGGERED9 can not be triggered, and is read as 0. EVENTS_TRIGGERED10 can not be triggered, and is read as 0. EVENTS_TRIGGERED11 can not be triggered, and is read as 0. EVENTS_TRIGGERED12 can not be triggered, and is read as 0. EVENTS_TRIGGERED13 can not be triggered, and is read as 0. EVENTS_TRIGGERED14 can not be triggered, and is read as 0. EVENTS_TRIGGERED15 can not be triggered, and is read as 0. EVENTS_TRIGGERED16 can not be triggered, and is read as 0. EVENTS_TRIGGERED17 can not be triggered, and is read as 0. EVENTS_TRIGGERED18 can not be triggered, and is read as 0. EVENTS_TRIGGERED19 can not be triggered, and is read as 0. EVENTS_TRIGGERED20 can not be triggered, and is read as 0. EVENTS_TRIGGERED21 can not be triggered, and is read as 0. EVENTS_TRIGGERED22 can not be triggered, and is read as 0. EVENTS_TRIGGERED23 can not be triggered, and is read as 0. EVENTS_TRIGGERED24 can not be triggered, and is read as 0. EVENTS_TRIGGERED25 can not be triggered, and is read as 0. EVENTS_TRIGGERED26 can not be triggered, and is read as 0. EVENTS_TRIGGERED27 can not be triggered, and is read as 0. EVENTS_TRIGGERED28 can not be triggered, and is read as 0. EVENTS_TRIGGERED29 can not be triggered, and is read as 0. EVENTS_TRIGGERED30 can not be triggered, and is read as 0. EVENTS_TRIGGERED31 can not be triggered, and is read as 0. 0 0 0 0 0",EasyDMA Channel 1 Triggered Interrupt Disable,"Triggered interrupt 1 Enable. Writing '0' to a bit in this register disables the respective interrupt, writing '1' has no effect. TRIGGERED interrupts are only triggered by EVENTS_TRIGGERED1. EVENTS_TRIGGERED0 can not be triggered, and is read as 0. EVENTS_TRIGGERED2 can not be triggered, and is read as 0. EVENTS_TRIGGERED3 can not be triggered, and is read as 0. EVENTS_TRIGGERED4 can not be triggered, and is read as 0. EVENTS_TRIGGERED5 can not be triggered, and is read as 0. EVENTS_TRIGGERED6 can not be triggered, and is read as 0. EVENTS_TRIGGERED7 can not be triggered, and is read as 0. EVENTS_TRIGGERED8 can not be triggered, and is read as 0. EVENTS_TRIGGERED9 can not be triggered, and is read as 0. EVENTS_TRIGGERED10 can not be triggered, and is read as 0. EVENTS_TRIGGERED11 can not be triggered, and is read as 0. EVENTS_TRIGGERED12 can not be triggered, and is read as 0. EVENTS_TRIGGERED13 can not be triggered, and is read as 0. EVENTS_TRIGGERED14 can not be triggered, and is read as 0. EVENTS_TRIGGERED15 can not be triggered, and is read as 0. EVENTS_TRIGGERED16 can not be triggered, and is read as 0. EVENTS_TRIGGERED17 can not be triggered, and is read as 0. EVENTS_TRIGGERED18 can not be triggered, and is read as 0. EVENTS_TRIGGERED19 can not be triggered, and is read as 0. EVENTS_TRIGGERED20 can not be triggered, and is read as 0. EVENTS_TRIGGERED21 can not be triggered, and is read as 0. EVENTS_TRIGGERED22 can not be triggered, and is read as 0. EVENTS_TRIGGERED23 can not be triggered, and is read as 0. EVENTS_TRIGGERED24 can not be triggered, and is read as 0. EVENTS_TRIGGERED25 can not be triggered, and is read as 0. EVENTS_TRIGGERED26 can not be triggered, and is read as 0. EVENTS_TRIGGERED27 can not be triggered, and is read as 0. EVENTS_TRIGGERED28 can not be triggered, and is read as 0. EVENTS_TRIGGERED29 can not be triggered, and is read as 0. EVENTS_TRIGGERED30 can not be triggered, and is read as 0. EVENTS_TRIGGERED31 can not be triggered, and is read as 0. 0 0 0 0 0",0.6294403,0.6294403,0.62924165,0.62924165
nRF52820,What is the address_offset of INTENSET register from SPIM0 peripheral for nrf52820 microcontroller?,0x304,0x504,0x504,0x504,0x504,0.8142994,0.8142994,0.8142994,0.8142994
nRF52820,What is the description of ENDTX field from INTENSET register from SPIM1 peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event ENDTX,EasyDMA and ERROR event.,EasyDMA and ERROR event.,EasyDMA and ERROR event.,EasyDMA and ERROR event.,0.2502997,0.2502997,0.2502997,0.2502997
nRF52820,What is the bit_offset of ORDER field from CONFIG register from SPIM1 peripheral for nrf52820 microcontroller?,0,0x10c,0,0x10c,0,0.55851793,0.55851793,1.0000001,1.0000001
nRF52820,What is the description of COMPARE field from CC[3] register from RTC1 peripheral for nrf52820 microcontroller?,Compare value,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,CC[3] Compare register for Accessing CC Channel 3.,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,CC[3] Compare register for Accessing CC Channel 3.,0.031026429,0.031026429,0.21653186,0.21653186
nRF52820,What is the bit_offset of RUNSTATUS field from RUNSTATUS register from WDT peripheral for nrf52820 microcontroller?,0,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000000,0.3871085,0.3871085,0.58084786,0.58084786
nRF52820,What is the bit_offset of DIR field from PIN_CNF[30] register from P0 peripheral for nrf52820 microcontroller?,0,0x514,20,0x514,20,0.52720076,0.52720076,0.5008252,0.5008252
nRF52820,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[6] register from EGU1 peripheral for nrf52820 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger n for triggering the corresponding TRIGGERED[n] event,"Trigger TIMER0, COMPARE[6] TRIGGER task",Trigger n for triggering the corresponding TRIGGERED[n] event,"Trigger TIMER0, COMPARE[6] TRIGGER task",0.99999994,0.99999994,0.4287995,0.4287995
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[10] register from EGU4 peripheral for nrf52820 microcontroller?,0,0x00000004,0x00000002,0x00000004,0x00000002,0.57949173,0.57949173,0.55011487,0.55011487
nRF52820,What is the address_offset of EVENTS_TRIGGERED[8] register from EGU4 peripheral for nrf52820 microcontroller?,0x120,0x104,0x100 + (8  0x4),0x104,0x100 + (8  0x4),0.779269,0.779269,0.5911194,0.5911194
nRF52820,What is the bit_offset of RXSTARTED field from INTEN register from TWIS1 peripheral for nrf52820 microcontroller?,19,0x108,20,0x108,20,0.30893874,0.30893874,0.8037876,0.8037876
nRF52820,What is the bit_width of TRIGGERED8 field from INTENCLR register from EGU0 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the description of EVENTS_TXSTARTED field from EVENTS_TXSTARTED register from TWIM0 peripheral for nrf52820 microcontroller?,Transmit sequence started,Transmit sequence started,Transmit sequence started,Transmit sequence started,Transmit sequence started,1.0,1.0,1.0,1.0
nRF52820,What is the size of TASKS_STOP register from RADIO peripheral for nrf52820 microcontroller?,32,0x40,32,0x40,32,0.46943313,0.46943313,0.9999999,0.9999999
nRF52820,What is the description of CC field from CC[3] register from TIMER3 peripheral for nrf52820 microcontroller?,Capture/Compare value,CC3_CC register from TIMER3 peripheral for nrf52820 microcontroller.,CC3 Interrupt Enable Field Description CC0 Interrupt Enable Field Description CC1 Interrupt Enable Field Description CC2 Interrupt Enable Field Description CC3 Interrupt Enable Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description,CC3_CC register from TIMER3 peripheral for nrf52820 microcontroller.,CC3 Interrupt Enable Field Description CC0 Interrupt Enable Field Description CC1 Interrupt Enable Field Description CC2 Interrupt Enable Field Description CC3 Interrupt Enable Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description CC0 Interrupt Flag Field Description CC1 Interrupt Flag Field Description CC2 Interrupt Flag Field Description CC3 Interrupt Flag Field Description,0.030398365,0.030398365,0.0933439,0.0933439
nRF52820,What is the description of ENDCRYPT field from INTENSET register from CCM peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event ENDCRYPT,Encrypt/decrypt complete EVENTS_ENDCRYPT 0x104 Encrypt/decrypt complete EVENTS_ERROR 0x108 CCM error event Deprecated SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt MICSTATUS 0x400 MIC check result ENABLE 0x500 Enable MODE 0x504 Operation mode CNFPTR 0x508 Pointer to data structure holding the AES key and the NONCE vector INPTR 0x50C Input pointer OUTPTR 0x510 Output pointer SCRATCHPTR 0x514 Pointer to data area used for temporary storage MAXPACKETSIZE 0x518 Length of keystream generated when MODE.LENGTH = Extended RATEOVERRIDE 0x51C Data rate override setting. HEADERMASK 0x520 Header (S0) mask.,Encrypt/decrypt complete EVENTS_ENDCRYPT,Encrypt/decrypt complete EVENTS_ENDCRYPT 0x104 Encrypt/decrypt complete EVENTS_ERROR 0x108 CCM error event Deprecated SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt MICSTATUS 0x400 MIC check result ENABLE 0x500 Enable MODE 0x504 Operation mode CNFPTR 0x508 Pointer to data structure holding the AES key and the NONCE vector INPTR 0x50C Input pointer OUTPTR 0x510 Output pointer SCRATCHPTR 0x514 Pointer to data area used for temporary storage MAXPACKETSIZE 0x518 Length of keystream generated when MODE.LENGTH = Extended RATEOVERRIDE 0x51C Data rate override setting. HEADERMASK 0x520 Header (S0) mask.,Encrypt/decrypt complete EVENTS_ENDCRYPT,0.60831803,0.60831803,0.6512077,0.6512077
nRF52820,What is the bit_width of PIN17 field from LATCH register from P0 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the address_offset of MODE register from COMP peripheral for nrf52820 microcontroller?,0x534,0x534,0x534,0x534,0x534,1.0000002,1.0000002,1.0000002,1.0000002
nRF52820,What is the address_offset of RXD register from TWI1 peripheral for nrf52820 microcontroller?,0x518,0x518,0x518,0x518,0x518,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the address_offset of EVENTS_COMPARE[1] register from TIMER2 peripheral for nrf52820 microcontroller?,0x144,0x140 + 0x4),0x140,0x140 + 0x4),0x140,0.864334,0.864334,0.896739,0.896739
nRF52820,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[15] register from EGU2 peripheral for nrf52820 microcontroller?,1,32,128,32,128,0.49268645,0.49268645,0.4895569,0.4895569
nRF52820,What is the bit_width of CUSTOMER field from CUSTOMER[17] register from UICR peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the bit_width of DONE field from INTENCLR register from CLOCK peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the size of EVENTS_RXDRDY register from UART0 peripheral for nrf52820 microcontroller?,32,0x108,32,0x108,32,0.35519838,0.35519838,0.9999999,0.9999999
nRF52820,What is the size of REFSEL register from COMP peripheral for nrf52820 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52820,What is the description of CH12 field from CHG[1] register from PPI peripheral for nrf52820 microcontroller?,Include or exclude channel 12,CH12 PPI Channel 12 Selector Enable From CHG Register From PPI,Channel 12 Event Configuration,CH12 PPI Channel 12 Selector Enable From CHG Register From PPI,Channel 12 Event Configuration,0.34311423,0.34311423,0.5547255,0.5547255
nRF52820,What is the bit_width of PIN16 field from DIRSET register from P0 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the address_offset of TASKS_OUT[7] register from GPIOTE peripheral for nrf52820 microcontroller?,0x1c,0x000 + (n  0x4),0x0000000c,0x000 + (n  0x4),0x0000000c,0.4988388,0.4988388,0.7848881,0.7848881
nRF52820,What is the bit_offset of ERROR field from INTENCLR register from UARTE0 peripheral for nrf52820 microcontroller?,9,0x4D0,0x308,0x4D0,0x308,0.2650814,0.2650814,0.38691378,0.38691378
nRF52820,What is the size of TASKS_TRIGGER[10] register from EGU5 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,List all the fields of SHORTS register from TIMER0 peripheral for nrf52820 microcontroller.,"COMPARE0_CLEAR, COMPARE1_CLEAR, COMPARE2_CLEAR, COMPARE3_CLEAR, COMPARE4_CLEAR, COMPARE5_CLEAR, COMPARE0_STOP, COMPARE1_STOP, COMPARE2_STOP, COMPARE3_STOP, COMPARE4_STOP, COMPARE5_STOP","SUS, TCMPA, TCMPB, TCMPC, TCMPD, TCMPE, TCMPF, TCMPG, TCMPH, TCMPU, TCMPV, TCMPW, TCMPX, TCMPY, TCMPZ, TDONE, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF","CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW,","SUS, TCMPA, TCMPB, TCMPC, TCMPD, TCMPE, TCMPF, TCMPG, TCMPH, TCMPU, TCMPV, TCMPW, TCMPX, TCMPY, TCMPZ, TDONE, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF, TUF","CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW,",0.42180476,0.42180476,0.47383374,0.47383374
nRF52820,What is the description of IN7 field from INTENCLR register from GPIOTE peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event IN[7],"GPIOTE Interrupt Enable Clear Register, Byte Access Only, Address 0x00002800, Access from CPU, Reset [0x00000000] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0",Generate IN[7] event when any bit in MASK register is set. E RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. Low 0 Task mode: Initial value of pin before task triggering is low High 1 Task mode: Initial value of pin before task triggering is high,"GPIOTE Interrupt Enable Clear Register, Byte Access Only, Address 0x00002800, Access from CPU, Reset [0x00000000] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0",Generate IN[7] event when any bit in MASK register is set. E RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. Low 0 Task mode: Initial value of pin before task triggering is low High 1 Task mode: Initial value of pin before task triggering is high,0.45129544,0.45129544,0.40614396,0.40614396
nRF52820,What is the size of TASKS_STOP register from RNG peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,List all the fields of EVENTS_TRIGGERED[0] register from EGU5 peripheral for nrf52820 microcontroller.,EVENTS_TRIGGERED,0x104 SPI transaction has stopped EVENTS_ENDEPOUT0 0x108 The whbie EPOUT[0] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT1 0x10c The whbie EPOUT[1] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT2 0x110 The whbie EPOUT[2] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT3 0x114 The whbie EPOUT[3] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT4 0x118 The whbie EPOUT[4] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT5 0x11c The whbie EPOUT[5] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT6 0x120 The whbie EPOUT[6] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT7 0x124 The whbie EPOUT[7] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_TRIGGERED[8] 0x128 Event number 8 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[9] 0x12c Event number 9 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[10] 0x130 Event number 10 generated by triggering the CorrespondingTRlGGER[10] task EVENTS_TRIGGERED[11] 0x134 Event number 11 genemted hylriggering the corresponding TRIGGER[11] task EVENTS_TRIGGERED[12] 0x138 Event number 12 generated by triggering the correspondingTRlGGER[12] task EVENTS_TRIGGERED[13] 0x13c Event number 13 genemted hylriggering the corresponding TRIGGER[13] task EVENTS_TRIGGERED[14] 0x140 Event number 14 generated by triggering the CorrespondingTRlGGER[14] task EVENTS_TRIGGERED[15] 0x144 Event number 15 genemted hylriggering the corresponding TRIGGER[15] task mums: (moo Enabwe or disable interrupt INTENSET 0x304 Enabe interrupt INTENCLR 0x308 Disable interrupt,EVENTS_TRIGGERED[0],0x104 SPI transaction has stopped EVENTS_ENDEPOUT0 0x108 The whbie EPOUT[0] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT1 0x10c The whbie EPOUT[1] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT2 0x110 The whbie EPOUT[2] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT3 0x114 The whbie EPOUT[3] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT4 0x118 The whbie EPOUT[4] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT5 0x11c The whbie EPOUT[5] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT6 0x120 The whbie EPOUT[6] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_ENDEPOUT7 0x124 The whbie EPOUT[7] buffer has been consumed. The buffer can be accessed safeiy by software. EVENTS_TRIGGERED[8] 0x128 Event number 8 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[9] 0x12c Event number 9 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[10] 0x130 Event number 10 generated by triggering the CorrespondingTRlGGER[10] task EVENTS_TRIGGERED[11] 0x134 Event number 11 genemted hylriggering the corresponding TRIGGER[11] task EVENTS_TRIGGERED[12] 0x138 Event number 12 generated by triggering the correspondingTRlGGER[12] task EVENTS_TRIGGERED[13] 0x13c Event number 13 genemted hylriggering the corresponding TRIGGER[13] task EVENTS_TRIGGERED[14] 0x140 Event number 14 generated by triggering the CorrespondingTRlGGER[14] task EVENTS_TRIGGERED[15] 0x144 Event number 15 genemted hylriggering the corresponding TRIGGER[15] task mums: (moo Enabwe or disable interrupt INTENSET 0x304 Enabe interrupt INTENCLR 0x308 Disable interrupt,EVENTS_TRIGGERED[0],0.27551085,0.27551085,0.91650426,0.91650426
nRF52820,What is the bit_offset of CH0 field from CHENSET register from PPI peripheral for nrf52820 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0,0.3871085,0.3871085,1.0000001,1.0000001
nRF52820,What is the bit_offset of TRIGGERED2 field from INTENCLR register from EGU4 peripheral for nrf52820 microcontroller?,2,22,28,22,28,0.5050002,0.5050002,0.55663043,0.55663043
nRF52820,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[11] register from EGU2 peripheral for nrf52820 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 11 for triggering the corresponding TRIGGER[11] event,Trigger 11 for triggering the corresponding TRIGGER[11] event,Trigger 11 for triggering the corresponding TRIGGER[11] event,Trigger 11 for triggering the corresponding TRIGGER[11] event,0.7562312,0.7562312,0.7562312,0.7562312
nRF52820,What is the size of EVENTS_ENDEPIN[4] register from USBD peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the size of NRFFW[5] register from UICR peripheral for nrf52820 microcontroller?,None,0x2000 5000,32,0x2000 5000,32,0.3190573,0.3190573,0.43902802,0.43902802
nRF52820,What is the description of DIR field from PIN_CNF[14] register from P0 peripheral for nrf52820 microcontroller?,Pin direction. Same physical register as DIR register,DIR AccessField Value ID A R PART N52820 N52833 N52840 Unspecified Value Description Part code 0x52820 nRF52820 0x52833 nRF52833 0x52840 nRF52840 0xFFFFFFFF Unspecified,Pin direction.,DIR AccessField Value ID A R PART N52820 N52833 N52840 Unspecified Value Description Part code 0x52820 nRF52820 0x52833 nRF52833 0x52840 nRF52840 0xFFFFFFFF Unspecified,Pin direction.,0.20093614,0.20093614,0.611179,0.611179
nRF52820,What is the description of RR0 field from RREN register from WDT peripheral for nrf52820 microcontroller?,Enable or disable RR[0] register,RR0 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 0 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 2 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 3 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 4 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 5 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 6 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 7 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 8 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 9 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 10 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 11 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 12 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 13 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 14 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 15 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 16 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 17 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 18 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 19 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 20 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 21 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 22 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 23 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 24,Enable RR0 Interrupt 0 Disable 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0,RR0 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 0 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 2 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 3 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 4 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 5 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 6 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 7 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 8 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 9 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 10 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 11 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 12 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 13 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 14 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 15 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 16 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 17 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 18 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 19 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 20 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 21 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 22 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 23 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable RR0 for event RR0 24,Enable RR0 Interrupt 0 Disable 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0 1 Enable 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event RR0,0.45649785,0.45649785,0.4031526,0.4031526
nRF52820,What is the size of TASKS_TRIGGER[14] register from EGU1 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the description of TASKS_CAPTURE[5] register from TIMER1 peripheral for nrf52820 microcontroller?,Description collection: Capture Timer value to CC[n] register,Capture Timer value to CC[n] register,Capture Timer value to CC[5] register,Capture Timer value to CC[n] register,Capture Timer value to CC[5] register,0.81626236,0.81626236,0.79450375,0.79450375
nRF52820,What is the description of CUSTOMER[15] register from UICR peripheral for nrf52820 microcontroller?,Description collection: Reserved for customer,Customer information. 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 1,Customer information.,Customer information. 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 16 4 3 1,Customer information.,0.18658575,0.18658575,0.44670194,0.44670194
nRF52820,What is the bit_offset of ENABLE field from ENABLE register from SPIS0 peripheral for nrf52820 microcontroller?,0,0x500,0x500,0x500,0x500,0.5928775,0.5928775,0.5928775,0.5928775
nRF52820,What is the description of TRIGGERED6 field from INTENSET register from EGU4 peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[6],TRIGGERED6 Interrupt generated from SPIS6.,TRIGGERED6 Interrupt Enable Set,TRIGGERED6 Interrupt generated from SPIS6.,TRIGGERED6 Interrupt Enable Set,0.56728834,0.56728834,0.7270902,0.7270902
nRF52820,What is the description of POFWARN field from INTENSET register from POWER peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event POFWARN,POFWARN event generated from POFCTRL peripheral.,POF warning event.,POFWARN event generated from POFCTRL peripheral.,POF warning event.,0.49542806,0.49542806,0.38539112,0.38539112
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[2] register from EGU2 peripheral for nrf52820 microcontroller?,0,0x00000002,0x00000002,0x00000002,0x00000002,0.55011487,0.55011487,0.55011487,0.55011487
nRF52820,What is the bit_offset of PDUSTAT field from PDUSTAT register from RADIO peripheral for nrf52820 microcontroller?,0,222,0x500,222,0x500,0.42919344,0.42919344,0.5928775,0.5928775
nRF52820,What is the bit_offset of READY field from INTENSET register from SPI1 peripheral for nrf52820 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
nRF52820,What is the description of COMPARE0 field from INTENSET register from RTC1 peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event COMPARE[0],Compare event on CC[0] match,Compare event on CC[0] match,Compare event on CC[0] match,Compare event on CC[0] match,0.55529857,0.55529857,0.55529857,0.55529857
nRF52820,What is the description of TASKS_CAPTURE[5] register from TIMER2 peripheral for nrf52820 microcontroller?,Description collection: Capture Timer value to CC[n] register,Capture Timer value to CC[n] register,Capture Timer value to CC[5] register,Capture Timer value to CC[n] register,Capture Timer value to CC[5] register,0.81626236,0.81626236,0.79450375,0.79450375
nRF52820,What is the bit_offset of CH7 field from CHG[3] register from PPI peripheral for nrf52820 microcontroller?,7,21 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230,28,21 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230,28,0.1555625,0.1555625,0.6345928,0.6345928
nRF52820,What is the bit_width of NRFFW field from NRFFW[6] register from UICR peripheral for nrf52820 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52820,What is the description of CC field from CC[5] register from TIMER3 peripheral for nrf52820 microcontroller?,Capture/Compare value,"CC0_CC, CC1_CC, CC2_CC, CC3_CC, CC4_CC, CC5_CC, CC6_CC, CC7_CC, CC8_CC, CC9_CC, CC10_CC, CC11_CC, CC12_CC, CC13_CC, CC14_CC, CC15_CC, CC16_CC, CC17_CC, CC18_CC, CC19_CC, CC20_CC, CC21_CC, CC22_CC, CC23_CC, CC24_CC, CC25_CC, CC26_CC, CC27_CC, CC28_CC, CC29_CC, CC30_CC, CC31_CC, CC32_CC, CC33_CC, CC34_CC, CC35_CC, CC36_CC, CC37_CC, CC38_CC, CC39_CC, CC40_CC, CC41_CC, CC42_CC, CC43_CC, CC44_CC, CC45_CC, CC46_CC, CC47_CC, CC48_CC, CC49_CC, CC50_CC, CC51_CC, CC52_CC, CC53_CC, CC54_CC, CC55_CC, CC56_CC, CC57_CC, CC58_CC, CC59_CC, CC60_CC, CC61_CC, CC62_CC, CC63_CC, CC64_CC, CC65_CC, CC66_CC, CC67_CC, CC68_CC, CC69_CC, CC70_CC, CC71_CC, CC72_CC, CC73_CC, CC74_CC, CC75_CC, CC76_CC, CC77_CC, CC78_CC, CC79_CC, CC80_CC, CC81_CC, CC82_CC, CC83_CC, CC84_CC, CC85_CC, CC86_CC, CC87_CC, CC88_CC, CC89_CC, CC90_CC, CC91_CC, CC92_CC, CC93_CC, CC94_CC, CC95_CC, CC96_CC, CC97_CC, CC98_CC, CC99_CC, CC100_CC, CC101_CC, CC102_CC, CC103_CC, CC104_CC, CC105_CC, CC106_CC, CC107_CC, CC108_CC, CC109_CC, CC110_CC, CC111_CC, CC112_CC, CC113_CC, CC114_CC, CC115_CC, CC116_CC, CC117_CC, CC118_CC, CC119_CC, CC120_CC, CC121_CC, CC122_CC, CC123_CC, CC124_CC, CC12",CC5 Interrupt Enable Field From CC Register From TIMER3 Peripheral For nrf52820 Microcontroller.,"CC0_CC, CC1_CC, CC2_CC, CC3_CC, CC4_CC, CC5_CC, CC6_CC, CC7_CC, CC8_CC, CC9_CC, CC10_CC, CC11_CC, CC12_CC, CC13_CC, CC14_CC, CC15_CC, CC16_CC, CC17_CC, CC18_CC, CC19_CC, CC20_CC, CC21_CC, CC22_CC, CC23_CC, CC24_CC, CC25_CC, CC26_CC, CC27_CC, CC28_CC, CC29_CC, CC30_CC, CC31_CC, CC32_CC, CC33_CC, CC34_CC, CC35_CC, CC36_CC, CC37_CC, CC38_CC, CC39_CC, CC40_CC, CC41_CC, CC42_CC, CC43_CC, CC44_CC, CC45_CC, CC46_CC, CC47_CC, CC48_CC, CC49_CC, CC50_CC, CC51_CC, CC52_CC, CC53_CC, CC54_CC, CC55_CC, CC56_CC, CC57_CC, CC58_CC, CC59_CC, CC60_CC, CC61_CC, CC62_CC, CC63_CC, CC64_CC, CC65_CC, CC66_CC, CC67_CC, CC68_CC, CC69_CC, CC70_CC, CC71_CC, CC72_CC, CC73_CC, CC74_CC, CC75_CC, CC76_CC, CC77_CC, CC78_CC, CC79_CC, CC80_CC, CC81_CC, CC82_CC, CC83_CC, CC84_CC, CC85_CC, CC86_CC, CC87_CC, CC88_CC, CC89_CC, CC90_CC, CC91_CC, CC92_CC, CC93_CC, CC94_CC, CC95_CC, CC96_CC, CC97_CC, CC98_CC, CC99_CC, CC100_CC, CC101_CC, CC102_CC, CC103_CC, CC104_CC, CC105_CC, CC106_CC, CC107_CC, CC108_CC, CC109_CC, CC110_CC, CC111_CC, CC112_CC, CC113_CC, CC114_CC, CC115_CC, CC116_CC, CC117_CC, CC118_CC, CC119_CC, CC120_CC, CC121_CC, CC122_CC, CC123_CC, CC124_CC, CC12",CC5 Interrupt Enable Field From CC Register From TIMER3 Peripheral For nrf52820 Microcontroller.,0.07039685,0.07039685,0.048902273,0.048902273
nRF52820,What is the description of TRIGGERED7 field from INTENCLR register from EGU1 peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[7],Triggered Interrupt Disable 7. TRIGGERED7 must be written with 1 to disable interrupt. 0: Interrupt is disabled. 1: Interrupt is enabled.  <SYS>> EGU1_INTENCLR_TRIGGERED7</SYS>> 0/159 <INST> 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x3,Triggered event 7 interrupt Disable.,Triggered Interrupt Disable 7. TRIGGERED7 must be written with 1 to disable interrupt. 0: Interrupt is disabled. 1: Interrupt is enabled.  <SYS>> EGU1_INTENCLR_TRIGGERED7</SYS>> 0/159 <INST> 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x308 0x3,Triggered event 7 interrupt Disable.,0.6815954,0.6815954,0.79557455,0.79557455
nRF52820,What is the description of TRIGGERED8 field from INTENCLR register from EGU2 peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[8],Triggered Interrupt 8 Enable. Write 1 to Enable Interrupt 8. Write 0 to Disable Interrupt 8. Reload of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not,Triggered EasyDMA Channel 8 Interrupt Disable,Triggered Interrupt 8 Enable. Write 1 to Enable Interrupt 8. Write 0 to Disable Interrupt 8. Reload of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not change the state of INTERRUPTED register. Reading IEN register returns the state of INTERRUPTED register. Reading INTERRUPTED register returns the state of INTERRUPTED register. Reloading of IEN register does not trigger an interrupt. Reloading of IEN register does not clear INTERRUPTED register. Writing 1 to any bit in IEN clears that bit in INTERRUPTED register. Writing 0 to any bit in IEN does not,Triggered EasyDMA Channel 8 Interrupt Disable,0.47620046,0.47620046,0.59133863,0.59133863
nRF52820,What is the size of EVENTS_TRIGGERED[13] register from EGU0 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the address_offset of ERASEPAGEPARTIALCFG register from NVMC peripheral for nrf52820 microcontroller?,0x51c,0x51c,0x514,0x51c,0x514,1.0000001,1.0000001,0.85101426,0.85101426
nRF52820,What is the description of TRIGGERED5 field from INTENSET register from EGU2 peripheral for nrf52820 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[5],TRIGGERED5 Interrupt Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable,TRIGGERED5 Interrupt Disable Set,TRIGGERED5 Interrupt Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable 5 Triggered Interrupt 5 Enable,TRIGGERED5 Interrupt Disable Set,0.5047032,0.5047032,0.69819015,0.69819015
nRF52820,What is the bit_width of LASTRX_STOP field from SHORTS register from TWIM1 peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the bit_width of IN2 field from INTENCLR register from GPIOTE peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the bit_width of TRIGGERED14 field from INTENCLR register from EGU0 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,List all the fields of NRFHW[7] register from UICR peripheral for nrf52820 microcontroller.,NRFHW,"AESMODE, CRYPTO, FRAMEHALF, FRAMEMODE, FRAMESIZE, FRAMETYPE, FRAMEXHALF, FRAMEXMODE, FRAMEXSIZE, FRAMEXTYPE, FRAMEXTYPE0, FRAMEXTYPE1, FRAMEXTYPE2, FRAMEXTYPE3, FRAMEXTYPE4, FRAMEXTYPE5, FRAMEXTYPE6, FRAMEXTYPE7, FRAMEXTYPE8, FRAMEXTYPE9, FRAMEXTYPE10, FRAMEXTYPE11, FRAMEXTYPE12, FRAMEXTYPE13, FRAMEXTYPE14, FRAMEXTYPE15, FRAMEXTYPE16, FRAMEXTYPE17, FRAMEXTYPE18, FRAMEXTYPE19, FRAMEXTYPE20, FRAMEXTYPE21, FRAMEXTYPE22, FRAMEXTYPE23, FRAMEXTYPE24, FRAMEXTYPE25, FRAMEXTYPE26, FRAMEXTYPE27, FRAMEXTYPE28, FRAMEXTYPE29, FRAMEXTYPE30, FRAMEXTYPE31, FRAMEXTYPE32, FRAMEXTYPE33, FRAMEXTYPE34, FRAMEXTYPE35, FRAMEXTYPE36, FRAMEXTYPE37, FRAMEXTYPE38, FRAMEXTYPE39, FRAMEXTYPE40, FRAMEXTYPE41, FRAMEXTYPE42, FRAMEXTYPE43, FRAMEXTYPE44, FRAMEXTYPE45, FRAMEXTYPE46, FRAMEXTYPE47, FRAMEXTYPE48, FRAMEXTYPE49, FRAMEXTYPE50, FRAMEXTYPE51, FRAMEXTYPE52, FRAMEXTYPE53, FRAMEXTYPE54, FRAMEXTYPE55, FRAMEXTYPE56, FRAMEXTYPE57, FRAMEXTYPE58, FRAMEXTYPE59, FRAMEXTYPE60, FRAMEXTYPE61, FRAMEXTYPE62, FRAMEXTYPE63, FRAMEXTYPE64, FRAMEXTYPE65, FRAMEXTYPE66, FRAMEXTYPE67, FRAMEXTYPE68, FRAMEXTYPE69, FRAMEXTYPE70, FRAMEXTYPE71, FRAMEXTYPE72, FRAMEXTYPE73, FRAMEXTYPE74, FRAMEXTYPE75, FRAMEXTYPE76, FRAMEXTYPE77, FRAMEXTYPE78, FRAMEXTYPE79, FRAMEXTYPE80, FRAMEXTYPE81, FRAMEXTYPE82, FRAMEXTYPE83, FRAMEXTYPE84, FRAMEXTYPE85, FRAMEXTYPE86, FRAMEXTYPE87, FRAMEXTYPE88, FRAMEXTYPE89, F","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","AESMODE, CRYPTO, FRAMEHALF, FRAMEMODE, FRAMESIZE, FRAMETYPE, FRAMEXHALF, FRAMEXMODE, FRAMEXSIZE, FRAMEXTYPE, FRAMEXTYPE0, FRAMEXTYPE1, FRAMEXTYPE2, FRAMEXTYPE3, FRAMEXTYPE4, FRAMEXTYPE5, FRAMEXTYPE6, FRAMEXTYPE7, FRAMEXTYPE8, FRAMEXTYPE9, FRAMEXTYPE10, FRAMEXTYPE11, FRAMEXTYPE12, FRAMEXTYPE13, FRAMEXTYPE14, FRAMEXTYPE15, FRAMEXTYPE16, FRAMEXTYPE17, FRAMEXTYPE18, FRAMEXTYPE19, FRAMEXTYPE20, FRAMEXTYPE21, FRAMEXTYPE22, FRAMEXTYPE23, FRAMEXTYPE24, FRAMEXTYPE25, FRAMEXTYPE26, FRAMEXTYPE27, FRAMEXTYPE28, FRAMEXTYPE29, FRAMEXTYPE30, FRAMEXTYPE31, FRAMEXTYPE32, FRAMEXTYPE33, FRAMEXTYPE34, FRAMEXTYPE35, FRAMEXTYPE36, FRAMEXTYPE37, FRAMEXTYPE38, FRAMEXTYPE39, FRAMEXTYPE40, FRAMEXTYPE41, FRAMEXTYPE42, FRAMEXTYPE43, FRAMEXTYPE44, FRAMEXTYPE45, FRAMEXTYPE46, FRAMEXTYPE47, FRAMEXTYPE48, FRAMEXTYPE49, FRAMEXTYPE50, FRAMEXTYPE51, FRAMEXTYPE52, FRAMEXTYPE53, FRAMEXTYPE54, FRAMEXTYPE55, FRAMEXTYPE56, FRAMEXTYPE57, FRAMEXTYPE58, FRAMEXTYPE59, FRAMEXTYPE60, FRAMEXTYPE61, FRAMEXTYPE62, FRAMEXTYPE63, FRAMEXTYPE64, FRAMEXTYPE65, FRAMEXTYPE66, FRAMEXTYPE67, FRAMEXTYPE68, FRAMEXTYPE69, FRAMEXTYPE70, FRAMEXTYPE71, FRAMEXTYPE72, FRAMEXTYPE73, FRAMEXTYPE74, FRAMEXTYPE75, FRAMEXTYPE76, FRAMEXTYPE77, FRAMEXTYPE78, FRAMEXTYPE79, FRAMEXTYPE80, FRAMEXTYPE81, FRAMEXTYPE82, FRAMEXTYPE83, FRAMEXTYPE84, FRAMEXTYPE85, FRAMEXTYPE86, FRAMEXTYPE87, FRAMEXTYPE88, FRAMEXTYPE89, F","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN",0.21333745,0.21333745,0.16406259,0.16406259
nRF52820,What is the description of CONFIG[0] register from GPIOTE peripheral for nrf52820 microcontroller?,"Description collection: Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event",Configuration of GPIO pins,P0.00/XL1  P0.01/XL2  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  A7  C7  D7  C6  D6  E6  F6  E7  F7  G7  D5  E4  E5  S  S  S  S  S  S  V  V  V  DEC1  P0.00/XL1  P0.01/XL2  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  VDD  VDDH  VBUS  VSS  VSS  VSS  D  D  V  B  S  U  C  E  D  C  C  D  -  D  4  C  E  D  S  S  V  0  N  I  A  /  2  0  .  0  P  1  N  I  A  /  3  0  .  0  P  8  2  .  0  P  0  3  .  0  P  nRF52820  T  E  S  E  R  /  4  5  8  0  1  1  1  2  +  D  .  0  P  .  0  P  .  0  P  .  0  P  9  2  .  0  P  O  I  D  W  S  8  0  .  0  P  K  L  C  D  W  S  VDD  XC2  XC1  DEC6  VSS_PA  ANT  P0.17  P0.16  DEC5  30  29  28  27  26  25  24  23  22  21  C11  100nF  XC2  XC1  DEC3  DEC4_6  P0.17  P0.16  L1  4.7nH  C3  1.0pF  C10  100pF  C9  N.C.  L2  2.2nH  C4  1.2pF  1  1  2  1  3  1  4  1  5  1  6  1  T  E  7  1  8  1  9  1  0  2  U1  nRF52820-QDAA  C8  820pF  Not required for Dxx and later  C19  4.7F  -  D  +  D  4  1  .  0  P  5  1  .  0  P  S  E  R  /  8  1  .  0  P  0  2  .  0  P  O  I  D  W  S  K  L  C  D  W  S  VDD_nRF  C7  100nF,Configuration of GPIO pins,P0.00/XL1  P0.01/XL2  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  A7  C7  D7  C6  D6  E6  F6  E7  F7  G7  D5  E4  E5  S  S  S  S  S  S  V  V  V  DEC1  P0.00/XL1  P0.01/XL2  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  VDD  VDDH  VBUS  VSS  VSS  VSS  D  D  V  B  S  U  C  E  D  C  C  D  -  D  4  C  E  D  S  S  V  0  N  I  A  /  2  0  .  0  P  1  N  I  A  /  3  0  .  0  P  8  2  .  0  P  0  3  .  0  P  nRF52820  T  E  S  E  R  /  4  5  8  0  1  1  1  2  +  D  .  0  P  .  0  P  .  0  P  .  0  P  9  2  .  0  P  O  I  D  W  S  8  0  .  0  P  K  L  C  D  W  S  VDD  XC2  XC1  DEC6  VSS_PA  ANT  P0.17  P0.16  DEC5  30  29  28  27  26  25  24  23  22  21  C11  100nF  XC2  XC1  DEC3  DEC4_6  P0.17  P0.16  L1  4.7nH  C3  1.0pF  C10  100pF  C9  N.C.  L2  2.2nH  C4  1.2pF  1  1  2  1  3  1  4  1  5  1  6  1  T  E  7  1  8  1  9  1  0  2  U1  nRF52820-QDAA  C8  820pF  Not required for Dxx and later  C19  4.7F  -  D  +  D  4  1  .  0  P  5  1  .  0  P  S  E  R  /  8  1  .  0  P  0  2  .  0  P  O  I  D  W  S  K  L  C  D  W  S  VDD_nRF  C7  100nF,0.19979422,0.19979422,0.007882813,0.007882813
nRF52820,What is the bit_width of TRIGGERED7 field from INTENCLR register from EGU5 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the description of SRC field from LFCLKSRCCOPY register from CLOCK peripheral for nrf52820 microcontroller?,Clock source,Source of HFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,Source of LFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,Source of HFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,Source of LFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,0.2971933,0.2971933,0.2960446,0.2960446
nRF52820,What is the bit_offset of TRIGGERED5 field from INTEN register from EGU5 peripheral for nrf52820 microcontroller?,5,25,25,25,25,0.6110911,0.6110911,0.6110911,0.6110911
nRF52820,What is the description of TASKS_OUT[6] register from GPIOTE peripheral for nrf52820 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY.,TASKS_OUT[6],Set pin as output and set output level.,TASKS_OUT[6],Set pin as output and set output level.,0.29810882,0.29810882,0.3809746,0.3809746
nRF52820,What is the description of PIN8 field from OUT register from P0 peripheral for nrf52820 microcontroller?,Pin 8,Pin 8 Output Task Configuration. Set task active on pin 8. Clearing f sets the pin low. Clearing e sets the pin high. Setting f sets the pin low. Setting e sets the pin high. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PIN8 Output Task Configuration. Clearing the task will output a '0' on the pin. Setting the task will output a '1' on the pin. Accessible only from CPU. Access from RAM is not generated. Accessible from both CPU and PPI. Set the task to write a '0' or '1' on the pin. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Pin 8 Output Task Configuration. Set task active on pin 8. Clearing f sets the pin low. Clearing e sets the pin high. Setting f sets the pin low. Setting e sets the pin high. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PIN8 Output Task Configuration. Clearing the task will output a '0' on the pin. Setting the task will output a '1' on the pin. Accessible only from CPU. Access from RAM is not generated. Accessible from both CPU and PPI. Set the task to write a '0' or '1' on the pin. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.51910734,0.51910734,0.46894944,0.46894944
nRF52820,What is the description of TASKS_TRIGGER[3] register from EGU2 peripheral for nrf52820 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TASKS_TRIGGER[3] Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TRIGGER TASKS[3] Register Description Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TASKS_TRIGGER[3] Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TRIGGER TASKS[3] Register Description Trigger n for triggering the corresponding TRIGGERED[n] event,0.6352011,0.6352011,0.8092532,0.8092532
nRF52820,What is the bit_offset of RXSTARTED field from INTEN register from TWIM0 peripheral for nrf52820 microcontroller?,19,0x108,20,0x108,20,0.30893874,0.30893874,0.8037876,0.8037876
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[14] register from EGU0 peripheral for nrf52820 microcontroller?,0,0x00000000,0x0000000e,0x00000000,0x0000000e,0.58084786,0.58084786,0.6005338,0.6005338
nRF52820,What is the bit_width of EVENTS_DBLRDY field from EVENTS_DBLRDY register from QDEC peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the description of FRAMING field from ERRORSRC register from UART0 peripheral for nrf52820 microcontroller?,Framing error occurred,Framing error A new byte was received before previous byte got read by software from the RXD register. (Previous data is lost) 0 Read: no framing error occured 1 Read: framing error occured NACK received after sending the address (write '1' to clear) 0 Read: error not present 1 Read: error present NACK received after sending a data byte (write '1' to clear) 0 Read: error not present 1 Read: error present,Framing error A new byte was received before previous byte got read by software from the RXD register. (Previous data is lost) 0 Read: no framing error occured 1 Read: framing error occured NACK received after sending the address (write '1' to clear) 0 Read: error not present 1 Read: error present NACK received after sending a data byte (write '1' to clear) 0 Read: error not present 1 Read: error present,Framing error A new byte was received before previous byte got read by software from the RXD register. (Previous data is lost) 0 Read: no framing error occured 1 Read: framing error occured NACK received after sending the address (write '1' to clear) 0 Read: error not present 1 Read: error present NACK received after sending a data byte (write '1' to clear) 0 Read: error not present 1 Read: error present,Framing error A new byte was received before previous byte got read by software from the RXD register. (Previous data is lost) 0 Read: no framing error occured 1 Read: framing error occured NACK received after sending the address (write '1' to clear) 0 Read: error not present 1 Read: error present NACK received after sending a data byte (write '1' to clear) 0 Read: error not present 1 Read: error present,0.5234649,0.5234649,0.5234649,0.5234649
nRF52820,What is the bit_width of DRIVE field from PIN_CNF[23] register from P0 peripheral for nrf52820 microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561
nRF52820,What is the size of ADDRESS[1] register from TWIS0 peripheral for nrf52820 microcontroller?,None,0x40003004,32,0x40003004,32,0.22455329,0.22455329,0.43902802,0.43902802
nRF52820,What is the size of TASKS_CCASTOP register from RADIO peripheral for nrf52820 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[4] register from EGU4 peripheral for nrf52820 microcontroller?,0,0x100 + (n  0x4),0x100,0x100 + (n  0x4),0x100,0.4611929,0.4611929,0.63574564,0.63574564
nRF52820,What is the bit_offset of DNACK field from ERRORSRC register from TWIM0 peripheral for nrf52820 microcontroller?,2,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,20,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,20,0.34206247,0.34206247,0.541844,0.541844
nRF52820,What is the description of PIN25 field from DIRSET register from P0 peripheral for nrf52820 microcontroller?,Set as output pin 25,PIN25 DIRSET Field Description,PIN25 Data Direction Set,PIN25 DIRSET Field Description,PIN25 Data Direction Set,0.3534211,0.3534211,0.51167774,0.51167774
nRF52820,What is the description of TWI1 peripheral for nrf52820 microcontroller?,I2C compatible Two-Wire Interface 1,I2C compatible two-wire interface slave with EasyDMA,TWI1 peripheral for nrf52820 microcontroller.,I2C compatible two-wire interface slave with EasyDMA,TWI1 peripheral for nrf52820 microcontroller.,0.770298,0.770298,0.2693739,0.2693739
nRF52820,What is the size of TASKS_STARTEPIN[1] register from USBD peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the address_offset of NRFFW[5] register from UICR peripheral for nrf52820 microcontroller?,0x28,0x614,0x104,0x614,0x104,0.8246572,0.8246572,0.72931504,0.72931504
nRF52820,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[0] register from TIMER1 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the description of TASKS_RESUME register from SPIM0 peripheral for nrf52820 microcontroller?,Resume SPI transaction,Resume SPI transaction,Resume SPI transaction,Resume SPI transaction,Resume SPI transaction,1.0,1.0,1.0,1.0
nRF52820,What is the description of EPDATASTATUS register from USBD peripheral for nrf52820 microcontroller?,Provides information on which endpoint(s) an acknowledged data transfer has occurred (EPDATA event),EPDATASTATUS Register Access Limitations,EPDATASTATUS Register Description,EPDATASTATUS Register Access Limitations,EPDATASTATUS Register Description,0.45912597,0.45912597,0.5344894,0.5344894
nRF52820,What is the description of LOWPOWER register from USBD peripheral for nrf52820 microcontroller?,Controls USBD peripheral low power mode during USB suspend,LOWPOWER,LOWPOWER register access limitations,LOWPOWER,LOWPOWER register access limitations,0.25220788,0.25220788,0.15170541,0.15170541
nRF52820,What is the bit_width of TASKS_FLUSHRX field from TASKS_FLUSHRX register from UARTE0 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the description of CH11 field from CHG[2] register from PPI peripheral for nrf52820 microcontroller?,Include or exclude channel 11,C11 100nF  XC2  XC1  DEC3  DEC4_6  P0.17  P0.16  L1  4.7nH  C3  1.0pF  C10  100pF  C9  N.C.  L2  2.2nH  C4  1.2pF  1  1  2  1  3  1  4  1  5  1  6  1  T  E  7  1  8  1  9  1  0  2  U1  nRF52820-QDAA  C8  820pF  Not required for Dxx and later  C19  4.7F  -  D  +  D  4  1  .  0  P  5  1  .  0  P  S  E  R  /  8  1  .  0  P  0  2  .  0  P  O  I  D  W  S  K  L  C  D  W  S  VDD_nRF  C7  100nF,Channel 11 Event Generation Configuration,C11 100nF  XC2  XC1  DEC3  DEC4_6  P0.17  P0.16  L1  4.7nH  C3  1.0pF  C10  100pF  C9  N.C.  L2  2.2nH  C4  1.2pF  1  1  2  1  3  1  4  1  5  1  6  1  T  E  7  1  8  1  9  1  0  2  U1  nRF52820-QDAA  C8  820pF  Not required for Dxx and later  C19  4.7F  -  D  +  D  4  1  .  0  P  5  1  .  0  P  S  E  R  /  8  1  .  0  P  0  2  .  0  P  O  I  D  W  S  K  L  C  D  W  S  VDD_nRF  C7  100nF,Channel 11 Event Generation Configuration,0.19211179,0.19211179,0.51636934,0.51636934
nRF52820,What is the description of EVENTS_RESOLVED field from EVENTS_RESOLVED register from AAR peripheral for nrf52820 microcontroller?,Address resolved,Address resolved,Address resolved,Address resolved,Address resolved,1.0,1.0,1.0,1.0
nRF52820,What is the description of PIN14 field from LATCH register from P0 peripheral for nrf52820 microcontroller?,Status on whether PIN14 has met criteria set in PIN_CNF14.SENSE register. Write '1' to clear.,1 w 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 22,PIN14,1 w 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 22,PIN14,-0.007941868,-0.007941868,0.48931676,0.48931676
nRF52820,What is the description of TRIGGERED2 field from INTEN register from EGU3 peripheral for nrf52820 microcontroller?,Enable or disable interrupt for event TRIGGERED[2],"EasyDMA Channel 2 Triggered Interrupt Disable. Enable interrupt from EasyDMA channel 2. 0 = Disable, 1 = Enable. <129=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <142=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <143=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <144=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <145=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <146=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <147=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <148=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <149=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <150=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <151=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <152=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <153=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <154=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <155=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <156=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <157=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <158=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <159=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <160=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <161=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <162=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <163=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <164=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <165=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <166=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <167=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <168=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <169=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <170",Triggered Event 2 Interrupt Disable,"EasyDMA Channel 2 Triggered Interrupt Disable. Enable interrupt from EasyDMA channel 2. 0 = Disable, 1 = Enable. <129=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <142=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <143=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <144=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <145=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <146=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <147=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <148=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <149=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <150=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <151=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <152=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <153=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <154=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <155=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <156=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <157=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <158=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <159=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <160=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <161=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <162=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <163=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <164=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <165=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <166=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <167=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <168=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <169=> TRIGGERED2 EasyDMA Channel 2 Triggered Interrupt Disable. <170",Triggered Event 2 Interrupt Disable,0.5855068,0.5855068,0.94244266,0.94244266
nRF52820,What is the size of EVENTS_TRIGGERED[11] register from EGU4 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the bit_width of CUSTOMER field from CUSTOMER[20] register from UICR peripheral for nrf52820 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52820,What is the description of INTEN register from EGU0 peripheral for nrf52820 microcontroller?,Enable or disable interrupt,Enable interrupts.,"Interrupt enable register. Description of EVENTS, STATUS, and INTENS registers from EGU0 peripheral for nrf52820 microcontroller.",Enable interrupts.,"Interrupt enable register. Description of EVENTS, STATUS, and INTENS registers from EGU0 peripheral for nrf52820 microcontroller.",0.7774379,0.7774379,0.5543001,0.5543001
nRF52820,What is the description of EVENTS_DATARDY field from EVENTS_DATARDY register from TEMP peripheral for nrf52820 microcontroller?,"Temperature measurement complete, data ready",DATA READY EVENTS_DATARDY Generated 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Value Description Data Ready event generated 0 Event not generated 1 Event generated,Data ready event generated for channel 0.,DATA READY EVENTS_DATARDY Generated 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Value Description Data Ready event generated 0 Event not generated 1 Event generated,Data ready event generated for channel 0.,0.23235643,0.23235643,0.23967814,0.23967814
nRF52820,What is the description of CTETIME field from CTESTATUS register from RADIO peripheral for nrf52820 microcontroller?,CTETime parsed from packet,16-bit CTE time in 8 s units.,Length of the CTE in 8 s units.,16-bit CTE time in 8 s units.,Length of the CTE in 8 s units.,0.37751594,0.37751594,0.30015212,0.30015212
nRF52820,What is the address_offset of EVENTS_LFCLKSTARTED register from CLOCK peripheral for nrf52820 microcontroller?,0x104,0x108,0x100,0x108,0x100,0.88001066,0.88001066,0.7719262,0.7719262
nRF52820,What is the bit_width of TXADD5 field from DACNF register from RADIO peripheral for nrf52820 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
nRF52820,What is the description of COMPARE2 field from INTENCLR register from TIMER3 peripheral for nrf52820 microcontroller?,Write '1' to disable interrupt for event COMPARE[2],Disable Interrupt,Compare2 Interrupt Disable,Disable Interrupt,Compare2 Interrupt Disable,0.65251505,0.65251505,0.7476062,0.7476062
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[8] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x100 + (n  0x4),0x100,0x100 + (n  0x4),0x100,0.4611929,0.4611929,0.63574564,0.63574564
nRF52820,What is the bit_width of TASKS_STOP field from TASKS_STOP register from TWI1 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the address_offset of EVENTS_TRIGGERED[8] register from EGU3 peripheral for nrf52820 microcontroller?,0x120,0x100 + (n  0x4),0x100 + (8  0x4),0x100 + (n  0x4),0x100 + (8  0x4),0.59168375,0.59168375,0.5911194,0.5911194
nRF52820,What is the bit_width of TRIGGERED1 field from INTEN register from EGU0 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the bit_offset of INPUT field from PIN_CNF[18] register from P0 peripheral for nrf52820 microcontroller?,1,18,18,18,18,0.43743575,0.43743575,0.43743575,0.43743575
nRF52820,What is the description of EVENTS_CRCOK field from EVENTS_CRCOK register from RADIO peripheral for nrf52820 microcontroller?,Packet received with CRC ok,Packet received with CRC ok,Packet received with CRC ok,Packet received with CRC ok,Packet received with CRC ok,1.0,1.0,1.0,1.0
nRF52820,What is the bit_width of PIN11 field from IN register from P0 peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[2] register from EGU4 peripheral for nrf52820 microcontroller?,0,0x00000002,0x00000002,0x00000002,0x00000002,0.55011487,0.55011487,0.55011487,0.55011487
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[2] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x140 + (n  0x4),0x00000002,0x140 + (n  0x4),0x00000002,0.4435179,0.4435179,0.55011487,0.55011487
nRF52820,What is the address_offset of TASKS_SUSPEND register from TWI0 peripheral for nrf52820 microcontroller?,0x1c,0x01C,0x01c,0x01C,0x01c,0.92677146,0.92677146,0.92677146,0.92677146
nRF52820,What is the bit_offset of DBFEN field from DBFEN register from QDEC peripheral for nrf52820 microcontroller?,0,0x528,28,0x528,28,0.5579529,0.5579529,0.4157711,0.4157711
nRF52820,What is the description of TASKS_READCLRACC field from TASKS_READCLRACC register from QDEC peripheral for nrf52820 microcontroller?,Read and clear ACC and ACCDBL,Read and clear ACC and ACCDBL TASKS_RDCLRACC 0x008 Read and clear ACC TASKS_RDCLRDBL 0x010 Read and clear ACCDBL EVENTS_SAMPLERDY 0x100 Event being generated for every new sample value written to the SAMPLE register EVENTS_REPORTRDY 0x104 Non-null report ready EVENTS_ACCOF 0x108 ACC or ACCDBL register overflow EVENTS_DBLRDY 0x10C Double displacement(s) detected EVENTS_STOPPED 0x110 QDEC has been stopped SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt MICSTATUS 0x400 MIC check result ENABLE 0x500 Enable MODE 0x504 Operation mode CNFPTR 0x508 Pointer to data structure holding the AES key and the NONCE vector INPTR 0x50C Input pointer OUTPTR 0x510 Output pointer SCRATCHPTR 0x514 Pointer to data area used for temporary storage MAXPACKETSIZE 0x518 Length of keystream generated when MODE.LENGTH = Extended RATEOVERRIDE 0x51C Data rate override setting. HEADERMASK 0x520 Header (S0) mask.,Read and clear ACC and ACCDBL,Read and clear ACC and ACCDBL TASKS_RDCLRACC 0x008 Read and clear ACC TASKS_RDCLRDBL 0x010 Read and clear ACCDBL EVENTS_SAMPLERDY 0x100 Event being generated for every new sample value written to the SAMPLE register EVENTS_REPORTRDY 0x104 Non-null report ready EVENTS_ACCOF 0x108 ACC or ACCDBL register overflow EVENTS_DBLRDY 0x10C Double displacement(s) detected EVENTS_STOPPED 0x110 QDEC has been stopped SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt MICSTATUS 0x400 MIC check result ENABLE 0x500 Enable MODE 0x504 Operation mode CNFPTR 0x508 Pointer to data structure holding the AES key and the NONCE vector INPTR 0x50C Input pointer OUTPTR 0x510 Output pointer SCRATCHPTR 0x514 Pointer to data area used for temporary storage MAXPACKETSIZE 0x518 Length of keystream generated when MODE.LENGTH = Extended RATEOVERRIDE 0x51C Data rate override setting. HEADERMASK 0x520 Header (S0) mask.,Read and clear ACC and ACCDBL,0.53685635,0.53685635,1.0,1.0
nRF52820,What is the bit_offset of TRIGGERED10 field from INTEN register from EGU0 peripheral for nrf52820 microcontroller?,10,10,20,10,20,1.0,1.0,0.67962354,0.67962354
nRF52820,What is the bit_width of DAB field from DAB[2] register from RADIO peripheral for nrf52820 microcontroller?,32,16,1,16,1,0.69824684,0.69824684,0.49268645,0.49268645
nRF52820,What is the size of WVALUEL register from USBD peripheral for nrf52820 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52820,What is the bit_width of OUT7 field from EPOUTEN register from USBD peripheral for nrf52820 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52820,What is the bit_width of CNFPTR field from CNFPTR register from CCM peripheral for nrf52820 microcontroller?,32,31:16,31,31:16,31,0.50668675,0.50668675,0.85778546,0.85778546
nRF52820,What is the description of NUMBEROF8US field from DFECTRL1 register from RADIO peripheral for nrf52820 microcontroller?,Length of the AoA/AoD procedure in number of 8 us units,Number of 8us intervals between TASKS_START and TASKS_DISABLE.,Number of 8us intervals between TXEN and TXIDLE.,Number of 8us intervals between TASKS_START and TASKS_DISABLE.,Number of 8us intervals between TXEN and TXIDLE.,0.2230189,0.2230189,0.31829393,0.31829393
nRF52820,What is the bit_offset of PARITYTYPE field from CONFIG register from UART0 peripheral for nrf52820 microcontroller?,8,0x56c+0x100+0x1000+0x10000+0x100000+0x200000+0x400000+0x800000+0x1000000+0x2000000+0x4000000+0x8000000+0x10000000+0x20000000+0x40000000+0x80000000+0x100000000+0x200000000+0x400000000+0x800000000+0x1000000000+0x2000000000+0x4000000000+0x8000000000+0x10000000000+0x20000000000+0x40000000000+0x80000000000+0x100000000000+0x200000000000+0x400000000000+0x800000000000+0x1000000000000+0x2000000000000+0x4000000000000+0x8000000000000+0x10000000000000+0x20000000000000+0x40000000000000+0x80000000000000+0x100000000000000+0x200000000000000+0x400000000000000+0x800000000000000+0x1000000000000000+0x2000000000000000+0x4000000000000000+0x8000000000000000+0x10000000000000000+0x20000000000000000+0x40000000000000000+0x80000000000000000+0x100000000000000000+0x200000000000000000+0x,0,0x56c+0x100+0x1000+0x10000+0x100000+0x200000+0x400000+0x800000+0x1000000+0x2000000+0x4000000+0x8000000+0x10000000+0x20000000+0x40000000+0x80000000+0x100000000+0x200000000+0x400000000+0x800000000+0x1000000000+0x2000000000+0x4000000000+0x8000000000+0x10000000000+0x20000000000+0x40000000000+0x80000000000+0x100000000000+0x200000000000+0x400000000000+0x800000000000+0x1000000000000+0x2000000000000+0x4000000000000+0x8000000000000+0x10000000000000+0x20000000000000+0x40000000000000+0x80000000000000+0x100000000000000+0x200000000000000+0x400000000000000+0x800000000000000+0x1000000000000000+0x2000000000000000+0x4000000000000000+0x8000000000000000+0x10000000000000000+0x20000000000000000+0x40000000000000000+0x80000000000000000+0x100000000000000000+0x200000000000000000+0x,0,0.1612121,0.1612121,0.5250482,0.5250482
nRF52820,What is the size of TASKS_CLR[1] register from GPIOTE peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the description of TASKS_CLR field from TASKS_CLR[3] register from GPIOTE peripheral for nrf52820 microcontroller?,Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low.,Clear pin low.,Clear pin low.,Clear pin low.,Clear pin low.,0.50491834,0.50491834,0.50491834,0.50491834
nRF52820,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[5] register from EGU2 peripheral for nrf52820 microcontroller?,1,32,128,32,128,0.49268645,0.49268645,0.4895569,0.4895569
nRF52820,What is the description of PULL field from PIN_CNF[0] register from P0 peripheral for nrf52820 microcontroller?,Pull configuration,PULL configuration.,Pull configuration,PULL configuration.,Pull configuration,0.9323175,0.9323175,1.0000001,1.0000001
nRF52820,What is the address_offset of INTENCLR register from EGU5 peripheral for nrf52820 microcontroller?,0x308,0x308,0x308,0x308,0x308,0.99999976,0.99999976,0.99999976,0.99999976
nRF52820,What is the bit_width of NRFHW field from NRFHW[11] register from UICR peripheral for nrf52820 microcontroller?,32,16,12,16,12,0.69824684,0.69824684,0.6645521,0.6645521
nRF52820,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[13] register from EGU5 peripheral for nrf52820 microcontroller?,0,0x100 + (n  0x4),0x100 + (n  0x4),0x100 + (n  0x4),0x100 + (n  0x4),0.4611929,0.4611929,0.4611929,0.4611929
nRF52820,What is the description of EVENTS_TRIGGERED[7] register from EGU3 peripheral for nrf52820 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,TRIGGERED[7] Event generated from multiple input GPIO pins with SENSE mechanism enabled.,TRIGGERED[7] Event generated from multiple input GPIO pins with SENSE mechanism enabled,TRIGGERED[7] Event generated from multiple input GPIO pins with SENSE mechanism enabled.,TRIGGERED[7] Event generated from multiple input GPIO pins with SENSE mechanism enabled,0.42390564,0.42390564,0.4122194,0.4122194
nRF52820,What is the bit_offset of TRIGGERED6 field from INTENCLR register from EGU2 peripheral for nrf52820 microcontroller?,6,26,26,26,26,0.6453868,0.6453868,0.6453868,0.6453868
nRF52820,What is the bit_width of CCASTOPPED field from INTENCLR register from RADIO peripheral for nrf52820 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52820,What is the description of CC field from CC[2] register from TIMER1 peripheral for nrf52820 microcontroller?,Capture/Compare value,CC2_CCV,"CC Channel 2 Value, 12-bit [12:0] Read-only, 12-bit [11:0] Write-only, 12-bit [11:0] Reload, 12-bit [11:0] Compare/CMP, 12-bit [11:0] Set, 12-bit [11:0] Clear, 12-bit [11:0] Toggle, 12-bit [11:0] Invert, 12-bit [11:0] Count, 12-bit [11:0] Top, 12-bit [11:0] Bottom, 12-bit [11:0] Peek, 12-bit [11:0] Peek Next, 12-bit [11:0] Peek Previous, 12-bit [11:0] Peek Next Next, 12-bit [11:0] Peek Previous Previous, 12-bit [11:0] Peek Next Next Next, 12-bit [11:0] Peek Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next Next Next Next Next",CC2_CCV,"CC Channel 2 Value, 12-bit [12:0] Read-only, 12-bit [11:0] Write-only, 12-bit [11:0] Reload, 12-bit [11:0] Compare/CMP, 12-bit [11:0] Set, 12-bit [11:0] Clear, 12-bit [11:0] Toggle, 12-bit [11:0] Invert, 12-bit [11:0] Count, 12-bit [11:0] Top, 12-bit [11:0] Bottom, 12-bit [11:0] Peek, 12-bit [11:0] Peek Next, 12-bit [11:0] Peek Previous, 12-bit [11:0] Peek Next Next, 12-bit [11:0] Peek Previous Previous, 12-bit [11:0] Peek Next Next Next, 12-bit [11:0] Peek Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next Next Next Next, 12-bit [11:0] Peek Previous Previous Previous Previous Previous Previous Previous Previous Previous Previous Previous, 12-bit [11:0] Peek Next Next Next Next Next Next Next Next Next Next Next Next Next",0.10524033,0.10524033,0.13657334,0.13657334
nRF52820,What is the bit_width of EVENTS_RXDRDY field from EVENTS_RXDRDY register from UARTE0 peripheral for nrf52820 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52820,What is the size of TASKS_TRIGGER[11] register from EGU5 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,List all the fields of CC[3] register from TIMER3 peripheral for nrf52820 microcontroller.,CC,"0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV,","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV, CC3_CCV,",0.14706448,0.14706448,0.3812604,0.3812604
nRF52820,What is the size of TASKS_TRIGGER[3] register from EGU1 peripheral for nrf52820 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52820,What is the description of TASKS_START register from TIMER2 peripheral for nrf52820 microcontroller?,Start Timer,Start Timer,Start Timer,Start Timer,Start Timer,1.0000001,1.0000001,1.0000001,1.0000001
nRF52820,What is the description of TASKS_TRIGGER[11] register from EGU0 peripheral for nrf52820 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TASKS_TRIGGER[11] Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TRIGGERED[11] EVENTS_TRIGGERED Task Endpoint Selector 0x00000000 ID AccessField Value ID Description A W TRIGGERED[0] Triggered event from TRIGGER[0] Trigger task TRIGGERED[1] Triggered event from TRIGGER[1] Trigger task TRIGGERED[2] Triggered event from TRIGGER[2] Trigger task TRIGGERED[3] Triggered event from TRIGGER[3] Trigger task TRIGGERED[4] Triggered event from TRIGGER[4] Trigger task TRIGGERED[5] Triggered event from TRIGGER[5] Trigger task TRIGGERED[6] Triggered event from TRIGGER[6] Trigger task TRIGGERED[7] Triggered event from TRIGGER[7] Trigger task TRIGGERED[8] Triggered event from TRIGGER[8] Trigger task TRIGGERED[9] Triggered event from TRIGGER[9] Trigger task TRIGGERED[10] Triggered event from TRIGGER[10] Trigger task TRIGGERED[11] Triggered event from TRIGGER[11] Trigger task TRIGGERED[12] Triggered event from TRIGGER[12] Trigger task TRIGGERED[13] Triggered event from TRIGGER[13] Trigger task TRIGGERED[14] Triggered event from TRIGGER[14] Trigger task TRIGGERED[15] Triggered event from TRIGGER[15] Trigger task TRIGGERED[16] Triggered event from TRIGGER[16] Trigger task TRIGGERED[17] Triggered event from TRIGGER[17] Trigger task TRIGGERED[18] Triggered event from TRIGGER[18] Trigger task TRIGGERED[19] Triggered event from TRIGGER[19] Trigger task TRIGGERED[20] Triggered event from TRIGGER[20] Trigger task TRIGGERED[21] Triggered event from TRIGGER[21] Trigger task TRIGGERED[22] Triggered event from TRIGGER[22] Trigger task TRIGGERED[23] Triggered event from TRIGGER[23] Trigger task TRIGGERED[24] Triggered event from TRIGGER[24] Trigger task TRIGGERED[25] Triggered event from TRIGGER[25] Trigger task TRIGGERED[26] Triggered event from TRIGGER[26] Trigger task TRIGGERED[27] Triggered event from TRIGGER[27] Trigger task TRIGGERED[28] Triggered event from TRIGGER[28] Trigger task TRIGGERED[29] Triggered event from TRIGGER[29] Trigger task TRIGGERED[30] Triggered event from TRIGGER[30] Trigger task TRIGGERED[31] Triggered event from TRIGGER[31] Trigger task TRIGGERED[32],TRIGGER TASKS_TRIGGER[11] Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER TRIGGERED[11] EVENTS_TRIGGERED Task Endpoint Selector 0x00000000 ID AccessField Value ID Description A W TRIGGERED[0] Triggered event from TRIGGER[0] Trigger task TRIGGERED[1] Triggered event from TRIGGER[1] Trigger task TRIGGERED[2] Triggered event from TRIGGER[2] Trigger task TRIGGERED[3] Triggered event from TRIGGER[3] Trigger task TRIGGERED[4] Triggered event from TRIGGER[4] Trigger task TRIGGERED[5] Triggered event from TRIGGER[5] Trigger task TRIGGERED[6] Triggered event from TRIGGER[6] Trigger task TRIGGERED[7] Triggered event from TRIGGER[7] Trigger task TRIGGERED[8] Triggered event from TRIGGER[8] Trigger task TRIGGERED[9] Triggered event from TRIGGER[9] Trigger task TRIGGERED[10] Triggered event from TRIGGER[10] Trigger task TRIGGERED[11] Triggered event from TRIGGER[11] Trigger task TRIGGERED[12] Triggered event from TRIGGER[12] Trigger task TRIGGERED[13] Triggered event from TRIGGER[13] Trigger task TRIGGERED[14] Triggered event from TRIGGER[14] Trigger task TRIGGERED[15] Triggered event from TRIGGER[15] Trigger task TRIGGERED[16] Triggered event from TRIGGER[16] Trigger task TRIGGERED[17] Triggered event from TRIGGER[17] Trigger task TRIGGERED[18] Triggered event from TRIGGER[18] Trigger task TRIGGERED[19] Triggered event from TRIGGER[19] Trigger task TRIGGERED[20] Triggered event from TRIGGER[20] Trigger task TRIGGERED[21] Triggered event from TRIGGER[21] Trigger task TRIGGERED[22] Triggered event from TRIGGER[22] Trigger task TRIGGERED[23] Triggered event from TRIGGER[23] Trigger task TRIGGERED[24] Triggered event from TRIGGER[24] Trigger task TRIGGERED[25] Triggered event from TRIGGER[25] Trigger task TRIGGERED[26] Triggered event from TRIGGER[26] Trigger task TRIGGERED[27] Triggered event from TRIGGER[27] Trigger task TRIGGERED[28] Triggered event from TRIGGER[28] Trigger task TRIGGERED[29] Triggered event from TRIGGER[29] Trigger task TRIGGERED[30] Triggered event from TRIGGER[30] Trigger task TRIGGERED[31] Triggered event from TRIGGER[31] Trigger task TRIGGERED[32],0.6520866,0.6520866,0.5429411,0.5429411
