{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748642524705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748642524706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 19:02:04 2025 " "Processing started: Fri May 30 19:02:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748642524706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748642524706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta forca -c forca " "Command: quartus_sta forca -c forca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748642524706 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748642524833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748642525604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748642525604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642525653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642525654 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "forca.sdc " "Synopsys Design Constraints File file not found: 'forca.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1748642526108 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642526108 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748642526110 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 48 -duty_cycle 50.00 -name \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 48 -duty_cycle 50.00 -name \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748642526110 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 186 -duty_cycle 50.00 -name \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 186 -duty_cycle 50.00 -name \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748642526110 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748642526110 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642526110 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " "create_clock -period 1.000 -name tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748642526111 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " "create_clock -period 1.000 -name tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748642526111 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748642526111 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642526112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642526112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642526112 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748642526112 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1748642526113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748642526122 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748642526124 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748642526136 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748642526171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748642526171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.172 " "Worst-case setup slack is -6.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.172             -96.117 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -6.172             -96.117 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.143            -131.213 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.143            -131.213 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.248             -64.704 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "   -3.248             -64.704 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642526178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.018 " "Worst-case hold slack is -0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.018              -0.018 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "    0.204               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "    0.334               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642526184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748642526193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748642526196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.666 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -0.538             -21.666 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -18.777 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "   -0.538             -18.777 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.458               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clock  " "    9.949               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  270.337               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  270.337               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642526205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642526205 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748642526223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748642526265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748642527433 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642527514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642527514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642527514 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748642527514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748642527523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748642527533 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748642527533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.078 " "Worst-case setup slack is -6.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.078             -95.537 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -6.078             -95.537 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.622            -104.849 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.622            -104.849 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.211             -64.231 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "   -3.211             -64.231 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642527541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.195 " "Worst-case hold slack is -0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.420 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.195              -0.420 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "    0.166               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "    0.363               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642527547 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748642527560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748642527562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.860 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -0.538             -21.860 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -18.683 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "   -0.538             -18.683 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.458               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clock  " "    9.980               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  270.307               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  270.307               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642527573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642527573 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748642527589 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748642527771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748642528796 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642528859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642528859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642528859 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748642528859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748642528868 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748642528871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748642528871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.580 " "Worst-case setup slack is -3.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.580             -77.706 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.580             -77.706 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.072             -44.209 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -3.072             -44.209 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186             -18.164 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "   -1.186             -18.164 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642528874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.047 " "Worst-case hold slack is -0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047              -0.047 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -0.047              -0.047 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.027               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "    0.169               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642528884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748642528889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748642528896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.094 " "Worst-case minimum pulse width slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -1.538 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -0.094              -1.538 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "    0.099               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.458               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clock  " "    9.643               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  270.785               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  270.785               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642528905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642528905 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748642528919 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642529123 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642529123 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748642529123 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748642529123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748642529132 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748642529135 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748642529135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.042 " "Worst-case setup slack is -3.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.042             -42.930 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -3.042             -42.930 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.668             -49.818 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.668             -49.818 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030             -15.835 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "   -1.030             -15.835 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642529137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.194 " "Worst-case hold slack is -0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -0.194 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.194              -0.194 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -0.036              -0.036 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "    0.150               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642529147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748642529152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748642529165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.063 " "Worst-case minimum pulse width slack is -0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -1.054 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock  " "   -0.063              -1.054 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:super\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock  " "    0.116               0.000 tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.458               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clock  " "    9.632               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  270.791               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  270.791               0.000 pll\|ip_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748642529167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748642529167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748642530769 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748642530769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5092 " "Peak virtual memory: 5092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748642530852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 19:02:10 2025 " "Processing ended: Fri May 30 19:02:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748642530852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748642530852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748642530852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748642530852 ""}
