ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"usart.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.crc16_update,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	crc16_update:
  26              	.LVL0:
  27              	.LFB244:
  28              		.file 1 "../STM32CUBEMX/Core/Src/usart.c"
   1:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE BEGIN Header */
   2:../STM32CUBEMX/Core/Src/usart.c **** /**
   3:../STM32CUBEMX/Core/Src/usart.c ****   ******************************************************************************
   4:../STM32CUBEMX/Core/Src/usart.c ****   * @file    usart.c
   5:../STM32CUBEMX/Core/Src/usart.c ****   * @brief   This file provides code for the configuration
   6:../STM32CUBEMX/Core/Src/usart.c ****   *          of the USART instances.
   7:../STM32CUBEMX/Core/Src/usart.c ****   ******************************************************************************
   8:../STM32CUBEMX/Core/Src/usart.c ****   * @attention
   9:../STM32CUBEMX/Core/Src/usart.c ****   *
  10:../STM32CUBEMX/Core/Src/usart.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:../STM32CUBEMX/Core/Src/usart.c ****   * All rights reserved.
  12:../STM32CUBEMX/Core/Src/usart.c ****   *
  13:../STM32CUBEMX/Core/Src/usart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../STM32CUBEMX/Core/Src/usart.c ****   * in the root directory of this software component.
  15:../STM32CUBEMX/Core/Src/usart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../STM32CUBEMX/Core/Src/usart.c ****   *
  17:../STM32CUBEMX/Core/Src/usart.c ****   ******************************************************************************
  18:../STM32CUBEMX/Core/Src/usart.c ****   */
  19:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE END Header */
  20:../STM32CUBEMX/Core/Src/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:../STM32CUBEMX/Core/Src/usart.c **** #include "usart.h"
  22:../STM32CUBEMX/Core/Src/usart.c **** 
  23:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE BEGIN 0 */
  24:../STM32CUBEMX/Core/Src/usart.c **** #include "stm32f4xx_hal.h"
  25:../STM32CUBEMX/Core/Src/usart.c **** #include "uart_fifo.h"
  26:../STM32CUBEMX/Core/Src/usart.c **** extern uint8_t Uart3DMABuffer[UART3DMA_RXBUFFER_SIZE];
  27:../STM32CUBEMX/Core/Src/usart.c **** UartDMADataTypeDef Uart1DMAData;
  28:../STM32CUBEMX/Core/Src/usart.c **** USART_CircularQueueTypeDef USART1_Software_FIFO={0};
  29:../STM32CUBEMX/Core/Src/usart.c **** uint16_t UART1_DMA_NDTR=0;
  30:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE END 0 */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 2


  31:../STM32CUBEMX/Core/Src/usart.c **** 
  32:../STM32CUBEMX/Core/Src/usart.c **** UART_HandleTypeDef huart4;
  33:../STM32CUBEMX/Core/Src/usart.c **** UART_HandleTypeDef huart5;
  34:../STM32CUBEMX/Core/Src/usart.c **** UART_HandleTypeDef huart1;
  35:../STM32CUBEMX/Core/Src/usart.c **** UART_HandleTypeDef huart3;
  36:../STM32CUBEMX/Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart1_rx;
  37:../STM32CUBEMX/Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart1_tx;
  38:../STM32CUBEMX/Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart3_rx;
  39:../STM32CUBEMX/Core/Src/usart.c **** 
  40:../STM32CUBEMX/Core/Src/usart.c **** /* UART4 init function */
  41:../STM32CUBEMX/Core/Src/usart.c **** void MX_UART4_Init(void)
  42:../STM32CUBEMX/Core/Src/usart.c **** {
  43:../STM32CUBEMX/Core/Src/usart.c **** 
  44:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_Init 0 */
  45:../STM32CUBEMX/Core/Src/usart.c **** 
  46:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_Init 0 */
  47:../STM32CUBEMX/Core/Src/usart.c **** 
  48:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_Init 1 */
  49:../STM32CUBEMX/Core/Src/usart.c **** 
  50:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_Init 1 */
  51:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Instance = UART4;
  52:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.BaudRate = 921600;
  53:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
  54:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
  55:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Parity = UART_PARITY_NONE;
  56:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
  57:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  58:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
  59:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
  60:../STM32CUBEMX/Core/Src/usart.c ****   {
  61:../STM32CUBEMX/Core/Src/usart.c ****     Error_Handler();
  62:../STM32CUBEMX/Core/Src/usart.c ****   }
  63:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_Init 2 */
  64:../STM32CUBEMX/Core/Src/usart.c **** 
  65:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_Init 2 */
  66:../STM32CUBEMX/Core/Src/usart.c **** 
  67:../STM32CUBEMX/Core/Src/usart.c **** }
  68:../STM32CUBEMX/Core/Src/usart.c **** /* UART5 init function */
  69:../STM32CUBEMX/Core/Src/usart.c **** void MX_UART5_Init(void)
  70:../STM32CUBEMX/Core/Src/usart.c **** {
  71:../STM32CUBEMX/Core/Src/usart.c **** 
  72:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_Init 0 */
  73:../STM32CUBEMX/Core/Src/usart.c **** 
  74:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_Init 0 */
  75:../STM32CUBEMX/Core/Src/usart.c **** 
  76:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_Init 1 */
  77:../STM32CUBEMX/Core/Src/usart.c **** 
  78:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_Init 1 */
  79:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Instance = UART5;
  80:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.BaudRate = 921600;
  81:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
  82:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
  83:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Parity = UART_PARITY_NONE;
  84:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
  85:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  86:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
  87:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 3


  88:../STM32CUBEMX/Core/Src/usart.c ****   {
  89:../STM32CUBEMX/Core/Src/usart.c ****     Error_Handler();
  90:../STM32CUBEMX/Core/Src/usart.c ****   }
  91:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_Init 2 */
  92:../STM32CUBEMX/Core/Src/usart.c **** 
  93:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_Init 2 */
  94:../STM32CUBEMX/Core/Src/usart.c **** 
  95:../STM32CUBEMX/Core/Src/usart.c **** }
  96:../STM32CUBEMX/Core/Src/usart.c **** /* USART1 init function */
  97:../STM32CUBEMX/Core/Src/usart.c **** 
  98:../STM32CUBEMX/Core/Src/usart.c **** void MX_USART1_UART_Init(void)
  99:../STM32CUBEMX/Core/Src/usart.c **** {
 100:../STM32CUBEMX/Core/Src/usart.c **** 
 101:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 0 */
 102:../STM32CUBEMX/Core/Src/usart.c **** 
 103:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_Init 0 */
 104:../STM32CUBEMX/Core/Src/usart.c **** 
 105:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 1 */
 106:../STM32CUBEMX/Core/Src/usart.c **** 
 107:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_Init 1 */
 108:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Instance = USART1;
 109:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.BaudRate = 921600;
 110:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 111:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 112:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 113:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 114:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 115:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 116:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 117:../STM32CUBEMX/Core/Src/usart.c ****   {
 118:../STM32CUBEMX/Core/Src/usart.c ****     Error_Handler();
 119:../STM32CUBEMX/Core/Src/usart.c ****   }
 120:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 2 */
 121:../STM32CUBEMX/Core/Src/usart.c **** 
 122:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_Init 2 */
 123:../STM32CUBEMX/Core/Src/usart.c **** 
 124:../STM32CUBEMX/Core/Src/usart.c **** }
 125:../STM32CUBEMX/Core/Src/usart.c **** /* USART3 init function */
 126:../STM32CUBEMX/Core/Src/usart.c **** 
 127:../STM32CUBEMX/Core/Src/usart.c **** void MX_USART3_UART_Init(void)
 128:../STM32CUBEMX/Core/Src/usart.c **** {
 129:../STM32CUBEMX/Core/Src/usart.c **** 
 130:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 0 */
 131:../STM32CUBEMX/Core/Src/usart.c **** 
 132:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_Init 0 */
 133:../STM32CUBEMX/Core/Src/usart.c **** 
 134:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 1 */
 135:../STM32CUBEMX/Core/Src/usart.c **** 
 136:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_Init 1 */
 137:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Instance = USART3;
 138:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.BaudRate = 921600;
 139:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 140:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 141:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 142:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 143:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 144:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 4


 145:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 146:../STM32CUBEMX/Core/Src/usart.c ****   {
 147:../STM32CUBEMX/Core/Src/usart.c ****     Error_Handler();
 148:../STM32CUBEMX/Core/Src/usart.c ****   }
 149:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 2 */
 150:../STM32CUBEMX/Core/Src/usart.c **** 
 151:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_Init 2 */
 152:../STM32CUBEMX/Core/Src/usart.c **** 
 153:../STM32CUBEMX/Core/Src/usart.c **** }
 154:../STM32CUBEMX/Core/Src/usart.c **** 
 155:../STM32CUBEMX/Core/Src/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
 156:../STM32CUBEMX/Core/Src/usart.c **** {
 157:../STM32CUBEMX/Core/Src/usart.c **** 
 158:../STM32CUBEMX/Core/Src/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 159:../STM32CUBEMX/Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 160:../STM32CUBEMX/Core/Src/usart.c ****   {
 161:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 162:../STM32CUBEMX/Core/Src/usart.c **** 
 163:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_MspInit 0 */
 164:../STM32CUBEMX/Core/Src/usart.c ****     /* UART4 clock enable */
 165:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 166:../STM32CUBEMX/Core/Src/usart.c **** 
 167:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 168:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 169:../STM32CUBEMX/Core/Src/usart.c ****     PC10     ------> UART4_TX
 170:../STM32CUBEMX/Core/Src/usart.c ****     PC11     ------> UART4_RX
 171:../STM32CUBEMX/Core/Src/usart.c ****     */
 172:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 173:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 174:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 176:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 177:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 178:../STM32CUBEMX/Core/Src/usart.c **** 
 179:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 180:../STM32CUBEMX/Core/Src/usart.c **** 
 181:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_MspInit 1 */
 182:../STM32CUBEMX/Core/Src/usart.c ****   }
 183:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==UART5)
 184:../STM32CUBEMX/Core/Src/usart.c ****   {
 185:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspInit 0 */
 186:../STM32CUBEMX/Core/Src/usart.c **** 
 187:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_MspInit 0 */
 188:../STM32CUBEMX/Core/Src/usart.c ****     /* UART5 clock enable */
 189:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_UART5_CLK_ENABLE();
 190:../STM32CUBEMX/Core/Src/usart.c **** 
 191:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 192:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 193:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 194:../STM32CUBEMX/Core/Src/usart.c ****     PC12     ------> UART5_TX
 195:../STM32CUBEMX/Core/Src/usart.c ****     PD2     ------> UART5_RX
 196:../STM32CUBEMX/Core/Src/usart.c ****     */
 197:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 198:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 199:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 200:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 201:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 5


 202:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 203:../STM32CUBEMX/Core/Src/usart.c **** 
 204:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 205:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 206:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 208:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 209:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 210:../STM32CUBEMX/Core/Src/usart.c **** 
 211:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 212:../STM32CUBEMX/Core/Src/usart.c **** 
 213:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_MspInit 1 */
 214:../STM32CUBEMX/Core/Src/usart.c ****   }
 215:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 216:../STM32CUBEMX/Core/Src/usart.c ****   {
 217:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 218:../STM32CUBEMX/Core/Src/usart.c **** 
 219:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 0 */
 220:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 clock enable */
 221:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 222:../STM32CUBEMX/Core/Src/usart.c **** 
 223:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 224:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 225:../STM32CUBEMX/Core/Src/usart.c ****     PA9     ------> USART1_TX
 226:../STM32CUBEMX/Core/Src/usart.c ****     PA10     ------> USART1_RX
 227:../STM32CUBEMX/Core/Src/usart.c ****     */
 228:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 229:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 232:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 233:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 234:../STM32CUBEMX/Core/Src/usart.c **** 
 235:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 DMA Init */
 236:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1_RX Init */
 237:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Instance = DMA2_Stream5;
 238:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 239:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 240:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 241:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 242:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 243:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 244:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 245:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 246:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 247:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 248:../STM32CUBEMX/Core/Src/usart.c ****     {
 249:../STM32CUBEMX/Core/Src/usart.c ****       Error_Handler();
 250:../STM32CUBEMX/Core/Src/usart.c ****     }
 251:../STM32CUBEMX/Core/Src/usart.c **** 
 252:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 253:../STM32CUBEMX/Core/Src/usart.c **** 
 254:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1_TX Init */
 255:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Instance = DMA2_Stream7;
 256:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 257:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 258:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 6


 259:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 260:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 261:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 262:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 263:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 264:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 265:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 266:../STM32CUBEMX/Core/Src/usart.c ****     {
 267:../STM32CUBEMX/Core/Src/usart.c ****       Error_Handler();
 268:../STM32CUBEMX/Core/Src/usart.c ****     }
 269:../STM32CUBEMX/Core/Src/usart.c **** 
 270:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 271:../STM32CUBEMX/Core/Src/usart.c **** 
 272:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 interrupt Init */
 273:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 274:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 275:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 276:../STM32CUBEMX/Core/Src/usart.c ****   
 277:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 1 */
 278:../STM32CUBEMX/Core/Src/usart.c ****   }
 279:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==USART3)
 280:../STM32CUBEMX/Core/Src/usart.c ****   {
 281:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 282:../STM32CUBEMX/Core/Src/usart.c **** 
 283:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_MspInit 0 */
 284:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 clock enable */
 285:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 286:../STM32CUBEMX/Core/Src/usart.c **** 
 287:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 288:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 289:../STM32CUBEMX/Core/Src/usart.c ****     PB10     ------> USART3_TX
 290:../STM32CUBEMX/Core/Src/usart.c ****     PB11     ------> USART3_RX
 291:../STM32CUBEMX/Core/Src/usart.c ****     */
 292:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 293:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 294:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 295:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 296:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 297:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 298:../STM32CUBEMX/Core/Src/usart.c **** 
 299:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 DMA Init */
 300:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3_RX Init */
 301:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Instance = DMA1_Stream1;
 302:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 303:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 304:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 305:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 306:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 307:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 308:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 309:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 310:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 311:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 312:../STM32CUBEMX/Core/Src/usart.c ****     {
 313:../STM32CUBEMX/Core/Src/usart.c ****       Error_Handler();
 314:../STM32CUBEMX/Core/Src/usart.c ****     }
 315:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 7


 316:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 317:../STM32CUBEMX/Core/Src/usart.c **** 
 318:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 interrupt Init */
 319:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 320:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 321:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 322:../STM32CUBEMX/Core/Src/usart.c **** 	
 323:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_MspInit 1 */
 324:../STM32CUBEMX/Core/Src/usart.c ****   }
 325:../STM32CUBEMX/Core/Src/usart.c **** }
 326:../STM32CUBEMX/Core/Src/usart.c **** 
 327:../STM32CUBEMX/Core/Src/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 328:../STM32CUBEMX/Core/Src/usart.c **** {
 329:../STM32CUBEMX/Core/Src/usart.c **** 
 330:../STM32CUBEMX/Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 331:../STM32CUBEMX/Core/Src/usart.c ****   {
 332:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 333:../STM32CUBEMX/Core/Src/usart.c **** 
 334:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_MspDeInit 0 */
 335:../STM32CUBEMX/Core/Src/usart.c ****     /* Peripheral clock disable */
 336:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 337:../STM32CUBEMX/Core/Src/usart.c **** 
 338:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 339:../STM32CUBEMX/Core/Src/usart.c ****     PC10     ------> UART4_TX
 340:../STM32CUBEMX/Core/Src/usart.c ****     PC11     ------> UART4_RX
 341:../STM32CUBEMX/Core/Src/usart.c ****     */
 342:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 343:../STM32CUBEMX/Core/Src/usart.c **** 
 344:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 345:../STM32CUBEMX/Core/Src/usart.c **** 
 346:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_MspDeInit 1 */
 347:../STM32CUBEMX/Core/Src/usart.c ****   }
 348:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==UART5)
 349:../STM32CUBEMX/Core/Src/usart.c ****   {
 350:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspDeInit 0 */
 351:../STM32CUBEMX/Core/Src/usart.c **** 
 352:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_MspDeInit 0 */
 353:../STM32CUBEMX/Core/Src/usart.c ****     /* Peripheral clock disable */
 354:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_UART5_CLK_DISABLE();
 355:../STM32CUBEMX/Core/Src/usart.c **** 
 356:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 357:../STM32CUBEMX/Core/Src/usart.c ****     PC12     ------> UART5_TX
 358:../STM32CUBEMX/Core/Src/usart.c ****     PD2     ------> UART5_RX
 359:../STM32CUBEMX/Core/Src/usart.c ****     */
 360:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 361:../STM32CUBEMX/Core/Src/usart.c **** 
 362:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 363:../STM32CUBEMX/Core/Src/usart.c **** 
 364:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 365:../STM32CUBEMX/Core/Src/usart.c **** 
 366:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_MspDeInit 1 */
 367:../STM32CUBEMX/Core/Src/usart.c ****   }
 368:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 369:../STM32CUBEMX/Core/Src/usart.c ****   {
 370:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 371:../STM32CUBEMX/Core/Src/usart.c **** 
 372:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 0 */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 8


 373:../STM32CUBEMX/Core/Src/usart.c ****     /* Peripheral clock disable */
 374:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 375:../STM32CUBEMX/Core/Src/usart.c **** 
 376:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 377:../STM32CUBEMX/Core/Src/usart.c ****     PA9     ------> USART1_TX
 378:../STM32CUBEMX/Core/Src/usart.c ****     PA10     ------> USART1_RX
 379:../STM32CUBEMX/Core/Src/usart.c ****     */
 380:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 381:../STM32CUBEMX/Core/Src/usart.c **** 
 382:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 DMA DeInit */
 383:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 384:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 385:../STM32CUBEMX/Core/Src/usart.c **** 
 386:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 interrupt Deinit */
 387:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 388:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 389:../STM32CUBEMX/Core/Src/usart.c **** 
 390:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 1 */
 391:../STM32CUBEMX/Core/Src/usart.c ****   }
 392:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==USART3)
 393:../STM32CUBEMX/Core/Src/usart.c ****   {
 394:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 395:../STM32CUBEMX/Core/Src/usart.c **** 
 396:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_MspDeInit 0 */
 397:../STM32CUBEMX/Core/Src/usart.c ****     /* Peripheral clock disable */
 398:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 399:../STM32CUBEMX/Core/Src/usart.c **** 
 400:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 401:../STM32CUBEMX/Core/Src/usart.c ****     PB10     ------> USART3_TX
 402:../STM32CUBEMX/Core/Src/usart.c ****     PB11     ------> USART3_RX
 403:../STM32CUBEMX/Core/Src/usart.c ****     */
 404:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 405:../STM32CUBEMX/Core/Src/usart.c **** 
 406:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 DMA DeInit */
 407:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 408:../STM32CUBEMX/Core/Src/usart.c **** 
 409:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 interrupt Deinit */
 410:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 411:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 412:../STM32CUBEMX/Core/Src/usart.c **** 
 413:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_MspDeInit 1 */
 414:../STM32CUBEMX/Core/Src/usart.c ****   }
 415:../STM32CUBEMX/Core/Src/usart.c **** }
 416:../STM32CUBEMX/Core/Src/usart.c **** 
 417:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE BEGIN 1 */
 418:../STM32CUBEMX/Core/Src/usart.c **** 
 419:../STM32CUBEMX/Core/Src/usart.c **** HAL_StatusTypeDef HAL_UART_DMA_StopTx(UART_HandleTypeDef *huart)
 420:../STM32CUBEMX/Core/Src/usart.c **** {
 421:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 422:../STM32CUBEMX/Core/Src/usart.c **** 	to call the HAL UART API under callbacks HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback():
 423:../STM32CUBEMX/Core/Src/usart.c **** 	when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
 424:../STM32CUBEMX/Core/Src/usart.c **** 	and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
 425:../STM32CUBEMX/Core/Src/usart.c **** 	*/
 426:../STM32CUBEMX/Core/Src/usart.c **** 	/* Disable the UART Tx/Rx DMA requests */
 427:../STM32CUBEMX/Core/Src/usart.c **** 	huart->Instance->CR3 &= ~USART_CR3_DMAT;
 428:../STM32CUBEMX/Core/Src/usart.c **** 	/* Abort the UART DMA rx Stream */
 429:../STM32CUBEMX/Core/Src/usart.c **** 	if(huart->hdmatx != NULL)
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 9


 430:../STM32CUBEMX/Core/Src/usart.c **** 	{
 431:../STM32CUBEMX/Core/Src/usart.c **** 		HAL_DMA_Abort(huart->hdmatx);
 432:../STM32CUBEMX/Core/Src/usart.c **** 	}
 433:../STM32CUBEMX/Core/Src/usart.c **** 	if(huart->gState == HAL_UART_STATE_BUSY_TX_RX)
 434:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_BUSY_RX;
 435:../STM32CUBEMX/Core/Src/usart.c **** 	else
 436:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_READY;
 437:../STM32CUBEMX/Core/Src/usart.c **** 	return HAL_OK;
 438:../STM32CUBEMX/Core/Src/usart.c **** }
 439:../STM32CUBEMX/Core/Src/usart.c **** //#include "stm32f4xx.h"
 440:../STM32CUBEMX/Core/Src/usart.c **** HAL_StatusTypeDef HAL_UART_DMA_StopRx(UART_HandleTypeDef *huart)
 441:../STM32CUBEMX/Core/Src/usart.c **** {
 442:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 443:../STM32CUBEMX/Core/Src/usart.c **** 	to call the HAL UART API under callbacks HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback():
 444:../STM32CUBEMX/Core/Src/usart.c **** 	when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
 445:../STM32CUBEMX/Core/Src/usart.c **** 	and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
 446:../STM32CUBEMX/Core/Src/usart.c **** 	*/
 447:../STM32CUBEMX/Core/Src/usart.c **** 	/* Stop UART DMA Rx request if ongoing */
 448:../STM32CUBEMX/Core/Src/usart.c **** 	uint32_t dmarequest = 0x00U;
 449:../STM32CUBEMX/Core/Src/usart.c **** 	dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 450:../STM32CUBEMX/Core/Src/usart.c **** 	if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 451:../STM32CUBEMX/Core/Src/usart.c **** 	{
 452:../STM32CUBEMX/Core/Src/usart.c **** 		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 453:../STM32CUBEMX/Core/Src/usart.c **** 
 454:../STM32CUBEMX/Core/Src/usart.c **** 		/* Abort the UART DMA Rx stream */
 455:../STM32CUBEMX/Core/Src/usart.c **** 		if (huart->hdmarx != NULL)
 456:../STM32CUBEMX/Core/Src/usart.c **** 		{
 457:../STM32CUBEMX/Core/Src/usart.c **** 		  HAL_DMA_Abort(huart->hdmarx);
 458:../STM32CUBEMX/Core/Src/usart.c **** 		}
 459:../STM32CUBEMX/Core/Src/usart.c **** 		//UART_EndRxTransfer(huart);//static Expand start
 460:../STM32CUBEMX/Core/Src/usart.c **** 		/* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 462:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 463:../STM32CUBEMX/Core/Src/usart.c **** 
 464:../STM32CUBEMX/Core/Src/usart.c **** 		  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
 465:../STM32CUBEMX/Core/Src/usart.c **** 		  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 466:../STM32CUBEMX/Core/Src/usart.c **** 		  {
 467:../STM32CUBEMX/Core/Src/usart.c **** 			ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 468:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 469:../STM32CUBEMX/Core/Src/usart.c **** 
 470:../STM32CUBEMX/Core/Src/usart.c **** 		  /* At end of Rx process, restore huart->RxState to Ready */
 471:../STM32CUBEMX/Core/Src/usart.c **** 		  huart->RxState = HAL_UART_STATE_READY;
 472:../STM32CUBEMX/Core/Src/usart.c **** 		  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 473:../STM32CUBEMX/Core/Src/usart.c **** 		//static Expand start
 474:../STM32CUBEMX/Core/Src/usart.c **** 	}
 475:../STM32CUBEMX/Core/Src/usart.c **** 	return HAL_OK;
 476:../STM32CUBEMX/Core/Src/usart.c **** }
 477:../STM32CUBEMX/Core/Src/usart.c **** 
 478:../STM32CUBEMX/Core/Src/usart.c **** uint8_t achCRCHi[]={ 0,193,129,64,1,192,128,65,1,192,128,65,0,193,129,64,1,192,128,65,0,193,129,64,
 479:../STM32CUBEMX/Core/Src/usart.c **** uint8_t achCRCLo[]={ 0,192,193,1,195,3,2,194,198,6,7,199,5,197,196,4,204,12,13,205,15,207,206,14,10
 480:../STM32CUBEMX/Core/Src/usart.c **** 	
 481:../STM32CUBEMX/Core/Src/usart.c **** uint16_t CalcCRC_Modbus(uint8_t MsgToCRC[],int MsgLenToCRC)
 482:../STM32CUBEMX/Core/Src/usart.c **** {
 483:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crchi = 0xff;
 484:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crclo = 0xff;
 485:../STM32CUBEMX/Core/Src/usart.c **** 	int idx=0;
 486:../STM32CUBEMX/Core/Src/usart.c **** 	for(idx=0;idx<MsgLenToCRC;idx++)
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 10


 487:../STM32CUBEMX/Core/Src/usart.c **** 	{
 488:../STM32CUBEMX/Core/Src/usart.c **** 		uint8_t idxCRC = (uint8_t)(crchi^MsgToCRC[idx]);
 489:../STM32CUBEMX/Core/Src/usart.c **** 		crchi = (uint8_t)( crclo^achCRCHi[idxCRC] );
 490:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
 491:../STM32CUBEMX/Core/Src/usart.c **** 	}
 492:../STM32CUBEMX/Core/Src/usart.c **** 	return crchi<<8|crclo;
 493:../STM32CUBEMX/Core/Src/usart.c **** }
 494:../STM32CUBEMX/Core/Src/usart.c **** 
 495:../STM32CUBEMX/Core/Src/usart.c **** static void crc16_update(uint16_t *currect_crc, const uint8_t *src, uint32_t len)
 496:../STM32CUBEMX/Core/Src/usart.c **** {
  29              		.loc 1 496 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 496 1 is_stmt 0 view .LVU1
  34 0000 10B5     		push	{r4, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
  39 0002 0446     		mov	r4, r0
  40 0004 0846     		mov	r0, r1
  41              	.LVL1:
  42              		.loc 1 496 1 view .LVU2
  43 0006 1146     		mov	r1, r2
  44              	.LVL2:
 497:../STM32CUBEMX/Core/Src/usart.c ****     uint32_t crc = *currect_crc;
  45              		.loc 1 497 5 is_stmt 1 view .LVU3
  46              		.loc 1 497 20 is_stmt 0 view .LVU4
  47 0008 2388     		ldrh	r3, [r4]
  48              	.LVL3:
 498:../STM32CUBEMX/Core/Src/usart.c ****     uint32_t j;
  49              		.loc 1 498 5 is_stmt 1 view .LVU5
 499:../STM32CUBEMX/Core/Src/usart.c ****     for (j=0; j < len; ++j)
  50              		.loc 1 499 5 view .LVU6
  51              		.loc 1 499 11 is_stmt 0 view .LVU7
  52 000a 0022     		movs	r2, #0
  53              	.LVL4:
  54              		.loc 1 499 5 view .LVU8
  55 000c 10E0     		b	.L2
  56              	.LVL5:
  57              	.L7:
  58              	.LBB22:
  59              	.LBB23:
 500:../STM32CUBEMX/Core/Src/usart.c ****     {
 501:../STM32CUBEMX/Core/Src/usart.c ****         uint32_t i;
 502:../STM32CUBEMX/Core/Src/usart.c ****         uint32_t byte = src[j];
 503:../STM32CUBEMX/Core/Src/usart.c ****         crc ^= byte << 8;
 504:../STM32CUBEMX/Core/Src/usart.c ****         for (i = 0; i < 8; ++i)
 505:../STM32CUBEMX/Core/Src/usart.c ****         {
 506:../STM32CUBEMX/Core/Src/usart.c ****             uint32_t temp = crc << 1;
  60              		.loc 1 506 22 view .LVU9
  61 000e 7346     		mov	r3, lr
  62              	.LVL6:
  63              	.L4:
 507:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
 508:../STM32CUBEMX/Core/Src/usart.c ****             {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 11


 509:../STM32CUBEMX/Core/Src/usart.c ****                 temp ^= 0x1021;
 510:../STM32CUBEMX/Core/Src/usart.c ****             }
 511:../STM32CUBEMX/Core/Src/usart.c ****             crc = temp;
  64              		.loc 1 511 13 is_stmt 1 discriminator 2 view .LVU10
  65              		.loc 1 511 13 is_stmt 0 discriminator 2 view .LVU11
  66              	.LBE23:
 504:../STM32CUBEMX/Core/Src/usart.c ****         {
  67              		.loc 1 504 28 is_stmt 1 discriminator 2 view .LVU12
  68 0010 0CF1010C 		add	ip, ip, #1
  69              	.LVL7:
  70              	.L3:
 504:../STM32CUBEMX/Core/Src/usart.c ****         {
  71              		.loc 1 504 23 discriminator 1 view .LVU13
  72 0014 BCF1070F 		cmp	ip, #7
  73 0018 09D8     		bhi	.L9
  74              	.LBB24:
 506:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
  75              		.loc 1 506 13 view .LVU14
 506:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
  76              		.loc 1 506 22 is_stmt 0 view .LVU15
  77 001a 4FEA430E 		lsl	lr, r3, #1
  78              	.LVL8:
 507:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
  79              		.loc 1 507 13 is_stmt 1 view .LVU16
 507:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
  80              		.loc 1 507 16 is_stmt 0 view .LVU17
  81 001e 13F4004F 		tst	r3, #32768
  82 0022 F4D0     		beq	.L7
 509:../STM32CUBEMX/Core/Src/usart.c ****             }
  83              		.loc 1 509 17 is_stmt 1 view .LVU18
 509:../STM32CUBEMX/Core/Src/usart.c ****             }
  84              		.loc 1 509 22 is_stmt 0 view .LVU19
  85 0024 8EF48153 		eor	r3, lr, #4128
  86              	.LVL9:
 509:../STM32CUBEMX/Core/Src/usart.c ****             }
  87              		.loc 1 509 22 view .LVU20
  88 0028 83F00103 		eor	r3, r3, #1
  89              	.LVL10:
 509:../STM32CUBEMX/Core/Src/usart.c ****             }
  90              		.loc 1 509 22 view .LVU21
  91 002c F0E7     		b	.L4
  92              	.LVL11:
  93              	.L9:
 509:../STM32CUBEMX/Core/Src/usart.c ****             }
  94              		.loc 1 509 22 view .LVU22
  95              	.LBE24:
  96              	.LBE22:
 499:../STM32CUBEMX/Core/Src/usart.c ****     {
  97              		.loc 1 499 24 is_stmt 1 discriminator 2 view .LVU23
  98 002e 0132     		adds	r2, r2, #1
  99              	.LVL12:
 100              	.L2:
 499:../STM32CUBEMX/Core/Src/usart.c ****     {
 101              		.loc 1 499 17 discriminator 1 view .LVU24
 102 0030 8A42     		cmp	r2, r1
 103 0032 06D2     		bcs	.L10
 104              	.LBB25:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 12


 501:../STM32CUBEMX/Core/Src/usart.c ****         uint32_t byte = src[j];
 105              		.loc 1 501 9 view .LVU25
 502:../STM32CUBEMX/Core/Src/usart.c ****         crc ^= byte << 8;
 106              		.loc 1 502 9 view .LVU26
 502:../STM32CUBEMX/Core/Src/usart.c ****         crc ^= byte << 8;
 107              		.loc 1 502 28 is_stmt 0 view .LVU27
 108 0034 10F802C0 		ldrb	ip, [r0, r2]	@ zero_extendqisi2
 109              	.LVL13:
 503:../STM32CUBEMX/Core/Src/usart.c ****         for (i = 0; i < 8; ++i)
 110              		.loc 1 503 9 is_stmt 1 view .LVU28
 503:../STM32CUBEMX/Core/Src/usart.c ****         for (i = 0; i < 8; ++i)
 111              		.loc 1 503 13 is_stmt 0 view .LVU29
 112 0038 83EA0C23 		eor	r3, r3, ip, lsl #8
 113              	.LVL14:
 504:../STM32CUBEMX/Core/Src/usart.c ****         {
 114              		.loc 1 504 9 is_stmt 1 view .LVU30
 504:../STM32CUBEMX/Core/Src/usart.c ****         {
 115              		.loc 1 504 16 is_stmt 0 view .LVU31
 116 003c 4FF0000C 		mov	ip, #0
 117              	.LVL15:
 504:../STM32CUBEMX/Core/Src/usart.c ****         {
 118              		.loc 1 504 9 view .LVU32
 119 0040 E8E7     		b	.L3
 120              	.LVL16:
 121              	.L10:
 504:../STM32CUBEMX/Core/Src/usart.c ****         {
 122              		.loc 1 504 9 view .LVU33
 123              	.LBE25:
 512:../STM32CUBEMX/Core/Src/usart.c ****         }
 513:../STM32CUBEMX/Core/Src/usart.c ****     } 
 514:../STM32CUBEMX/Core/Src/usart.c ****     *currect_crc = crc;
 124              		.loc 1 514 5 is_stmt 1 view .LVU34
 125              		.loc 1 514 18 is_stmt 0 view .LVU35
 126 0042 2380     		strh	r3, [r4]	@ movhi
 515:../STM32CUBEMX/Core/Src/usart.c **** }
 127              		.loc 1 515 1 view .LVU36
 128 0044 10BD     		pop	{r4, pc}
 129              		.loc 1 515 1 view .LVU37
 130              		.cfi_endproc
 131              	.LFE244:
 133              		.section	.text.MX_UART4_Init,"ax",%progbits
 134              		.align	1
 135              		.global	MX_UART4_Init
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	MX_UART4_Init:
 141              	.LFB235:
  42:../STM32CUBEMX/Core/Src/usart.c **** 
 142              		.loc 1 42 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146 0000 08B5     		push	{r3, lr}
 147              	.LCFI1:
 148              		.cfi_def_cfa_offset 8
 149              		.cfi_offset 3, -8
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 13


 150              		.cfi_offset 14, -4
  51:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.BaudRate = 921600;
 151              		.loc 1 51 3 view .LVU39
  51:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.BaudRate = 921600;
 152              		.loc 1 51 19 is_stmt 0 view .LVU40
 153 0002 0A48     		ldr	r0, .L15
 154 0004 0A4B     		ldr	r3, .L15+4
 155 0006 0360     		str	r3, [r0]
  52:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 156              		.loc 1 52 3 is_stmt 1 view .LVU41
  52:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 157              		.loc 1 52 24 is_stmt 0 view .LVU42
 158 0008 4FF46123 		mov	r3, #921600
 159 000c 4360     		str	r3, [r0, #4]
  53:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 160              		.loc 1 53 3 is_stmt 1 view .LVU43
  53:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 161              		.loc 1 53 26 is_stmt 0 view .LVU44
 162 000e 0023     		movs	r3, #0
 163 0010 8360     		str	r3, [r0, #8]
  54:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 164              		.loc 1 54 3 is_stmt 1 view .LVU45
  54:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 165              		.loc 1 54 24 is_stmt 0 view .LVU46
 166 0012 C360     		str	r3, [r0, #12]
  55:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 167              		.loc 1 55 3 is_stmt 1 view .LVU47
  55:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 168              		.loc 1 55 22 is_stmt 0 view .LVU48
 169 0014 0361     		str	r3, [r0, #16]
  56:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 170              		.loc 1 56 3 is_stmt 1 view .LVU49
  56:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 171              		.loc 1 56 20 is_stmt 0 view .LVU50
 172 0016 0C22     		movs	r2, #12
 173 0018 4261     		str	r2, [r0, #20]
  57:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 174              		.loc 1 57 3 is_stmt 1 view .LVU51
  57:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 175              		.loc 1 57 25 is_stmt 0 view .LVU52
 176 001a 8361     		str	r3, [r0, #24]
  58:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 177              		.loc 1 58 3 is_stmt 1 view .LVU53
  58:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 178              		.loc 1 58 28 is_stmt 0 view .LVU54
 179 001c C361     		str	r3, [r0, #28]
  59:../STM32CUBEMX/Core/Src/usart.c ****   {
 180              		.loc 1 59 3 is_stmt 1 view .LVU55
  59:../STM32CUBEMX/Core/Src/usart.c ****   {
 181              		.loc 1 59 7 is_stmt 0 view .LVU56
 182 001e FFF7FEFF 		bl	HAL_UART_Init
 183              	.LVL17:
  59:../STM32CUBEMX/Core/Src/usart.c ****   {
 184              		.loc 1 59 6 view .LVU57
 185 0022 00B9     		cbnz	r0, .L14
 186              	.L11:
  67:../STM32CUBEMX/Core/Src/usart.c **** /* UART5 init function */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 14


 187              		.loc 1 67 1 view .LVU58
 188 0024 08BD     		pop	{r3, pc}
 189              	.L14:
  61:../STM32CUBEMX/Core/Src/usart.c ****   }
 190              		.loc 1 61 5 is_stmt 1 view .LVU59
 191 0026 FFF7FEFF 		bl	Error_Handler
 192              	.LVL18:
  67:../STM32CUBEMX/Core/Src/usart.c **** /* UART5 init function */
 193              		.loc 1 67 1 is_stmt 0 view .LVU60
 194 002a FBE7     		b	.L11
 195              	.L16:
 196              		.align	2
 197              	.L15:
 198 002c 00000000 		.word	.LANCHOR0
 199 0030 004C0040 		.word	1073761280
 200              		.cfi_endproc
 201              	.LFE235:
 203              		.section	.text.MX_UART5_Init,"ax",%progbits
 204              		.align	1
 205              		.global	MX_UART5_Init
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	MX_UART5_Init:
 211              	.LFB236:
  70:../STM32CUBEMX/Core/Src/usart.c **** 
 212              		.loc 1 70 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI2:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
  79:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.BaudRate = 921600;
 221              		.loc 1 79 3 view .LVU62
  79:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.BaudRate = 921600;
 222              		.loc 1 79 19 is_stmt 0 view .LVU63
 223 0002 0A48     		ldr	r0, .L21
 224 0004 0A4B     		ldr	r3, .L21+4
 225 0006 0360     		str	r3, [r0]
  80:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 226              		.loc 1 80 3 is_stmt 1 view .LVU64
  80:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 227              		.loc 1 80 24 is_stmt 0 view .LVU65
 228 0008 4FF46123 		mov	r3, #921600
 229 000c 4360     		str	r3, [r0, #4]
  81:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 230              		.loc 1 81 3 is_stmt 1 view .LVU66
  81:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 231              		.loc 1 81 26 is_stmt 0 view .LVU67
 232 000e 0023     		movs	r3, #0
 233 0010 8360     		str	r3, [r0, #8]
  82:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 234              		.loc 1 82 3 is_stmt 1 view .LVU68
  82:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 15


 235              		.loc 1 82 24 is_stmt 0 view .LVU69
 236 0012 C360     		str	r3, [r0, #12]
  83:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 237              		.loc 1 83 3 is_stmt 1 view .LVU70
  83:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 238              		.loc 1 83 22 is_stmt 0 view .LVU71
 239 0014 0361     		str	r3, [r0, #16]
  84:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 240              		.loc 1 84 3 is_stmt 1 view .LVU72
  84:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 241              		.loc 1 84 20 is_stmt 0 view .LVU73
 242 0016 0C22     		movs	r2, #12
 243 0018 4261     		str	r2, [r0, #20]
  85:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 244              		.loc 1 85 3 is_stmt 1 view .LVU74
  85:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 245              		.loc 1 85 25 is_stmt 0 view .LVU75
 246 001a 8361     		str	r3, [r0, #24]
  86:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 247              		.loc 1 86 3 is_stmt 1 view .LVU76
  86:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 248              		.loc 1 86 28 is_stmt 0 view .LVU77
 249 001c C361     		str	r3, [r0, #28]
  87:../STM32CUBEMX/Core/Src/usart.c ****   {
 250              		.loc 1 87 3 is_stmt 1 view .LVU78
  87:../STM32CUBEMX/Core/Src/usart.c ****   {
 251              		.loc 1 87 7 is_stmt 0 view .LVU79
 252 001e FFF7FEFF 		bl	HAL_UART_Init
 253              	.LVL19:
  87:../STM32CUBEMX/Core/Src/usart.c ****   {
 254              		.loc 1 87 6 view .LVU80
 255 0022 00B9     		cbnz	r0, .L20
 256              	.L17:
  95:../STM32CUBEMX/Core/Src/usart.c **** /* USART1 init function */
 257              		.loc 1 95 1 view .LVU81
 258 0024 08BD     		pop	{r3, pc}
 259              	.L20:
  89:../STM32CUBEMX/Core/Src/usart.c ****   }
 260              		.loc 1 89 5 is_stmt 1 view .LVU82
 261 0026 FFF7FEFF 		bl	Error_Handler
 262              	.LVL20:
  95:../STM32CUBEMX/Core/Src/usart.c **** /* USART1 init function */
 263              		.loc 1 95 1 is_stmt 0 view .LVU83
 264 002a FBE7     		b	.L17
 265              	.L22:
 266              		.align	2
 267              	.L21:
 268 002c 00000000 		.word	.LANCHOR1
 269 0030 00500040 		.word	1073762304
 270              		.cfi_endproc
 271              	.LFE236:
 273              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 274              		.align	1
 275              		.global	MX_USART1_UART_Init
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 16


 280              	MX_USART1_UART_Init:
 281              	.LFB237:
  99:../STM32CUBEMX/Core/Src/usart.c **** 
 282              		.loc 1 99 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 08B5     		push	{r3, lr}
 287              	.LCFI3:
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 3, -8
 290              		.cfi_offset 14, -4
 108:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.BaudRate = 921600;
 291              		.loc 1 108 3 view .LVU85
 108:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.BaudRate = 921600;
 292              		.loc 1 108 19 is_stmt 0 view .LVU86
 293 0002 0A48     		ldr	r0, .L27
 294 0004 0A4B     		ldr	r3, .L27+4
 295 0006 0360     		str	r3, [r0]
 109:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 296              		.loc 1 109 3 is_stmt 1 view .LVU87
 109:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 297              		.loc 1 109 24 is_stmt 0 view .LVU88
 298 0008 4FF46123 		mov	r3, #921600
 299 000c 4360     		str	r3, [r0, #4]
 110:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 300              		.loc 1 110 3 is_stmt 1 view .LVU89
 110:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 301              		.loc 1 110 26 is_stmt 0 view .LVU90
 302 000e 0023     		movs	r3, #0
 303 0010 8360     		str	r3, [r0, #8]
 111:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 304              		.loc 1 111 3 is_stmt 1 view .LVU91
 111:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 305              		.loc 1 111 24 is_stmt 0 view .LVU92
 306 0012 C360     		str	r3, [r0, #12]
 112:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 307              		.loc 1 112 3 is_stmt 1 view .LVU93
 112:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 308              		.loc 1 112 22 is_stmt 0 view .LVU94
 309 0014 0361     		str	r3, [r0, #16]
 113:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 310              		.loc 1 113 3 is_stmt 1 view .LVU95
 113:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 311              		.loc 1 113 20 is_stmt 0 view .LVU96
 312 0016 0C22     		movs	r2, #12
 313 0018 4261     		str	r2, [r0, #20]
 114:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 314              		.loc 1 114 3 is_stmt 1 view .LVU97
 114:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 315              		.loc 1 114 25 is_stmt 0 view .LVU98
 316 001a 8361     		str	r3, [r0, #24]
 115:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 317              		.loc 1 115 3 is_stmt 1 view .LVU99
 115:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 318              		.loc 1 115 28 is_stmt 0 view .LVU100
 319 001c C361     		str	r3, [r0, #28]
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 17


 116:../STM32CUBEMX/Core/Src/usart.c ****   {
 320              		.loc 1 116 3 is_stmt 1 view .LVU101
 116:../STM32CUBEMX/Core/Src/usart.c ****   {
 321              		.loc 1 116 7 is_stmt 0 view .LVU102
 322 001e FFF7FEFF 		bl	HAL_UART_Init
 323              	.LVL21:
 116:../STM32CUBEMX/Core/Src/usart.c ****   {
 324              		.loc 1 116 6 view .LVU103
 325 0022 00B9     		cbnz	r0, .L26
 326              	.L23:
 124:../STM32CUBEMX/Core/Src/usart.c **** /* USART3 init function */
 327              		.loc 1 124 1 view .LVU104
 328 0024 08BD     		pop	{r3, pc}
 329              	.L26:
 118:../STM32CUBEMX/Core/Src/usart.c ****   }
 330              		.loc 1 118 5 is_stmt 1 view .LVU105
 331 0026 FFF7FEFF 		bl	Error_Handler
 332              	.LVL22:
 124:../STM32CUBEMX/Core/Src/usart.c **** /* USART3 init function */
 333              		.loc 1 124 1 is_stmt 0 view .LVU106
 334 002a FBE7     		b	.L23
 335              	.L28:
 336              		.align	2
 337              	.L27:
 338 002c 00000000 		.word	.LANCHOR2
 339 0030 00100140 		.word	1073811456
 340              		.cfi_endproc
 341              	.LFE237:
 343              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 344              		.align	1
 345              		.global	MX_USART3_UART_Init
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	MX_USART3_UART_Init:
 351              	.LFB238:
 128:../STM32CUBEMX/Core/Src/usart.c **** 
 352              		.loc 1 128 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 0
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356 0000 08B5     		push	{r3, lr}
 357              	.LCFI4:
 358              		.cfi_def_cfa_offset 8
 359              		.cfi_offset 3, -8
 360              		.cfi_offset 14, -4
 137:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.BaudRate = 921600;
 361              		.loc 1 137 3 view .LVU108
 137:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.BaudRate = 921600;
 362              		.loc 1 137 19 is_stmt 0 view .LVU109
 363 0002 0A48     		ldr	r0, .L33
 364 0004 0A4B     		ldr	r3, .L33+4
 365 0006 0360     		str	r3, [r0]
 138:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 366              		.loc 1 138 3 is_stmt 1 view .LVU110
 138:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 367              		.loc 1 138 24 is_stmt 0 view .LVU111
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 18


 368 0008 4FF46123 		mov	r3, #921600
 369 000c 4360     		str	r3, [r0, #4]
 139:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 370              		.loc 1 139 3 is_stmt 1 view .LVU112
 139:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 371              		.loc 1 139 26 is_stmt 0 view .LVU113
 372 000e 0023     		movs	r3, #0
 373 0010 8360     		str	r3, [r0, #8]
 140:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 374              		.loc 1 140 3 is_stmt 1 view .LVU114
 140:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 375              		.loc 1 140 24 is_stmt 0 view .LVU115
 376 0012 C360     		str	r3, [r0, #12]
 141:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 377              		.loc 1 141 3 is_stmt 1 view .LVU116
 141:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 378              		.loc 1 141 22 is_stmt 0 view .LVU117
 379 0014 0361     		str	r3, [r0, #16]
 142:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 380              		.loc 1 142 3 is_stmt 1 view .LVU118
 142:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 381              		.loc 1 142 20 is_stmt 0 view .LVU119
 382 0016 0C22     		movs	r2, #12
 383 0018 4261     		str	r2, [r0, #20]
 143:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 384              		.loc 1 143 3 is_stmt 1 view .LVU120
 143:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 385              		.loc 1 143 25 is_stmt 0 view .LVU121
 386 001a 8361     		str	r3, [r0, #24]
 144:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 387              		.loc 1 144 3 is_stmt 1 view .LVU122
 144:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 388              		.loc 1 144 28 is_stmt 0 view .LVU123
 389 001c C361     		str	r3, [r0, #28]
 145:../STM32CUBEMX/Core/Src/usart.c ****   {
 390              		.loc 1 145 3 is_stmt 1 view .LVU124
 145:../STM32CUBEMX/Core/Src/usart.c ****   {
 391              		.loc 1 145 7 is_stmt 0 view .LVU125
 392 001e FFF7FEFF 		bl	HAL_UART_Init
 393              	.LVL23:
 145:../STM32CUBEMX/Core/Src/usart.c ****   {
 394              		.loc 1 145 6 view .LVU126
 395 0022 00B9     		cbnz	r0, .L32
 396              	.L29:
 153:../STM32CUBEMX/Core/Src/usart.c **** 
 397              		.loc 1 153 1 view .LVU127
 398 0024 08BD     		pop	{r3, pc}
 399              	.L32:
 147:../STM32CUBEMX/Core/Src/usart.c ****   }
 400              		.loc 1 147 5 is_stmt 1 view .LVU128
 401 0026 FFF7FEFF 		bl	Error_Handler
 402              	.LVL24:
 153:../STM32CUBEMX/Core/Src/usart.c **** 
 403              		.loc 1 153 1 is_stmt 0 view .LVU129
 404 002a FBE7     		b	.L29
 405              	.L34:
 406              		.align	2
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 19


 407              	.L33:
 408 002c 00000000 		.word	.LANCHOR3
 409 0030 00480040 		.word	1073760256
 410              		.cfi_endproc
 411              	.LFE238:
 413              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 414              		.align	1
 415              		.global	HAL_UART_MspInit
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	HAL_UART_MspInit:
 421              	.LVL25:
 422              	.LFB239:
 156:../STM32CUBEMX/Core/Src/usart.c **** 
 423              		.loc 1 156 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 56
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 156:../STM32CUBEMX/Core/Src/usart.c **** 
 427              		.loc 1 156 1 is_stmt 0 view .LVU131
 428 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 429              	.LCFI5:
 430              		.cfi_def_cfa_offset 20
 431              		.cfi_offset 4, -20
 432              		.cfi_offset 5, -16
 433              		.cfi_offset 6, -12
 434              		.cfi_offset 7, -8
 435              		.cfi_offset 14, -4
 436 0002 8FB0     		sub	sp, sp, #60
 437              	.LCFI6:
 438              		.cfi_def_cfa_offset 80
 158:../STM32CUBEMX/Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 439              		.loc 1 158 3 is_stmt 1 view .LVU132
 158:../STM32CUBEMX/Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 440              		.loc 1 158 20 is_stmt 0 view .LVU133
 441 0004 0023     		movs	r3, #0
 442 0006 0993     		str	r3, [sp, #36]
 443 0008 0A93     		str	r3, [sp, #40]
 444 000a 0B93     		str	r3, [sp, #44]
 445 000c 0C93     		str	r3, [sp, #48]
 446 000e 0D93     		str	r3, [sp, #52]
 159:../STM32CUBEMX/Core/Src/usart.c ****   {
 447              		.loc 1 159 3 is_stmt 1 view .LVU134
 159:../STM32CUBEMX/Core/Src/usart.c ****   {
 448              		.loc 1 159 16 is_stmt 0 view .LVU135
 449 0010 0368     		ldr	r3, [r0]
 159:../STM32CUBEMX/Core/Src/usart.c ****   {
 450              		.loc 1 159 5 view .LVU136
 451 0012 894A     		ldr	r2, .L51
 452 0014 9342     		cmp	r3, r2
 453 0016 0CD0     		beq	.L44
 454 0018 0446     		mov	r4, r0
 183:../STM32CUBEMX/Core/Src/usart.c ****   {
 455              		.loc 1 183 8 is_stmt 1 view .LVU137
 183:../STM32CUBEMX/Core/Src/usart.c ****   {
 456              		.loc 1 183 10 is_stmt 0 view .LVU138
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 20


 457 001a 884A     		ldr	r2, .L51+4
 458 001c 9342     		cmp	r3, r2
 459 001e 2CD0     		beq	.L45
 215:../STM32CUBEMX/Core/Src/usart.c ****   {
 460              		.loc 1 215 8 is_stmt 1 view .LVU139
 215:../STM32CUBEMX/Core/Src/usart.c ****   {
 461              		.loc 1 215 10 is_stmt 0 view .LVU140
 462 0020 874A     		ldr	r2, .L51+8
 463 0022 9342     		cmp	r3, r2
 464 0024 61D0     		beq	.L46
 279:../STM32CUBEMX/Core/Src/usart.c ****   {
 465              		.loc 1 279 8 is_stmt 1 view .LVU141
 279:../STM32CUBEMX/Core/Src/usart.c ****   {
 466              		.loc 1 279 10 is_stmt 0 view .LVU142
 467 0026 874A     		ldr	r2, .L51+12
 468 0028 9342     		cmp	r3, r2
 469 002a 00F0BE80 		beq	.L47
 470              	.LVL26:
 471              	.L35:
 325:../STM32CUBEMX/Core/Src/usart.c **** 
 472              		.loc 1 325 1 view .LVU143
 473 002e 0FB0     		add	sp, sp, #60
 474              	.LCFI7:
 475              		.cfi_remember_state
 476              		.cfi_def_cfa_offset 20
 477              		@ sp needed
 478 0030 F0BD     		pop	{r4, r5, r6, r7, pc}
 479              	.LVL27:
 480              	.L44:
 481              	.LCFI8:
 482              		.cfi_restore_state
 165:../STM32CUBEMX/Core/Src/usart.c **** 
 483              		.loc 1 165 5 is_stmt 1 view .LVU144
 484              	.LBB26:
 165:../STM32CUBEMX/Core/Src/usart.c **** 
 485              		.loc 1 165 5 view .LVU145
 486 0032 0021     		movs	r1, #0
 487 0034 0091     		str	r1, [sp]
 165:../STM32CUBEMX/Core/Src/usart.c **** 
 488              		.loc 1 165 5 view .LVU146
 489 0036 844B     		ldr	r3, .L51+16
 490 0038 1A6C     		ldr	r2, [r3, #64]
 491 003a 42F40022 		orr	r2, r2, #524288
 492 003e 1A64     		str	r2, [r3, #64]
 165:../STM32CUBEMX/Core/Src/usart.c **** 
 493              		.loc 1 165 5 view .LVU147
 494 0040 1A6C     		ldr	r2, [r3, #64]
 495 0042 02F40022 		and	r2, r2, #524288
 496 0046 0092     		str	r2, [sp]
 165:../STM32CUBEMX/Core/Src/usart.c **** 
 497              		.loc 1 165 5 view .LVU148
 498 0048 009A     		ldr	r2, [sp]
 499              	.LBE26:
 165:../STM32CUBEMX/Core/Src/usart.c **** 
 500              		.loc 1 165 5 view .LVU149
 167:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 501              		.loc 1 167 5 view .LVU150
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 21


 502              	.LBB27:
 167:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 503              		.loc 1 167 5 view .LVU151
 504 004a 0191     		str	r1, [sp, #4]
 167:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 505              		.loc 1 167 5 view .LVU152
 506 004c 1A6B     		ldr	r2, [r3, #48]
 507 004e 42F00402 		orr	r2, r2, #4
 508 0052 1A63     		str	r2, [r3, #48]
 167:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 509              		.loc 1 167 5 view .LVU153
 510 0054 1B6B     		ldr	r3, [r3, #48]
 511 0056 03F00403 		and	r3, r3, #4
 512 005a 0193     		str	r3, [sp, #4]
 167:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 513              		.loc 1 167 5 view .LVU154
 514 005c 019B     		ldr	r3, [sp, #4]
 515              	.LBE27:
 167:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 516              		.loc 1 167 5 view .LVU155
 172:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 517              		.loc 1 172 5 view .LVU156
 172:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 518              		.loc 1 172 25 is_stmt 0 view .LVU157
 519 005e 4FF44063 		mov	r3, #3072
 520 0062 0993     		str	r3, [sp, #36]
 173:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 521              		.loc 1 173 5 is_stmt 1 view .LVU158
 173:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 522              		.loc 1 173 26 is_stmt 0 view .LVU159
 523 0064 0223     		movs	r3, #2
 524 0066 0A93     		str	r3, [sp, #40]
 174:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 525              		.loc 1 174 5 is_stmt 1 view .LVU160
 175:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 526              		.loc 1 175 5 view .LVU161
 175:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 527              		.loc 1 175 27 is_stmt 0 view .LVU162
 528 0068 0323     		movs	r3, #3
 529 006a 0C93     		str	r3, [sp, #48]
 176:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 530              		.loc 1 176 5 is_stmt 1 view .LVU163
 176:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 531              		.loc 1 176 31 is_stmt 0 view .LVU164
 532 006c 0823     		movs	r3, #8
 533 006e 0D93     		str	r3, [sp, #52]
 177:../STM32CUBEMX/Core/Src/usart.c **** 
 534              		.loc 1 177 5 is_stmt 1 view .LVU165
 535 0070 09A9     		add	r1, sp, #36
 536 0072 7648     		ldr	r0, .L51+20
 537              	.LVL28:
 177:../STM32CUBEMX/Core/Src/usart.c **** 
 538              		.loc 1 177 5 is_stmt 0 view .LVU166
 539 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 540              	.LVL29:
 541 0078 D9E7     		b	.L35
 542              	.LVL30:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 22


 543              	.L45:
 189:../STM32CUBEMX/Core/Src/usart.c **** 
 544              		.loc 1 189 5 is_stmt 1 view .LVU167
 545              	.LBB28:
 189:../STM32CUBEMX/Core/Src/usart.c **** 
 546              		.loc 1 189 5 view .LVU168
 547 007a 0024     		movs	r4, #0
 548 007c 0294     		str	r4, [sp, #8]
 189:../STM32CUBEMX/Core/Src/usart.c **** 
 549              		.loc 1 189 5 view .LVU169
 550 007e 724B     		ldr	r3, .L51+16
 551 0080 1A6C     		ldr	r2, [r3, #64]
 552 0082 42F48012 		orr	r2, r2, #1048576
 553 0086 1A64     		str	r2, [r3, #64]
 189:../STM32CUBEMX/Core/Src/usart.c **** 
 554              		.loc 1 189 5 view .LVU170
 555 0088 1A6C     		ldr	r2, [r3, #64]
 556 008a 02F48012 		and	r2, r2, #1048576
 557 008e 0292     		str	r2, [sp, #8]
 189:../STM32CUBEMX/Core/Src/usart.c **** 
 558              		.loc 1 189 5 view .LVU171
 559 0090 029A     		ldr	r2, [sp, #8]
 560              	.LBE28:
 189:../STM32CUBEMX/Core/Src/usart.c **** 
 561              		.loc 1 189 5 view .LVU172
 191:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 562              		.loc 1 191 5 view .LVU173
 563              	.LBB29:
 191:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 564              		.loc 1 191 5 view .LVU174
 565 0092 0394     		str	r4, [sp, #12]
 191:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 566              		.loc 1 191 5 view .LVU175
 567 0094 1A6B     		ldr	r2, [r3, #48]
 568 0096 42F00402 		orr	r2, r2, #4
 569 009a 1A63     		str	r2, [r3, #48]
 191:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 570              		.loc 1 191 5 view .LVU176
 571 009c 1A6B     		ldr	r2, [r3, #48]
 572 009e 02F00402 		and	r2, r2, #4
 573 00a2 0392     		str	r2, [sp, #12]
 191:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 574              		.loc 1 191 5 view .LVU177
 575 00a4 039A     		ldr	r2, [sp, #12]
 576              	.LBE29:
 191:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 577              		.loc 1 191 5 view .LVU178
 192:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 578              		.loc 1 192 5 view .LVU179
 579              	.LBB30:
 192:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 580              		.loc 1 192 5 view .LVU180
 581 00a6 0494     		str	r4, [sp, #16]
 192:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 582              		.loc 1 192 5 view .LVU181
 583 00a8 1A6B     		ldr	r2, [r3, #48]
 584 00aa 42F00802 		orr	r2, r2, #8
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 23


 585 00ae 1A63     		str	r2, [r3, #48]
 192:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 586              		.loc 1 192 5 view .LVU182
 587 00b0 1B6B     		ldr	r3, [r3, #48]
 588 00b2 03F00803 		and	r3, r3, #8
 589 00b6 0493     		str	r3, [sp, #16]
 192:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 590              		.loc 1 192 5 view .LVU183
 591 00b8 049B     		ldr	r3, [sp, #16]
 592              	.LBE30:
 192:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 593              		.loc 1 192 5 view .LVU184
 197:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 594              		.loc 1 197 5 view .LVU185
 197:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 595              		.loc 1 197 25 is_stmt 0 view .LVU186
 596 00ba 4FF48053 		mov	r3, #4096
 597 00be 0993     		str	r3, [sp, #36]
 198:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 598              		.loc 1 198 5 is_stmt 1 view .LVU187
 198:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 599              		.loc 1 198 26 is_stmt 0 view .LVU188
 600 00c0 0227     		movs	r7, #2
 601 00c2 0A97     		str	r7, [sp, #40]
 199:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 602              		.loc 1 199 5 is_stmt 1 view .LVU189
 200:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 603              		.loc 1 200 5 view .LVU190
 200:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 604              		.loc 1 200 27 is_stmt 0 view .LVU191
 605 00c4 0326     		movs	r6, #3
 606 00c6 0C96     		str	r6, [sp, #48]
 201:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 607              		.loc 1 201 5 is_stmt 1 view .LVU192
 201:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 608              		.loc 1 201 31 is_stmt 0 view .LVU193
 609 00c8 0825     		movs	r5, #8
 610 00ca 0D95     		str	r5, [sp, #52]
 202:../STM32CUBEMX/Core/Src/usart.c **** 
 611              		.loc 1 202 5 is_stmt 1 view .LVU194
 612 00cc 09A9     		add	r1, sp, #36
 613 00ce 5F48     		ldr	r0, .L51+20
 614              	.LVL31:
 202:../STM32CUBEMX/Core/Src/usart.c **** 
 615              		.loc 1 202 5 is_stmt 0 view .LVU195
 616 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 617              	.LVL32:
 204:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 618              		.loc 1 204 5 is_stmt 1 view .LVU196
 204:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 619              		.loc 1 204 25 is_stmt 0 view .LVU197
 620 00d4 0423     		movs	r3, #4
 621 00d6 0993     		str	r3, [sp, #36]
 205:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 622              		.loc 1 205 5 is_stmt 1 view .LVU198
 205:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 623              		.loc 1 205 26 is_stmt 0 view .LVU199
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 24


 624 00d8 0A97     		str	r7, [sp, #40]
 206:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 625              		.loc 1 206 5 is_stmt 1 view .LVU200
 206:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 626              		.loc 1 206 26 is_stmt 0 view .LVU201
 627 00da 0B94     		str	r4, [sp, #44]
 207:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 628              		.loc 1 207 5 is_stmt 1 view .LVU202
 207:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 629              		.loc 1 207 27 is_stmt 0 view .LVU203
 630 00dc 0C96     		str	r6, [sp, #48]
 208:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 631              		.loc 1 208 5 is_stmt 1 view .LVU204
 208:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 632              		.loc 1 208 31 is_stmt 0 view .LVU205
 633 00de 0D95     		str	r5, [sp, #52]
 209:../STM32CUBEMX/Core/Src/usart.c **** 
 634              		.loc 1 209 5 is_stmt 1 view .LVU206
 635 00e0 09A9     		add	r1, sp, #36
 636 00e2 5B48     		ldr	r0, .L51+24
 637 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 638              	.LVL33:
 639 00e8 A1E7     		b	.L35
 640              	.LVL34:
 641              	.L46:
 221:../STM32CUBEMX/Core/Src/usart.c **** 
 642              		.loc 1 221 5 view .LVU207
 643              	.LBB31:
 221:../STM32CUBEMX/Core/Src/usart.c **** 
 644              		.loc 1 221 5 view .LVU208
 645 00ea 0025     		movs	r5, #0
 646 00ec 0595     		str	r5, [sp, #20]
 221:../STM32CUBEMX/Core/Src/usart.c **** 
 647              		.loc 1 221 5 view .LVU209
 648 00ee 564B     		ldr	r3, .L51+16
 649 00f0 5A6C     		ldr	r2, [r3, #68]
 650 00f2 42F01002 		orr	r2, r2, #16
 651 00f6 5A64     		str	r2, [r3, #68]
 221:../STM32CUBEMX/Core/Src/usart.c **** 
 652              		.loc 1 221 5 view .LVU210
 653 00f8 5A6C     		ldr	r2, [r3, #68]
 654 00fa 02F01002 		and	r2, r2, #16
 655 00fe 0592     		str	r2, [sp, #20]
 221:../STM32CUBEMX/Core/Src/usart.c **** 
 656              		.loc 1 221 5 view .LVU211
 657 0100 059A     		ldr	r2, [sp, #20]
 658              	.LBE31:
 221:../STM32CUBEMX/Core/Src/usart.c **** 
 659              		.loc 1 221 5 view .LVU212
 223:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 660              		.loc 1 223 5 view .LVU213
 661              	.LBB32:
 223:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 662              		.loc 1 223 5 view .LVU214
 663 0102 0695     		str	r5, [sp, #24]
 223:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 664              		.loc 1 223 5 view .LVU215
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 25


 665 0104 1A6B     		ldr	r2, [r3, #48]
 666 0106 42F00102 		orr	r2, r2, #1
 667 010a 1A63     		str	r2, [r3, #48]
 223:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 668              		.loc 1 223 5 view .LVU216
 669 010c 1B6B     		ldr	r3, [r3, #48]
 670 010e 03F00103 		and	r3, r3, #1
 671 0112 0693     		str	r3, [sp, #24]
 223:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 672              		.loc 1 223 5 view .LVU217
 673 0114 069B     		ldr	r3, [sp, #24]
 674              	.LBE32:
 223:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 675              		.loc 1 223 5 view .LVU218
 228:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 676              		.loc 1 228 5 view .LVU219
 228:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 677              		.loc 1 228 25 is_stmt 0 view .LVU220
 678 0116 4FF4C063 		mov	r3, #1536
 679 011a 0993     		str	r3, [sp, #36]
 229:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 680              		.loc 1 229 5 is_stmt 1 view .LVU221
 229:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 681              		.loc 1 229 26 is_stmt 0 view .LVU222
 682 011c 0223     		movs	r3, #2
 683 011e 0A93     		str	r3, [sp, #40]
 230:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 684              		.loc 1 230 5 is_stmt 1 view .LVU223
 231:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 685              		.loc 1 231 5 view .LVU224
 231:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 686              		.loc 1 231 27 is_stmt 0 view .LVU225
 687 0120 0323     		movs	r3, #3
 688 0122 0C93     		str	r3, [sp, #48]
 232:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 689              		.loc 1 232 5 is_stmt 1 view .LVU226
 232:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 690              		.loc 1 232 31 is_stmt 0 view .LVU227
 691 0124 0723     		movs	r3, #7
 692 0126 0D93     		str	r3, [sp, #52]
 233:../STM32CUBEMX/Core/Src/usart.c **** 
 693              		.loc 1 233 5 is_stmt 1 view .LVU228
 694 0128 09A9     		add	r1, sp, #36
 695 012a 4A48     		ldr	r0, .L51+28
 696              	.LVL35:
 233:../STM32CUBEMX/Core/Src/usart.c **** 
 697              		.loc 1 233 5 is_stmt 0 view .LVU229
 698 012c FFF7FEFF 		bl	HAL_GPIO_Init
 699              	.LVL36:
 237:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 700              		.loc 1 237 5 is_stmt 1 view .LVU230
 237:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 701              		.loc 1 237 29 is_stmt 0 view .LVU231
 702 0130 4948     		ldr	r0, .L51+32
 703 0132 4A4B     		ldr	r3, .L51+36
 704 0134 0360     		str	r3, [r0]
 238:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 26


 705              		.loc 1 238 5 is_stmt 1 view .LVU232
 238:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 706              		.loc 1 238 33 is_stmt 0 view .LVU233
 707 0136 4FF00063 		mov	r3, #134217728
 708 013a 4360     		str	r3, [r0, #4]
 239:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 709              		.loc 1 239 5 is_stmt 1 view .LVU234
 239:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 710              		.loc 1 239 35 is_stmt 0 view .LVU235
 711 013c 8560     		str	r5, [r0, #8]
 240:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 712              		.loc 1 240 5 is_stmt 1 view .LVU236
 240:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 713              		.loc 1 240 35 is_stmt 0 view .LVU237
 714 013e C560     		str	r5, [r0, #12]
 241:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 715              		.loc 1 241 5 is_stmt 1 view .LVU238
 241:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 716              		.loc 1 241 32 is_stmt 0 view .LVU239
 717 0140 4FF48063 		mov	r3, #1024
 718 0144 0361     		str	r3, [r0, #16]
 242:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 719              		.loc 1 242 5 is_stmt 1 view .LVU240
 242:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 720              		.loc 1 242 45 is_stmt 0 view .LVU241
 721 0146 4561     		str	r5, [r0, #20]
 243:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 722              		.loc 1 243 5 is_stmt 1 view .LVU242
 243:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 723              		.loc 1 243 42 is_stmt 0 view .LVU243
 724 0148 8561     		str	r5, [r0, #24]
 244:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 725              		.loc 1 244 5 is_stmt 1 view .LVU244
 244:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 726              		.loc 1 244 30 is_stmt 0 view .LVU245
 727 014a C561     		str	r5, [r0, #28]
 245:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 728              		.loc 1 245 5 is_stmt 1 view .LVU246
 245:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 729              		.loc 1 245 34 is_stmt 0 view .LVU247
 730 014c 0562     		str	r5, [r0, #32]
 246:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 731              		.loc 1 246 5 is_stmt 1 view .LVU248
 246:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 732              		.loc 1 246 34 is_stmt 0 view .LVU249
 733 014e 4562     		str	r5, [r0, #36]
 247:../STM32CUBEMX/Core/Src/usart.c ****     {
 734              		.loc 1 247 5 is_stmt 1 view .LVU250
 247:../STM32CUBEMX/Core/Src/usart.c ****     {
 735              		.loc 1 247 9 is_stmt 0 view .LVU251
 736 0150 FFF7FEFF 		bl	HAL_DMA_Init
 737              	.LVL37:
 247:../STM32CUBEMX/Core/Src/usart.c ****     {
 738              		.loc 1 247 8 view .LVU252
 739 0154 18BB     		cbnz	r0, .L48
 740              	.L40:
 252:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 27


 741              		.loc 1 252 5 is_stmt 1 view .LVU253
 252:../STM32CUBEMX/Core/Src/usart.c **** 
 742              		.loc 1 252 5 view .LVU254
 743 0156 404B     		ldr	r3, .L51+32
 744 0158 A363     		str	r3, [r4, #56]
 252:../STM32CUBEMX/Core/Src/usart.c **** 
 745              		.loc 1 252 5 view .LVU255
 746 015a 9C63     		str	r4, [r3, #56]
 252:../STM32CUBEMX/Core/Src/usart.c **** 
 747              		.loc 1 252 5 view .LVU256
 255:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 748              		.loc 1 255 5 view .LVU257
 255:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 749              		.loc 1 255 29 is_stmt 0 view .LVU258
 750 015c 4048     		ldr	r0, .L51+40
 751 015e 414B     		ldr	r3, .L51+44
 752 0160 0360     		str	r3, [r0]
 256:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 753              		.loc 1 256 5 is_stmt 1 view .LVU259
 256:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 754              		.loc 1 256 33 is_stmt 0 view .LVU260
 755 0162 4FF00063 		mov	r3, #134217728
 756 0166 4360     		str	r3, [r0, #4]
 257:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 757              		.loc 1 257 5 is_stmt 1 view .LVU261
 257:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 758              		.loc 1 257 35 is_stmt 0 view .LVU262
 759 0168 4023     		movs	r3, #64
 760 016a 8360     		str	r3, [r0, #8]
 258:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 761              		.loc 1 258 5 is_stmt 1 view .LVU263
 258:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 762              		.loc 1 258 35 is_stmt 0 view .LVU264
 763 016c 0023     		movs	r3, #0
 764 016e C360     		str	r3, [r0, #12]
 259:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 765              		.loc 1 259 5 is_stmt 1 view .LVU265
 259:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 766              		.loc 1 259 32 is_stmt 0 view .LVU266
 767 0170 4FF48062 		mov	r2, #1024
 768 0174 0261     		str	r2, [r0, #16]
 260:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 769              		.loc 1 260 5 is_stmt 1 view .LVU267
 260:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 770              		.loc 1 260 45 is_stmt 0 view .LVU268
 771 0176 4361     		str	r3, [r0, #20]
 261:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 772              		.loc 1 261 5 is_stmt 1 view .LVU269
 261:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 773              		.loc 1 261 42 is_stmt 0 view .LVU270
 774 0178 8361     		str	r3, [r0, #24]
 262:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 775              		.loc 1 262 5 is_stmt 1 view .LVU271
 262:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 776              		.loc 1 262 30 is_stmt 0 view .LVU272
 777 017a C361     		str	r3, [r0, #28]
 263:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 28


 778              		.loc 1 263 5 is_stmt 1 view .LVU273
 263:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 779              		.loc 1 263 34 is_stmt 0 view .LVU274
 780 017c 0362     		str	r3, [r0, #32]
 264:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 781              		.loc 1 264 5 is_stmt 1 view .LVU275
 264:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 782              		.loc 1 264 34 is_stmt 0 view .LVU276
 783 017e 4362     		str	r3, [r0, #36]
 265:../STM32CUBEMX/Core/Src/usart.c ****     {
 784              		.loc 1 265 5 is_stmt 1 view .LVU277
 265:../STM32CUBEMX/Core/Src/usart.c ****     {
 785              		.loc 1 265 9 is_stmt 0 view .LVU278
 786 0180 FFF7FEFF 		bl	HAL_DMA_Init
 787              	.LVL38:
 265:../STM32CUBEMX/Core/Src/usart.c ****     {
 788              		.loc 1 265 8 view .LVU279
 789 0184 70B9     		cbnz	r0, .L49
 790              	.L41:
 270:../STM32CUBEMX/Core/Src/usart.c **** 
 791              		.loc 1 270 5 is_stmt 1 view .LVU280
 270:../STM32CUBEMX/Core/Src/usart.c **** 
 792              		.loc 1 270 5 view .LVU281
 793 0186 364B     		ldr	r3, .L51+40
 794 0188 6363     		str	r3, [r4, #52]
 270:../STM32CUBEMX/Core/Src/usart.c **** 
 795              		.loc 1 270 5 view .LVU282
 796 018a 9C63     		str	r4, [r3, #56]
 270:../STM32CUBEMX/Core/Src/usart.c **** 
 797              		.loc 1 270 5 view .LVU283
 273:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 798              		.loc 1 273 5 view .LVU284
 799 018c 0022     		movs	r2, #0
 800 018e 1146     		mov	r1, r2
 801 0190 2520     		movs	r0, #37
 802 0192 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 803              	.LVL39:
 274:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 804              		.loc 1 274 5 view .LVU285
 805 0196 2520     		movs	r0, #37
 806 0198 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 807              	.LVL40:
 808 019c 47E7     		b	.L35
 809              	.L48:
 249:../STM32CUBEMX/Core/Src/usart.c ****     }
 810              		.loc 1 249 7 view .LVU286
 811 019e FFF7FEFF 		bl	Error_Handler
 812              	.LVL41:
 813 01a2 D8E7     		b	.L40
 814              	.L49:
 267:../STM32CUBEMX/Core/Src/usart.c ****     }
 815              		.loc 1 267 7 view .LVU287
 816 01a4 FFF7FEFF 		bl	Error_Handler
 817              	.LVL42:
 818 01a8 EDE7     		b	.L41
 819              	.LVL43:
 820              	.L47:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 29


 285:../STM32CUBEMX/Core/Src/usart.c **** 
 821              		.loc 1 285 5 view .LVU288
 822              	.LBB33:
 285:../STM32CUBEMX/Core/Src/usart.c **** 
 823              		.loc 1 285 5 view .LVU289
 824 01aa 0025     		movs	r5, #0
 825 01ac 0795     		str	r5, [sp, #28]
 285:../STM32CUBEMX/Core/Src/usart.c **** 
 826              		.loc 1 285 5 view .LVU290
 827 01ae 264B     		ldr	r3, .L51+16
 828 01b0 1A6C     		ldr	r2, [r3, #64]
 829 01b2 42F48022 		orr	r2, r2, #262144
 830 01b6 1A64     		str	r2, [r3, #64]
 285:../STM32CUBEMX/Core/Src/usart.c **** 
 831              		.loc 1 285 5 view .LVU291
 832 01b8 1A6C     		ldr	r2, [r3, #64]
 833 01ba 02F48022 		and	r2, r2, #262144
 834 01be 0792     		str	r2, [sp, #28]
 285:../STM32CUBEMX/Core/Src/usart.c **** 
 835              		.loc 1 285 5 view .LVU292
 836 01c0 079A     		ldr	r2, [sp, #28]
 837              	.LBE33:
 285:../STM32CUBEMX/Core/Src/usart.c **** 
 838              		.loc 1 285 5 view .LVU293
 287:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 839              		.loc 1 287 5 view .LVU294
 840              	.LBB34:
 287:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 841              		.loc 1 287 5 view .LVU295
 842 01c2 0895     		str	r5, [sp, #32]
 287:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 843              		.loc 1 287 5 view .LVU296
 844 01c4 1A6B     		ldr	r2, [r3, #48]
 845 01c6 42F00202 		orr	r2, r2, #2
 846 01ca 1A63     		str	r2, [r3, #48]
 287:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 847              		.loc 1 287 5 view .LVU297
 848 01cc 1B6B     		ldr	r3, [r3, #48]
 849 01ce 03F00203 		and	r3, r3, #2
 850 01d2 0893     		str	r3, [sp, #32]
 287:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 851              		.loc 1 287 5 view .LVU298
 852 01d4 089B     		ldr	r3, [sp, #32]
 853              	.LBE34:
 287:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 854              		.loc 1 287 5 view .LVU299
 292:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 855              		.loc 1 292 5 view .LVU300
 292:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 856              		.loc 1 292 25 is_stmt 0 view .LVU301
 857 01d6 4FF44063 		mov	r3, #3072
 858 01da 0993     		str	r3, [sp, #36]
 293:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 859              		.loc 1 293 5 is_stmt 1 view .LVU302
 293:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 860              		.loc 1 293 26 is_stmt 0 view .LVU303
 861 01dc 0223     		movs	r3, #2
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 30


 862 01de 0A93     		str	r3, [sp, #40]
 294:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 863              		.loc 1 294 5 is_stmt 1 view .LVU304
 295:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 864              		.loc 1 295 5 view .LVU305
 295:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 865              		.loc 1 295 27 is_stmt 0 view .LVU306
 866 01e0 0323     		movs	r3, #3
 867 01e2 0C93     		str	r3, [sp, #48]
 296:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 868              		.loc 1 296 5 is_stmt 1 view .LVU307
 296:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 869              		.loc 1 296 31 is_stmt 0 view .LVU308
 870 01e4 0723     		movs	r3, #7
 871 01e6 0D93     		str	r3, [sp, #52]
 297:../STM32CUBEMX/Core/Src/usart.c **** 
 872              		.loc 1 297 5 is_stmt 1 view .LVU309
 873 01e8 09A9     		add	r1, sp, #36
 874 01ea 1F48     		ldr	r0, .L51+48
 875              	.LVL44:
 297:../STM32CUBEMX/Core/Src/usart.c **** 
 876              		.loc 1 297 5 is_stmt 0 view .LVU310
 877 01ec FFF7FEFF 		bl	HAL_GPIO_Init
 878              	.LVL45:
 301:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 879              		.loc 1 301 5 is_stmt 1 view .LVU311
 301:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 880              		.loc 1 301 29 is_stmt 0 view .LVU312
 881 01f0 1E48     		ldr	r0, .L51+52
 882 01f2 1F4B     		ldr	r3, .L51+56
 883 01f4 0360     		str	r3, [r0]
 302:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 884              		.loc 1 302 5 is_stmt 1 view .LVU313
 302:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 885              		.loc 1 302 33 is_stmt 0 view .LVU314
 886 01f6 4FF00063 		mov	r3, #134217728
 887 01fa 4360     		str	r3, [r0, #4]
 303:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 888              		.loc 1 303 5 is_stmt 1 view .LVU315
 303:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 889              		.loc 1 303 35 is_stmt 0 view .LVU316
 890 01fc 8560     		str	r5, [r0, #8]
 304:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 891              		.loc 1 304 5 is_stmt 1 view .LVU317
 304:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 892              		.loc 1 304 35 is_stmt 0 view .LVU318
 893 01fe C560     		str	r5, [r0, #12]
 305:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 894              		.loc 1 305 5 is_stmt 1 view .LVU319
 305:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 895              		.loc 1 305 32 is_stmt 0 view .LVU320
 896 0200 4FF48063 		mov	r3, #1024
 897 0204 0361     		str	r3, [r0, #16]
 306:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 898              		.loc 1 306 5 is_stmt 1 view .LVU321
 306:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 899              		.loc 1 306 45 is_stmt 0 view .LVU322
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 31


 900 0206 4561     		str	r5, [r0, #20]
 307:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 901              		.loc 1 307 5 is_stmt 1 view .LVU323
 307:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 902              		.loc 1 307 42 is_stmt 0 view .LVU324
 903 0208 8561     		str	r5, [r0, #24]
 308:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 904              		.loc 1 308 5 is_stmt 1 view .LVU325
 308:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 905              		.loc 1 308 30 is_stmt 0 view .LVU326
 906 020a C561     		str	r5, [r0, #28]
 309:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 907              		.loc 1 309 5 is_stmt 1 view .LVU327
 309:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 908              		.loc 1 309 34 is_stmt 0 view .LVU328
 909 020c 4FF48033 		mov	r3, #65536
 910 0210 0362     		str	r3, [r0, #32]
 310:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 911              		.loc 1 310 5 is_stmt 1 view .LVU329
 310:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 912              		.loc 1 310 34 is_stmt 0 view .LVU330
 913 0212 4562     		str	r5, [r0, #36]
 311:../STM32CUBEMX/Core/Src/usart.c ****     {
 914              		.loc 1 311 5 is_stmt 1 view .LVU331
 311:../STM32CUBEMX/Core/Src/usart.c ****     {
 915              		.loc 1 311 9 is_stmt 0 view .LVU332
 916 0214 FFF7FEFF 		bl	HAL_DMA_Init
 917              	.LVL46:
 311:../STM32CUBEMX/Core/Src/usart.c ****     {
 918              		.loc 1 311 8 view .LVU333
 919 0218 58B9     		cbnz	r0, .L50
 920              	.L42:
 316:../STM32CUBEMX/Core/Src/usart.c **** 
 921              		.loc 1 316 5 is_stmt 1 view .LVU334
 316:../STM32CUBEMX/Core/Src/usart.c **** 
 922              		.loc 1 316 5 view .LVU335
 923 021a 144B     		ldr	r3, .L51+52
 924 021c A363     		str	r3, [r4, #56]
 316:../STM32CUBEMX/Core/Src/usart.c **** 
 925              		.loc 1 316 5 view .LVU336
 926 021e 9C63     		str	r4, [r3, #56]
 316:../STM32CUBEMX/Core/Src/usart.c **** 
 927              		.loc 1 316 5 view .LVU337
 319:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 928              		.loc 1 319 5 view .LVU338
 929 0220 0022     		movs	r2, #0
 930 0222 1146     		mov	r1, r2
 931 0224 2720     		movs	r0, #39
 932 0226 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 933              	.LVL47:
 320:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 934              		.loc 1 320 5 view .LVU339
 935 022a 2720     		movs	r0, #39
 936 022c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 937              	.LVL48:
 325:../STM32CUBEMX/Core/Src/usart.c **** 
 938              		.loc 1 325 1 is_stmt 0 view .LVU340
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 32


 939 0230 FDE6     		b	.L35
 940              	.L50:
 313:../STM32CUBEMX/Core/Src/usart.c ****     }
 941              		.loc 1 313 7 is_stmt 1 view .LVU341
 942 0232 FFF7FEFF 		bl	Error_Handler
 943              	.LVL49:
 944 0236 F0E7     		b	.L42
 945              	.L52:
 946              		.align	2
 947              	.L51:
 948 0238 004C0040 		.word	1073761280
 949 023c 00500040 		.word	1073762304
 950 0240 00100140 		.word	1073811456
 951 0244 00480040 		.word	1073760256
 952 0248 00380240 		.word	1073887232
 953 024c 00080240 		.word	1073874944
 954 0250 000C0240 		.word	1073875968
 955 0254 00000240 		.word	1073872896
 956 0258 00000000 		.word	.LANCHOR4
 957 025c 88640240 		.word	1073898632
 958 0260 00000000 		.word	.LANCHOR5
 959 0264 B8640240 		.word	1073898680
 960 0268 00040240 		.word	1073873920
 961 026c 00000000 		.word	.LANCHOR6
 962 0270 28600240 		.word	1073897512
 963              		.cfi_endproc
 964              	.LFE239:
 966              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 967              		.align	1
 968              		.global	HAL_UART_MspDeInit
 969              		.syntax unified
 970              		.thumb
 971              		.thumb_func
 973              	HAL_UART_MspDeInit:
 974              	.LVL50:
 975              	.LFB240:
 328:../STM32CUBEMX/Core/Src/usart.c **** 
 976              		.loc 1 328 1 view -0
 977              		.cfi_startproc
 978              		@ args = 0, pretend = 0, frame = 0
 979              		@ frame_needed = 0, uses_anonymous_args = 0
 328:../STM32CUBEMX/Core/Src/usart.c **** 
 980              		.loc 1 328 1 is_stmt 0 view .LVU343
 981 0000 10B5     		push	{r4, lr}
 982              	.LCFI9:
 983              		.cfi_def_cfa_offset 8
 984              		.cfi_offset 4, -8
 985              		.cfi_offset 14, -4
 330:../STM32CUBEMX/Core/Src/usart.c ****   {
 986              		.loc 1 330 3 is_stmt 1 view .LVU344
 330:../STM32CUBEMX/Core/Src/usart.c ****   {
 987              		.loc 1 330 16 is_stmt 0 view .LVU345
 988 0002 0368     		ldr	r3, [r0]
 330:../STM32CUBEMX/Core/Src/usart.c ****   {
 989              		.loc 1 330 5 view .LVU346
 990 0004 284A     		ldr	r2, .L63
 991 0006 9342     		cmp	r3, r2
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 33


 992 0008 0AD0     		beq	.L59
 993 000a 0446     		mov	r4, r0
 348:../STM32CUBEMX/Core/Src/usart.c ****   {
 994              		.loc 1 348 8 is_stmt 1 view .LVU347
 348:../STM32CUBEMX/Core/Src/usart.c ****   {
 995              		.loc 1 348 10 is_stmt 0 view .LVU348
 996 000c 274A     		ldr	r2, .L63+4
 997 000e 9342     		cmp	r3, r2
 998 0010 12D0     		beq	.L60
 368:../STM32CUBEMX/Core/Src/usart.c ****   {
 999              		.loc 1 368 8 is_stmt 1 view .LVU349
 368:../STM32CUBEMX/Core/Src/usart.c ****   {
 1000              		.loc 1 368 10 is_stmt 0 view .LVU350
 1001 0012 274A     		ldr	r2, .L63+8
 1002 0014 9342     		cmp	r3, r2
 1003 0016 1FD0     		beq	.L61
 392:../STM32CUBEMX/Core/Src/usart.c ****   {
 1004              		.loc 1 392 8 is_stmt 1 view .LVU351
 392:../STM32CUBEMX/Core/Src/usart.c ****   {
 1005              		.loc 1 392 10 is_stmt 0 view .LVU352
 1006 0018 264A     		ldr	r2, .L63+12
 1007 001a 9342     		cmp	r3, r2
 1008 001c 31D0     		beq	.L62
 1009              	.LVL51:
 1010              	.L53:
 415:../STM32CUBEMX/Core/Src/usart.c **** 
 1011              		.loc 1 415 1 view .LVU353
 1012 001e 10BD     		pop	{r4, pc}
 1013              	.LVL52:
 1014              	.L59:
 336:../STM32CUBEMX/Core/Src/usart.c **** 
 1015              		.loc 1 336 5 is_stmt 1 view .LVU354
 1016 0020 02F5F632 		add	r2, r2, #125952
 1017 0024 136C     		ldr	r3, [r2, #64]
 1018 0026 23F40023 		bic	r3, r3, #524288
 1019 002a 1364     		str	r3, [r2, #64]
 342:../STM32CUBEMX/Core/Src/usart.c **** 
 1020              		.loc 1 342 5 view .LVU355
 1021 002c 4FF44061 		mov	r1, #3072
 1022 0030 2148     		ldr	r0, .L63+16
 1023              	.LVL53:
 342:../STM32CUBEMX/Core/Src/usart.c **** 
 1024              		.loc 1 342 5 is_stmt 0 view .LVU356
 1025 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1026              	.LVL54:
 1027 0036 F2E7     		b	.L53
 1028              	.LVL55:
 1029              	.L60:
 354:../STM32CUBEMX/Core/Src/usart.c **** 
 1030              		.loc 1 354 5 is_stmt 1 view .LVU357
 1031 0038 02F5F432 		add	r2, r2, #124928
 1032 003c 136C     		ldr	r3, [r2, #64]
 1033 003e 23F48013 		bic	r3, r3, #1048576
 1034 0042 1364     		str	r3, [r2, #64]
 360:../STM32CUBEMX/Core/Src/usart.c **** 
 1035              		.loc 1 360 5 view .LVU358
 1036 0044 4FF48051 		mov	r1, #4096
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 34


 1037 0048 1B48     		ldr	r0, .L63+16
 1038              	.LVL56:
 360:../STM32CUBEMX/Core/Src/usart.c **** 
 1039              		.loc 1 360 5 is_stmt 0 view .LVU359
 1040 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1041              	.LVL57:
 362:../STM32CUBEMX/Core/Src/usart.c **** 
 1042              		.loc 1 362 5 is_stmt 1 view .LVU360
 1043 004e 0421     		movs	r1, #4
 1044 0050 1A48     		ldr	r0, .L63+20
 1045 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1046              	.LVL58:
 1047 0056 E2E7     		b	.L53
 1048              	.LVL59:
 1049              	.L61:
 374:../STM32CUBEMX/Core/Src/usart.c **** 
 1050              		.loc 1 374 5 view .LVU361
 1051 0058 02F59432 		add	r2, r2, #75776
 1052 005c 536C     		ldr	r3, [r2, #68]
 1053 005e 23F01003 		bic	r3, r3, #16
 1054 0062 5364     		str	r3, [r2, #68]
 380:../STM32CUBEMX/Core/Src/usart.c **** 
 1055              		.loc 1 380 5 view .LVU362
 1056 0064 4FF4C061 		mov	r1, #1536
 1057 0068 1548     		ldr	r0, .L63+24
 1058              	.LVL60:
 380:../STM32CUBEMX/Core/Src/usart.c **** 
 1059              		.loc 1 380 5 is_stmt 0 view .LVU363
 1060 006a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1061              	.LVL61:
 383:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 1062              		.loc 1 383 5 is_stmt 1 view .LVU364
 1063 006e A06B     		ldr	r0, [r4, #56]
 1064 0070 FFF7FEFF 		bl	HAL_DMA_DeInit
 1065              	.LVL62:
 384:../STM32CUBEMX/Core/Src/usart.c **** 
 1066              		.loc 1 384 5 view .LVU365
 1067 0074 606B     		ldr	r0, [r4, #52]
 1068 0076 FFF7FEFF 		bl	HAL_DMA_DeInit
 1069              	.LVL63:
 387:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1070              		.loc 1 387 5 view .LVU366
 1071 007a 2520     		movs	r0, #37
 1072 007c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1073              	.LVL64:
 1074 0080 CDE7     		b	.L53
 1075              	.LVL65:
 1076              	.L62:
 398:../STM32CUBEMX/Core/Src/usart.c **** 
 1077              		.loc 1 398 5 view .LVU367
 1078 0082 02F5F832 		add	r2, r2, #126976
 1079 0086 136C     		ldr	r3, [r2, #64]
 1080 0088 23F48023 		bic	r3, r3, #262144
 1081 008c 1364     		str	r3, [r2, #64]
 404:../STM32CUBEMX/Core/Src/usart.c **** 
 1082              		.loc 1 404 5 view .LVU368
 1083 008e 4FF44061 		mov	r1, #3072
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 35


 1084 0092 0C48     		ldr	r0, .L63+28
 1085              	.LVL66:
 404:../STM32CUBEMX/Core/Src/usart.c **** 
 1086              		.loc 1 404 5 is_stmt 0 view .LVU369
 1087 0094 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1088              	.LVL67:
 407:../STM32CUBEMX/Core/Src/usart.c **** 
 1089              		.loc 1 407 5 is_stmt 1 view .LVU370
 1090 0098 A06B     		ldr	r0, [r4, #56]
 1091 009a FFF7FEFF 		bl	HAL_DMA_DeInit
 1092              	.LVL68:
 410:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1093              		.loc 1 410 5 view .LVU371
 1094 009e 2720     		movs	r0, #39
 1095 00a0 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1096              	.LVL69:
 415:../STM32CUBEMX/Core/Src/usart.c **** 
 1097              		.loc 1 415 1 is_stmt 0 view .LVU372
 1098 00a4 BBE7     		b	.L53
 1099              	.L64:
 1100 00a6 00BF     		.align	2
 1101              	.L63:
 1102 00a8 004C0040 		.word	1073761280
 1103 00ac 00500040 		.word	1073762304
 1104 00b0 00100140 		.word	1073811456
 1105 00b4 00480040 		.word	1073760256
 1106 00b8 00080240 		.word	1073874944
 1107 00bc 000C0240 		.word	1073875968
 1108 00c0 00000240 		.word	1073872896
 1109 00c4 00040240 		.word	1073873920
 1110              		.cfi_endproc
 1111              	.LFE240:
 1113              		.section	.text.HAL_UART_DMA_StopTx,"ax",%progbits
 1114              		.align	1
 1115              		.global	HAL_UART_DMA_StopTx
 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1120              	HAL_UART_DMA_StopTx:
 1121              	.LVL70:
 1122              	.LFB241:
 420:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 1123              		.loc 1 420 1 is_stmt 1 view -0
 1124              		.cfi_startproc
 1125              		@ args = 0, pretend = 0, frame = 0
 1126              		@ frame_needed = 0, uses_anonymous_args = 0
 420:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 1127              		.loc 1 420 1 is_stmt 0 view .LVU374
 1128 0000 10B5     		push	{r4, lr}
 1129              	.LCFI10:
 1130              		.cfi_def_cfa_offset 8
 1131              		.cfi_offset 4, -8
 1132              		.cfi_offset 14, -4
 1133 0002 0446     		mov	r4, r0
 427:../STM32CUBEMX/Core/Src/usart.c **** 	/* Abort the UART DMA rx Stream */
 1134              		.loc 1 427 2 is_stmt 1 view .LVU375
 427:../STM32CUBEMX/Core/Src/usart.c **** 	/* Abort the UART DMA rx Stream */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 36


 1135              		.loc 1 427 7 is_stmt 0 view .LVU376
 1136 0004 0268     		ldr	r2, [r0]
 427:../STM32CUBEMX/Core/Src/usart.c **** 	/* Abort the UART DMA rx Stream */
 1137              		.loc 1 427 23 view .LVU377
 1138 0006 5369     		ldr	r3, [r2, #20]
 1139 0008 23F08003 		bic	r3, r3, #128
 1140 000c 5361     		str	r3, [r2, #20]
 429:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1141              		.loc 1 429 2 is_stmt 1 view .LVU378
 429:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1142              		.loc 1 429 10 is_stmt 0 view .LVU379
 1143 000e 406B     		ldr	r0, [r0, #52]
 1144              	.LVL71:
 429:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1145              		.loc 1 429 4 view .LVU380
 1146 0010 08B1     		cbz	r0, .L66
 431:../STM32CUBEMX/Core/Src/usart.c **** 	}
 1147              		.loc 1 431 3 is_stmt 1 view .LVU381
 1148 0012 FFF7FEFF 		bl	HAL_DMA_Abort
 1149              	.LVL72:
 1150              	.L66:
 433:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_BUSY_RX;
 1151              		.loc 1 433 2 view .LVU382
 433:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_BUSY_RX;
 1152              		.loc 1 433 10 is_stmt 0 view .LVU383
 1153 0016 94F83D30 		ldrb	r3, [r4, #61]	@ zero_extendqisi2
 1154 001a DBB2     		uxtb	r3, r3
 433:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_BUSY_RX;
 1155              		.loc 1 433 4 view .LVU384
 1156 001c 232B     		cmp	r3, #35
 1157 001e 04D0     		beq	.L70
 436:../STM32CUBEMX/Core/Src/usart.c **** 	return HAL_OK;
 1158              		.loc 1 436 3 is_stmt 1 view .LVU385
 436:../STM32CUBEMX/Core/Src/usart.c **** 	return HAL_OK;
 1159              		.loc 1 436 17 is_stmt 0 view .LVU386
 1160 0020 2023     		movs	r3, #32
 1161 0022 84F83D30 		strb	r3, [r4, #61]
 1162              	.L68:
 437:../STM32CUBEMX/Core/Src/usart.c **** }
 1163              		.loc 1 437 2 is_stmt 1 view .LVU387
 438:../STM32CUBEMX/Core/Src/usart.c **** //#include "stm32f4xx.h"
 1164              		.loc 1 438 1 is_stmt 0 view .LVU388
 1165 0026 0020     		movs	r0, #0
 1166 0028 10BD     		pop	{r4, pc}
 1167              	.LVL73:
 1168              	.L70:
 434:../STM32CUBEMX/Core/Src/usart.c **** 	else
 1169              		.loc 1 434 3 is_stmt 1 view .LVU389
 434:../STM32CUBEMX/Core/Src/usart.c **** 	else
 1170              		.loc 1 434 17 is_stmt 0 view .LVU390
 1171 002a 2223     		movs	r3, #34
 1172 002c 84F83D30 		strb	r3, [r4, #61]
 1173 0030 F9E7     		b	.L68
 1174              		.cfi_endproc
 1175              	.LFE241:
 1177              		.section	.text.HAL_UART_DMA_StopRx,"ax",%progbits
 1178              		.align	1
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 37


 1179              		.global	HAL_UART_DMA_StopRx
 1180              		.syntax unified
 1181              		.thumb
 1182              		.thumb_func
 1184              	HAL_UART_DMA_StopRx:
 1185              	.LVL74:
 1186              	.LFB242:
 441:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 1187              		.loc 1 441 1 is_stmt 1 view -0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 448:../STM32CUBEMX/Core/Src/usart.c **** 	dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 1191              		.loc 1 448 2 view .LVU392
 449:../STM32CUBEMX/Core/Src/usart.c **** 	if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 1192              		.loc 1 449 2 view .LVU393
 449:../STM32CUBEMX/Core/Src/usart.c **** 	if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 1193              		.loc 1 449 15 is_stmt 0 view .LVU394
 1194 0000 0368     		ldr	r3, [r0]
 1195 0002 5A69     		ldr	r2, [r3, #20]
 1196              	.LVL75:
 450:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1197              		.loc 1 450 2 is_stmt 1 view .LVU395
 450:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1198              		.loc 1 450 12 is_stmt 0 view .LVU396
 1199 0004 90F83E30 		ldrb	r3, [r0, #62]	@ zero_extendqisi2
 1200 0008 DBB2     		uxtb	r3, r3
 450:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1201              		.loc 1 450 5 view .LVU397
 1202 000a 222B     		cmp	r3, #34
 1203 000c 01D0     		beq	.L83
 475:../STM32CUBEMX/Core/Src/usart.c **** }
 1204              		.loc 1 475 2 is_stmt 1 view .LVU398
 476:../STM32CUBEMX/Core/Src/usart.c **** 
 1205              		.loc 1 476 1 is_stmt 0 view .LVU399
 1206 000e 0020     		movs	r0, #0
 1207              	.LVL76:
 476:../STM32CUBEMX/Core/Src/usart.c **** 
 1208              		.loc 1 476 1 view .LVU400
 1209 0010 7047     		bx	lr
 1210              	.LVL77:
 1211              	.L83:
 441:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 1212              		.loc 1 441 1 discriminator 1 view .LVU401
 1213 0012 10B5     		push	{r4, lr}
 1214              	.LCFI11:
 1215              		.cfi_def_cfa_offset 8
 1216              		.cfi_offset 4, -8
 1217              		.cfi_offset 14, -4
 1218 0014 0446     		mov	r4, r0
 1219 0016 02F04002 		and	r2, r2, #64
 1220              	.LVL78:
 450:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1221              		.loc 1 450 49 discriminator 1 view .LVU402
 1222 001a 7AB3     		cbz	r2, .L72
 1223              	.L73:
 452:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 38


 1224              		.loc 1 452 3 is_stmt 1 discriminator 1 view .LVU403
 1225              	.LBB35:
 452:../STM32CUBEMX/Core/Src/usart.c **** 
 1226              		.loc 1 452 3 discriminator 1 view .LVU404
 452:../STM32CUBEMX/Core/Src/usart.c **** 
 1227              		.loc 1 452 3 discriminator 1 view .LVU405
 452:../STM32CUBEMX/Core/Src/usart.c **** 
 1228              		.loc 1 452 3 discriminator 1 view .LVU406
 1229 001c 2268     		ldr	r2, [r4]
 1230              	.LVL79:
 1231              	.LBB36:
 1232              	.LBI36:
 1233              		.file 2 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 39


  45:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 40


 102:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 41


 159:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 42


 216:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 43


 273:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 44


 330:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 45


 387:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 46


 444:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 47


 501:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 48


 558:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 49


 615:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 50


 672:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 51


 729:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 52


 786:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 53


 843:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 54


 900:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 55


 957:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 989:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1002:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1003:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1004:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1005:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1006:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1007:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1008:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1009:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1010:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1011:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CLZ             (uint8_t)__builtin_clz
1012:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 56


1014:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1015:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1016:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1017:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1018:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1019:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1020:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1021:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1022:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1023:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1024:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1025:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1026:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1027:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1028:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1029:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1030:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1031:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1032:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1033:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1034:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1035:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1036:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1037:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1038:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1039:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1040:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1041:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1042:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1043:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1044:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1045:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1046:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1047:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1048:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1049:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1051:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1052:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1053:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1054:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1055:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1056:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1057:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1058:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1059:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1060:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1061:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1062:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1063:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1064:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1065:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1066:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1067:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1068:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 1234              		.loc 2 1068 31 discriminator 1 view .LVU407
 1235              	.LBB37:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 57


1069:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1070:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 1236              		.loc 2 1070 5 discriminator 1 view .LVU408
1071:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 1237              		.loc 2 1072 4 discriminator 1 view .LVU409
 1238 001e 02F11403 		add	r3, r2, #20
 1239              	.LVL80:
 1240              		.loc 2 1072 4 is_stmt 0 discriminator 1 view .LVU410
 1241              		.syntax unified
 1242              	@ 1072 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1243 0022 53E8003F 		ldrex r3, [r3]
 1244              	@ 0 "" 2
 1245              	.LVL81:
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1246              		.loc 2 1073 4 is_stmt 1 discriminator 1 view .LVU411
 1247              		.loc 2 1073 4 is_stmt 0 discriminator 1 view .LVU412
 1248              		.thumb
 1249              		.syntax unified
 1250              	.LBE37:
 1251              	.LBE36:
 452:../STM32CUBEMX/Core/Src/usart.c **** 
 1252              		.loc 1 452 3 discriminator 1 view .LVU413
 1253 0026 23F04003 		bic	r3, r3, #64
 1254              	.LVL82:
 452:../STM32CUBEMX/Core/Src/usart.c **** 
 1255              		.loc 1 452 3 is_stmt 1 discriminator 1 view .LVU414
 1256              	.LBB38:
 1257              	.LBI38:
1074:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1075:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1076:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1078:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1079:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1080:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1081:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1082:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1083:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1084:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1085:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1086:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1087:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1088:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1089:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1090:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1091:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1092:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1096:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1097:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1098:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1099:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1100:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1101:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 58


1102:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1103:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1104:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1105:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1106:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1107:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1108:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1109:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1110:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1111:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1112:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1113:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1114:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1115:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1116:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1117:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1118:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 1258              		.loc 2 1119 31 discriminator 1 view .LVU415
 1259              	.LBB39:
1120:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 1260              		.loc 2 1121 4 discriminator 1 view .LVU416
1122:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 1261              		.loc 2 1123 4 discriminator 1 view .LVU417
 1262 002a 1432     		adds	r2, r2, #20
 1263              	.LVL83:
 1264              		.loc 2 1123 4 is_stmt 0 discriminator 1 view .LVU418
 1265              		.syntax unified
 1266              	@ 1123 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1267 002c 42E80031 		strex r1, r3, [r2]
 1268              	@ 0 "" 2
 1269              	.LVL84:
1124:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1270              		.loc 2 1124 4 is_stmt 1 discriminator 1 view .LVU419
 1271              		.loc 2 1124 4 is_stmt 0 discriminator 1 view .LVU420
 1272              		.thumb
 1273              		.syntax unified
 1274              	.LBE39:
 1275              	.LBE38:
 452:../STM32CUBEMX/Core/Src/usart.c **** 
 1276              		.loc 1 452 3 discriminator 1 view .LVU421
 1277 0030 0029     		cmp	r1, #0
 1278 0032 F3D1     		bne	.L73
 1279              	.LBE35:
 452:../STM32CUBEMX/Core/Src/usart.c **** 
 1280              		.loc 1 452 3 is_stmt 1 discriminator 2 view .LVU422
 455:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1281              		.loc 1 455 3 discriminator 2 view .LVU423
 455:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1282              		.loc 1 455 12 is_stmt 0 discriminator 2 view .LVU424
 1283 0034 A06B     		ldr	r0, [r4, #56]
 1284              	.LVL85:
 455:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1285              		.loc 1 455 6 discriminator 2 view .LVU425
 1286 0036 08B1     		cbz	r0, .L75
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 59


 457:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1287              		.loc 1 457 5 is_stmt 1 view .LVU426
 1288 0038 FFF7FEFF 		bl	HAL_DMA_Abort
 1289              	.LVL86:
 1290              	.L75:
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1291              		.loc 1 461 5 discriminator 1 view .LVU427
 1292              	.LBB40:
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1293              		.loc 1 461 5 discriminator 1 view .LVU428
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1294              		.loc 1 461 5 discriminator 1 view .LVU429
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1295              		.loc 1 461 5 discriminator 1 view .LVU430
 1296 003c 2268     		ldr	r2, [r4]
 1297              	.LVL87:
 1298              	.LBB41:
 1299              	.LBI41:
1068:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1300              		.loc 2 1068 31 discriminator 1 view .LVU431
 1301              	.LBB42:
1070:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1302              		.loc 2 1070 5 discriminator 1 view .LVU432
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1303              		.loc 2 1072 4 discriminator 1 view .LVU433
 1304 003e 02F10C03 		add	r3, r2, #12
 1305              	.LVL88:
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1306              		.loc 2 1072 4 is_stmt 0 discriminator 1 view .LVU434
 1307              		.syntax unified
 1308              	@ 1072 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1309 0042 53E8003F 		ldrex r3, [r3]
 1310              	@ 0 "" 2
 1311              	.LVL89:
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1312              		.loc 2 1073 4 is_stmt 1 discriminator 1 view .LVU435
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1313              		.loc 2 1073 4 is_stmt 0 discriminator 1 view .LVU436
 1314              		.thumb
 1315              		.syntax unified
 1316              	.LBE42:
 1317              	.LBE41:
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1318              		.loc 1 461 5 discriminator 1 view .LVU437
 1319 0046 23F49073 		bic	r3, r3, #288
 1320              	.LVL90:
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1321              		.loc 1 461 5 is_stmt 1 discriminator 1 view .LVU438
 1322              	.LBB43:
 1323              	.LBI43:
1119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1324              		.loc 2 1119 31 discriminator 1 view .LVU439
 1325              	.LBB44:
1121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1326              		.loc 2 1121 4 discriminator 1 view .LVU440
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1327              		.loc 2 1123 4 discriminator 1 view .LVU441
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 60


 1328 004a 0C32     		adds	r2, r2, #12
 1329              	.LVL91:
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1330              		.loc 2 1123 4 is_stmt 0 discriminator 1 view .LVU442
 1331              		.syntax unified
 1332              	@ 1123 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1333 004c 42E80031 		strex r1, r3, [r2]
 1334              	@ 0 "" 2
 1335              	.LVL92:
 1336              		.loc 2 1124 4 is_stmt 1 discriminator 1 view .LVU443
 1337              		.loc 2 1124 4 is_stmt 0 discriminator 1 view .LVU444
 1338              		.thumb
 1339              		.syntax unified
 1340              	.LBE44:
 1341              	.LBE43:
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1342              		.loc 1 461 5 discriminator 1 view .LVU445
 1343 0050 0029     		cmp	r1, #0
 1344 0052 F3D1     		bne	.L75
 1345              	.LVL93:
 1346              	.L76:
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1347              		.loc 1 461 5 discriminator 1 view .LVU446
 1348              	.LBE40:
 461:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1349              		.loc 1 461 5 is_stmt 1 discriminator 1 view .LVU447
 462:../STM32CUBEMX/Core/Src/usart.c **** 
 1350              		.loc 1 462 5 discriminator 1 view .LVU448
 1351              	.LBB45:
 462:../STM32CUBEMX/Core/Src/usart.c **** 
 1352              		.loc 1 462 5 discriminator 1 view .LVU449
 462:../STM32CUBEMX/Core/Src/usart.c **** 
 1353              		.loc 1 462 5 discriminator 1 view .LVU450
 462:../STM32CUBEMX/Core/Src/usart.c **** 
 1354              		.loc 1 462 5 discriminator 1 view .LVU451
 1355 0054 2268     		ldr	r2, [r4]
 1356              	.LVL94:
 1357              	.LBB46:
 1358              	.LBI46:
1068:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1359              		.loc 2 1068 31 discriminator 1 view .LVU452
 1360              	.LBB47:
1070:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1361              		.loc 2 1070 5 discriminator 1 view .LVU453
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1362              		.loc 2 1072 4 discriminator 1 view .LVU454
 1363 0056 02F11403 		add	r3, r2, #20
 1364              	.LVL95:
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1365              		.loc 2 1072 4 is_stmt 0 discriminator 1 view .LVU455
 1366              		.syntax unified
 1367              	@ 1072 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1368 005a 53E8003F 		ldrex r3, [r3]
 1369              	@ 0 "" 2
 1370              	.LVL96:
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1371              		.loc 2 1073 4 is_stmt 1 discriminator 1 view .LVU456
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 61


1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1372              		.loc 2 1073 4 is_stmt 0 discriminator 1 view .LVU457
 1373              		.thumb
 1374              		.syntax unified
 1375              	.LBE47:
 1376              	.LBE46:
 462:../STM32CUBEMX/Core/Src/usart.c **** 
 1377              		.loc 1 462 5 discriminator 1 view .LVU458
 1378 005e 23F00103 		bic	r3, r3, #1
 1379              	.LVL97:
 462:../STM32CUBEMX/Core/Src/usart.c **** 
 1380              		.loc 1 462 5 is_stmt 1 discriminator 1 view .LVU459
 1381              	.LBB48:
 1382              	.LBI48:
1119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1383              		.loc 2 1119 31 discriminator 1 view .LVU460
 1384              	.LBB49:
1121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1385              		.loc 2 1121 4 discriminator 1 view .LVU461
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1386              		.loc 2 1123 4 discriminator 1 view .LVU462
 1387 0062 1432     		adds	r2, r2, #20
 1388              	.LVL98:
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1389              		.loc 2 1123 4 is_stmt 0 discriminator 1 view .LVU463
 1390              		.syntax unified
 1391              	@ 1123 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1392 0064 42E80031 		strex r1, r3, [r2]
 1393              	@ 0 "" 2
 1394              	.LVL99:
 1395              		.loc 2 1124 4 is_stmt 1 discriminator 1 view .LVU464
 1396              		.loc 2 1124 4 is_stmt 0 discriminator 1 view .LVU465
 1397              		.thumb
 1398              		.syntax unified
 1399              	.LBE49:
 1400              	.LBE48:
 462:../STM32CUBEMX/Core/Src/usart.c **** 
 1401              		.loc 1 462 5 discriminator 1 view .LVU466
 1402 0068 0029     		cmp	r1, #0
 1403 006a F3D1     		bne	.L76
 1404              	.LBE45:
 462:../STM32CUBEMX/Core/Src/usart.c **** 
 1405              		.loc 1 462 5 is_stmt 1 discriminator 2 view .LVU467
 465:../STM32CUBEMX/Core/Src/usart.c **** 		  {
 1406              		.loc 1 465 5 discriminator 2 view .LVU468
 465:../STM32CUBEMX/Core/Src/usart.c **** 		  {
 1407              		.loc 1 465 14 is_stmt 0 discriminator 2 view .LVU469
 1408 006c 236B     		ldr	r3, [r4, #48]
 1409              	.LVL100:
 465:../STM32CUBEMX/Core/Src/usart.c **** 		  {
 1410              		.loc 1 465 8 discriminator 2 view .LVU470
 1411 006e 012B     		cmp	r3, #1
 1412 0070 06D0     		beq	.L78
 1413              	.L77:
 467:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1414              		.loc 1 467 4 is_stmt 1 discriminator 2 view .LVU471
 471:../STM32CUBEMX/Core/Src/usart.c **** 		  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 62


 1415              		.loc 1 471 5 discriminator 2 view .LVU472
 471:../STM32CUBEMX/Core/Src/usart.c **** 		  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 1416              		.loc 1 471 20 is_stmt 0 discriminator 2 view .LVU473
 1417 0072 2023     		movs	r3, #32
 1418 0074 84F83E30 		strb	r3, [r4, #62]
 472:../STM32CUBEMX/Core/Src/usart.c **** 		//static Expand start
 1419              		.loc 1 472 5 is_stmt 1 discriminator 2 view .LVU474
 472:../STM32CUBEMX/Core/Src/usart.c **** 		//static Expand start
 1420              		.loc 1 472 26 is_stmt 0 discriminator 2 view .LVU475
 1421 0078 0023     		movs	r3, #0
 1422 007a 2363     		str	r3, [r4, #48]
 1423              	.L72:
 475:../STM32CUBEMX/Core/Src/usart.c **** }
 1424              		.loc 1 475 2 is_stmt 1 view .LVU476
 476:../STM32CUBEMX/Core/Src/usart.c **** 
 1425              		.loc 1 476 1 is_stmt 0 view .LVU477
 1426 007c 0020     		movs	r0, #0
 1427 007e 10BD     		pop	{r4, pc}
 1428              	.LVL101:
 1429              	.L78:
 467:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1430              		.loc 1 467 4 is_stmt 1 discriminator 1 view .LVU478
 1431              	.LBB50:
 467:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1432              		.loc 1 467 4 discriminator 1 view .LVU479
 467:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1433              		.loc 1 467 4 discriminator 1 view .LVU480
 467:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1434              		.loc 1 467 4 discriminator 1 view .LVU481
 1435 0080 2268     		ldr	r2, [r4]
 1436              	.LVL102:
 1437              	.LBB51:
 1438              	.LBI51:
1068:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1439              		.loc 2 1068 31 discriminator 1 view .LVU482
 1440              	.LBB52:
1070:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1441              		.loc 2 1070 5 discriminator 1 view .LVU483
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1442              		.loc 2 1072 4 discriminator 1 view .LVU484
 1443 0082 02F10C03 		add	r3, r2, #12
 1444              	.LVL103:
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1445              		.loc 2 1072 4 is_stmt 0 discriminator 1 view .LVU485
 1446              		.syntax unified
 1447              	@ 1072 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1448 0086 53E8003F 		ldrex r3, [r3]
 1449              	@ 0 "" 2
 1450              	.LVL104:
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1451              		.loc 2 1073 4 is_stmt 1 discriminator 1 view .LVU486
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1452              		.loc 2 1073 4 is_stmt 0 discriminator 1 view .LVU487
 1453              		.thumb
 1454              		.syntax unified
 1455              	.LBE52:
 1456              	.LBE51:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 63


 467:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1457              		.loc 1 467 4 discriminator 1 view .LVU488
 1458 008a 23F01003 		bic	r3, r3, #16
 1459              	.LVL105:
 467:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1460              		.loc 1 467 4 is_stmt 1 discriminator 1 view .LVU489
 1461              	.LBB53:
 1462              	.LBI53:
1119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1463              		.loc 2 1119 31 discriminator 1 view .LVU490
 1464              	.LBB54:
1121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1465              		.loc 2 1121 4 discriminator 1 view .LVU491
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1466              		.loc 2 1123 4 discriminator 1 view .LVU492
 1467 008e 0C32     		adds	r2, r2, #12
 1468              	.LVL106:
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1469              		.loc 2 1123 4 is_stmt 0 discriminator 1 view .LVU493
 1470              		.syntax unified
 1471              	@ 1123 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1472 0090 42E80031 		strex r1, r3, [r2]
 1473              	@ 0 "" 2
 1474              	.LVL107:
 1475              		.loc 2 1124 4 is_stmt 1 discriminator 1 view .LVU494
 1476              		.loc 2 1124 4 is_stmt 0 discriminator 1 view .LVU495
 1477              		.thumb
 1478              		.syntax unified
 1479              	.LBE54:
 1480              	.LBE53:
 467:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1481              		.loc 1 467 4 discriminator 1 view .LVU496
 1482 0094 0029     		cmp	r1, #0
 1483 0096 F3D1     		bne	.L78
 1484 0098 EBE7     		b	.L77
 1485              	.LBE50:
 1486              		.cfi_endproc
 1487              	.LFE242:
 1489              		.section	.text.CalcCRC_Modbus,"ax",%progbits
 1490              		.align	1
 1491              		.global	CalcCRC_Modbus
 1492              		.syntax unified
 1493              		.thumb
 1494              		.thumb_func
 1496              	CalcCRC_Modbus:
 1497              	.LVL108:
 1498              	.LFB243:
 482:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crchi = 0xff;
 1499              		.loc 1 482 1 is_stmt 1 view -0
 1500              		.cfi_startproc
 1501              		@ args = 0, pretend = 0, frame = 0
 1502              		@ frame_needed = 0, uses_anonymous_args = 0
 482:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crchi = 0xff;
 1503              		.loc 1 482 1 is_stmt 0 view .LVU498
 1504 0000 10B5     		push	{r4, lr}
 1505              	.LCFI12:
 1506              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 64


 1507              		.cfi_offset 4, -8
 1508              		.cfi_offset 14, -4
 483:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crclo = 0xff;
 1509              		.loc 1 483 2 is_stmt 1 view .LVU499
 1510              	.LVL109:
 484:../STM32CUBEMX/Core/Src/usart.c **** 	int idx=0;
 1511              		.loc 1 484 2 view .LVU500
 485:../STM32CUBEMX/Core/Src/usart.c **** 	for(idx=0;idx<MsgLenToCRC;idx++)
 1512              		.loc 1 485 2 view .LVU501
 486:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1513              		.loc 1 486 2 view .LVU502
 486:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1514              		.loc 1 486 9 is_stmt 0 view .LVU503
 1515 0002 4FF0000C 		mov	ip, #0
 484:../STM32CUBEMX/Core/Src/usart.c **** 	int idx=0;
 1516              		.loc 1 484 10 view .LVU504
 1517 0006 4FF0FF0E 		mov	lr, #255
 483:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crclo = 0xff;
 1518              		.loc 1 483 10 view .LVU505
 1519 000a 7246     		mov	r2, lr
 486:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1520              		.loc 1 486 2 view .LVU506
 1521 000c 0BE0     		b	.L85
 1522              	.LVL110:
 1523              	.L86:
 1524              	.LBB55:
 488:../STM32CUBEMX/Core/Src/usart.c **** 		crchi = (uint8_t)( crclo^achCRCHi[idxCRC] );
 1525              		.loc 1 488 3 is_stmt 1 discriminator 3 view .LVU507
 488:../STM32CUBEMX/Core/Src/usart.c **** 		crchi = (uint8_t)( crclo^achCRCHi[idxCRC] );
 1526              		.loc 1 488 44 is_stmt 0 discriminator 3 view .LVU508
 1527 000e 10F80C30 		ldrb	r3, [r0, ip]	@ zero_extendqisi2
 488:../STM32CUBEMX/Core/Src/usart.c **** 		crchi = (uint8_t)( crclo^achCRCHi[idxCRC] );
 1528              		.loc 1 488 11 discriminator 3 view .LVU509
 1529 0012 5340     		eors	r3, r3, r2
 1530              	.LVL111:
 489:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
 1531              		.loc 1 489 3 is_stmt 1 discriminator 3 view .LVU510
 489:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
 1532              		.loc 1 489 36 is_stmt 0 discriminator 3 view .LVU511
 1533 0014 064A     		ldr	r2, .L88
 1534              	.LVL112:
 489:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
 1535              		.loc 1 489 36 discriminator 3 view .LVU512
 1536 0016 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 489:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
 1537              		.loc 1 489 9 discriminator 3 view .LVU513
 1538 0018 82EA0E02 		eor	r2, r2, lr
 1539              	.LVL113:
 490:../STM32CUBEMX/Core/Src/usart.c **** 	}
 1540              		.loc 1 490 9 is_stmt 1 discriminator 3 view .LVU514
 490:../STM32CUBEMX/Core/Src/usart.c **** 	}
 1541              		.loc 1 490 15 is_stmt 0 discriminator 3 view .LVU515
 1542 001c 054C     		ldr	r4, .L88+4
 1543 001e 14F803E0 		ldrb	lr, [r4, r3]	@ zero_extendqisi2
 1544              	.LVL114:
 490:../STM32CUBEMX/Core/Src/usart.c **** 	}
 1545              		.loc 1 490 15 discriminator 3 view .LVU516
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 65


 1546              	.LBE55:
 486:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1547              		.loc 1 486 31 is_stmt 1 discriminator 3 view .LVU517
 1548 0022 0CF1010C 		add	ip, ip, #1
 1549              	.LVL115:
 1550              	.L85:
 486:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1551              		.loc 1 486 15 discriminator 1 view .LVU518
 1552 0026 8C45     		cmp	ip, r1
 1553 0028 F1DB     		blt	.L86
 492:../STM32CUBEMX/Core/Src/usart.c **** }
 1554              		.loc 1 492 2 view .LVU519
 493:../STM32CUBEMX/Core/Src/usart.c **** 
 1555              		.loc 1 493 1 is_stmt 0 view .LVU520
 1556 002a 4EEA0220 		orr	r0, lr, r2, lsl #8
 1557              	.LVL116:
 493:../STM32CUBEMX/Core/Src/usart.c **** 
 1558              		.loc 1 493 1 view .LVU521
 1559 002e 10BD     		pop	{r4, pc}
 1560              	.L89:
 1561              		.align	2
 1562              	.L88:
 1563 0030 00000000 		.word	.LANCHOR7
 1564 0034 00000000 		.word	.LANCHOR8
 1565              		.cfi_endproc
 1566              	.LFE243:
 1568              		.section	.text.HI226_Decode,"ax",%progbits
 1569              		.align	1
 1570              		.global	HI226_Decode
 1571              		.syntax unified
 1572              		.thumb
 1573              		.thumb_func
 1575              	HI226_Decode:
 1576              	.LVL117:
 1577              	.LFB245:
 516:../STM32CUBEMX/Core/Src/usart.c **** 
 517:../STM32CUBEMX/Core/Src/usart.c **** uint16_t DMA_NDTR=0;
 518:../STM32CUBEMX/Core/Src/usart.c **** uint16_t uart3rx_bufnum=0;
 519:../STM32CUBEMX/Core/Src/usart.c **** int16_t HI226_Angle[3]={0};
 520:../STM32CUBEMX/Core/Src/usart.c **** int16_t HI226_AngleV[3]={0};
 521:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_len = 0;
 522:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_Recvcrc = 0;
 523:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_Calccrc = 0;
 524:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_ErrorCount=0;
 525:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_FreqCount = 0;
 526:../STM32CUBEMX/Core/Src/usart.c **** uint8_t HI226_Decode(uint8_t *buffer,uint16_t length,int16_t *angle,int16_t *angle_v)
 527:../STM32CUBEMX/Core/Src/usart.c **** {
 1578              		.loc 1 527 1 is_stmt 1 view -0
 1579              		.cfi_startproc
 1580              		@ args = 0, pretend = 0, frame = 0
 1581              		@ frame_needed = 0, uses_anonymous_args = 0
 1582              		.loc 1 527 1 is_stmt 0 view .LVU523
 1583 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1584              	.LCFI13:
 1585              		.cfi_def_cfa_offset 32
 1586              		.cfi_offset 4, -32
 1587              		.cfi_offset 5, -28
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 66


 1588              		.cfi_offset 6, -24
 1589              		.cfi_offset 7, -20
 1590              		.cfi_offset 8, -16
 1591              		.cfi_offset 9, -12
 1592              		.cfi_offset 10, -8
 1593              		.cfi_offset 14, -4
 1594 0004 0446     		mov	r4, r0
 528:../STM32CUBEMX/Core/Src/usart.c **** 	if(buffer[0]==0x5A&&buffer[1]==0xA5)
 1595              		.loc 1 528 2 is_stmt 1 view .LVU524
 1596              		.loc 1 528 11 is_stmt 0 view .LVU525
 1597 0006 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 1598              	.LVL118:
 1599              		.loc 1 528 4 view .LVU526
 1600 0008 5A28     		cmp	r0, #90
 1601 000a 5ED1     		bne	.L96
 1602 000c 0F46     		mov	r7, r1
 1603 000e 1646     		mov	r6, r2
 1604 0010 1D46     		mov	r5, r3
 1605              		.loc 1 528 28 discriminator 1 view .LVU527
 1606 0012 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 1607              	.LVL119:
 1608              		.loc 1 528 20 discriminator 1 view .LVU528
 1609 0014 A52B     		cmp	r3, #165
 1610 0016 01D0     		beq	.L100
 529:../STM32CUBEMX/Core/Src/usart.c **** 	{
 530:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_len=buffer[2]|buffer[3]<<8;
 531:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 532:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 533:../STM32CUBEMX/Core/Src/usart.c **** //		{
 534:../STM32CUBEMX/Core/Src/usart.c **** //			buffer[i]=buffer[i-2];
 535:../STM32CUBEMX/Core/Src/usart.c **** //		}
 536:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Calccrc=0;
 537:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, buffer, 4);
 538:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, &buffer[6], HI226_len);
 539:../STM32CUBEMX/Core/Src/usart.c **** 		if(HI226_Calccrc==HI226_Recvcrc)
 540:../STM32CUBEMX/Core/Src/usart.c **** 		{
 541:../STM32CUBEMX/Core/Src/usart.c **** 			for(int i=6;i<length-6;i++)
 542:../STM32CUBEMX/Core/Src/usart.c **** 			{
 543:../STM32CUBEMX/Core/Src/usart.c **** 				if(buffer[i]==0xB0)	//angle_v
 544:../STM32CUBEMX/Core/Src/usart.c **** 				{
 545:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[0]=buffer[i+1]|buffer[i+2]<<8;
 546:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 547:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 548:../STM32CUBEMX/Core/Src/usart.c **** 				}
 549:../STM32CUBEMX/Core/Src/usart.c **** 				else if(buffer[i]==0xD0)	//angle
 550:../STM32CUBEMX/Core/Src/usart.c **** 				{
 551:../STM32CUBEMX/Core/Src/usart.c **** 					angle[0]=buffer[i+1]|buffer[i+2]<<8;
 552:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 553:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 554:../STM32CUBEMX/Core/Src/usart.c **** 				}
 555:../STM32CUBEMX/Core/Src/usart.c **** 			}
 556:../STM32CUBEMX/Core/Src/usart.c **** 			return 1;
 557:../STM32CUBEMX/Core/Src/usart.c **** 		}
 558:../STM32CUBEMX/Core/Src/usart.c **** 		else
 559:../STM32CUBEMX/Core/Src/usart.c **** 		{
 560:../STM32CUBEMX/Core/Src/usart.c **** 			return 0;
 561:../STM32CUBEMX/Core/Src/usart.c **** 		}
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 67


 562:../STM32CUBEMX/Core/Src/usart.c **** 	}
 563:../STM32CUBEMX/Core/Src/usart.c **** 	else
 564:../STM32CUBEMX/Core/Src/usart.c **** 	{
 565:../STM32CUBEMX/Core/Src/usart.c **** 		return 0;
 1611              		.loc 1 565 10 view .LVU529
 1612 0018 0020     		movs	r0, #0
 1613 001a 57E0     		b	.L91
 1614              	.L100:
 530:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1615              		.loc 1 530 3 is_stmt 1 view .LVU530
 530:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1616              		.loc 1 530 19 is_stmt 0 view .LVU531
 1617 001c A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 530:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1618              		.loc 1 530 29 view .LVU532
 1619 001e E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 1620              	.LVL120:
 530:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1621              		.loc 1 530 22 view .LVU533
 1622 0020 43EA0223 		orr	r3, r3, r2, lsl #8
 530:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1623              		.loc 1 530 12 view .LVU534
 1624 0024 DFF8A890 		ldr	r9, .L103
 1625 0028 A9F80030 		strh	r3, [r9]	@ movhi
 531:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 1626              		.loc 1 531 3 is_stmt 1 view .LVU535
 531:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 1627              		.loc 1 531 23 is_stmt 0 view .LVU536
 1628 002c 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 531:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 1629              		.loc 1 531 33 view .LVU537
 1630 002e 6279     		ldrb	r2, [r4, #5]	@ zero_extendqisi2
 531:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 1631              		.loc 1 531 26 view .LVU538
 1632 0030 43EA0223 		orr	r3, r3, r2, lsl #8
 531:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 1633              		.loc 1 531 16 view .LVU539
 1634 0034 DFF89CA0 		ldr	r10, .L103+4
 1635 0038 AAF80030 		strh	r3, [r10]	@ movhi
 536:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, buffer, 4);
 1636              		.loc 1 536 3 is_stmt 1 view .LVU540
 536:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, buffer, 4);
 1637              		.loc 1 536 16 is_stmt 0 view .LVU541
 1638 003c DFF89880 		ldr	r8, .L103+8
 1639 0040 0023     		movs	r3, #0
 1640 0042 A8F80030 		strh	r3, [r8]	@ movhi
 537:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, &buffer[6], HI226_len);
 1641              		.loc 1 537 3 is_stmt 1 view .LVU542
 1642 0046 0422     		movs	r2, #4
 1643 0048 2146     		mov	r1, r4
 1644              	.LVL121:
 537:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, &buffer[6], HI226_len);
 1645              		.loc 1 537 3 is_stmt 0 view .LVU543
 1646 004a 4046     		mov	r0, r8
 1647 004c FFF7FEFF 		bl	crc16_update
 1648              	.LVL122:
 538:../STM32CUBEMX/Core/Src/usart.c **** 		if(HI226_Calccrc==HI226_Recvcrc)
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 68


 1649              		.loc 1 538 3 is_stmt 1 view .LVU544
 1650 0050 B9F80020 		ldrh	r2, [r9]
 1651 0054 A11D     		adds	r1, r4, #6
 1652 0056 4046     		mov	r0, r8
 1653 0058 FFF7FEFF 		bl	crc16_update
 1654              	.LVL123:
 539:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1655              		.loc 1 539 3 view .LVU545
 539:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1656              		.loc 1 539 19 is_stmt 0 view .LVU546
 1657 005c B8F80020 		ldrh	r2, [r8]
 1658 0060 BAF80030 		ldrh	r3, [r10]
 539:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1659              		.loc 1 539 5 view .LVU547
 1660 0064 9A42     		cmp	r2, r3
 1661 0066 2CD0     		beq	.L98
 560:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1662              		.loc 1 560 11 view .LVU548
 1663 0068 0020     		movs	r0, #0
 1664 006a 2FE0     		b	.L91
 1665              	.LVL124:
 1666              	.L102:
 1667              	.LBB56:
 545:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 1668              		.loc 1 545 6 is_stmt 1 view .LVU549
 545:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 1669              		.loc 1 545 23 is_stmt 0 view .LVU550
 1670 006c 2318     		adds	r3, r4, r0
 1671 006e 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 545:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 1672              		.loc 1 545 35 view .LVU551
 1673 0070 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 545:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 1674              		.loc 1 545 28 view .LVU552
 1675 0072 42EA0122 		orr	r2, r2, r1, lsl #8
 545:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 1676              		.loc 1 545 16 view .LVU553
 1677 0076 2A80     		strh	r2, [r5]	@ movhi
 546:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1678              		.loc 1 546 6 is_stmt 1 view .LVU554
 546:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1679              		.loc 1 546 23 is_stmt 0 view .LVU555
 1680 0078 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 546:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1681              		.loc 1 546 35 view .LVU556
 1682 007a 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 546:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1683              		.loc 1 546 28 view .LVU557
 1684 007c 42EA0122 		orr	r2, r2, r1, lsl #8
 546:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1685              		.loc 1 546 16 view .LVU558
 1686 0080 6A80     		strh	r2, [r5, #2]	@ movhi
 547:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1687              		.loc 1 547 6 is_stmt 1 view .LVU559
 547:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1688              		.loc 1 547 23 is_stmt 0 view .LVU560
 1689 0082 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 69


 547:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1690              		.loc 1 547 35 view .LVU561
 1691 0084 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 547:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1692              		.loc 1 547 28 view .LVU562
 1693 0086 42EA0323 		orr	r3, r2, r3, lsl #8
 547:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1694              		.loc 1 547 16 view .LVU563
 1695 008a AB80     		strh	r3, [r5, #4]	@ movhi
 1696              	.L94:
 541:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1697              		.loc 1 541 28 is_stmt 1 discriminator 2 view .LVU564
 1698 008c 0130     		adds	r0, r0, #1
 1699              	.LVL125:
 1700              	.L92:
 541:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1701              		.loc 1 541 17 discriminator 1 view .LVU565
 541:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1702              		.loc 1 541 24 is_stmt 0 discriminator 1 view .LVU566
 1703 008e BB1F     		subs	r3, r7, #6
 541:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1704              		.loc 1 541 17 discriminator 1 view .LVU567
 1705 0090 8342     		cmp	r3, r0
 1706 0092 18DD     		ble	.L101
 543:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1707              		.loc 1 543 5 is_stmt 1 view .LVU568
 543:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1708              		.loc 1 543 14 is_stmt 0 view .LVU569
 1709 0094 0346     		mov	r3, r0
 1710 0096 225C     		ldrb	r2, [r4, r0]	@ zero_extendqisi2
 543:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1711              		.loc 1 543 7 view .LVU570
 1712 0098 B02A     		cmp	r2, #176
 1713 009a E7D0     		beq	.L102
 549:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1714              		.loc 1 549 10 is_stmt 1 view .LVU571
 549:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1715              		.loc 1 549 12 is_stmt 0 view .LVU572
 1716 009c D02A     		cmp	r2, #208
 1717 009e F5D1     		bne	.L94
 551:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1718              		.loc 1 551 6 is_stmt 1 view .LVU573
 551:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1719              		.loc 1 551 21 is_stmt 0 view .LVU574
 1720 00a0 2344     		add	r3, r3, r4
 1721 00a2 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 551:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1722              		.loc 1 551 33 view .LVU575
 1723 00a4 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 551:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1724              		.loc 1 551 26 view .LVU576
 1725 00a6 42EA0122 		orr	r2, r2, r1, lsl #8
 551:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1726              		.loc 1 551 14 view .LVU577
 1727 00aa 3280     		strh	r2, [r6]	@ movhi
 552:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1728              		.loc 1 552 6 is_stmt 1 view .LVU578
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 70


 552:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1729              		.loc 1 552 21 is_stmt 0 view .LVU579
 1730 00ac DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 552:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1731              		.loc 1 552 33 view .LVU580
 1732 00ae 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 552:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1733              		.loc 1 552 26 view .LVU581
 1734 00b0 42EA0122 		orr	r2, r2, r1, lsl #8
 552:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1735              		.loc 1 552 14 view .LVU582
 1736 00b4 7280     		strh	r2, [r6, #2]	@ movhi
 553:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1737              		.loc 1 553 6 is_stmt 1 view .LVU583
 553:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1738              		.loc 1 553 21 is_stmt 0 view .LVU584
 1739 00b6 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
 553:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1740              		.loc 1 553 33 view .LVU585
 1741 00b8 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 553:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1742              		.loc 1 553 26 view .LVU586
 1743 00ba 42EA0323 		orr	r3, r2, r3, lsl #8
 553:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1744              		.loc 1 553 14 view .LVU587
 1745 00be B380     		strh	r3, [r6, #4]	@ movhi
 1746 00c0 E4E7     		b	.L94
 1747              	.LVL126:
 1748              	.L98:
 541:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1749              		.loc 1 541 12 view .LVU588
 1750 00c2 0620     		movs	r0, #6
 1751 00c4 E3E7     		b	.L92
 1752              	.LVL127:
 1753              	.L101:
 541:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1754              		.loc 1 541 12 view .LVU589
 1755              	.LBE56:
 556:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1756              		.loc 1 556 11 view .LVU590
 1757 00c6 0120     		movs	r0, #1
 1758              	.LVL128:
 1759              	.LBB57:
 556:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1760              		.loc 1 556 11 view .LVU591
 1761 00c8 00E0     		b	.L91
 1762              	.LVL129:
 1763              	.L96:
 556:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1764              		.loc 1 556 11 view .LVU592
 1765              	.LBE57:
 1766              		.loc 1 565 10 view .LVU593
 1767 00ca 0020     		movs	r0, #0
 1768              	.LVL130:
 1769              	.L91:
 566:../STM32CUBEMX/Core/Src/usart.c **** 	}
 567:../STM32CUBEMX/Core/Src/usart.c **** }
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 71


 1770              		.loc 1 567 1 view .LVU594
 1771 00cc BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1772              	.LVL131:
 1773              	.L104:
 1774              		.loc 1 567 1 view .LVU595
 1775              		.align	2
 1776              	.L103:
 1777 00d0 00000000 		.word	.LANCHOR9
 1778 00d4 00000000 		.word	.LANCHOR10
 1779 00d8 00000000 		.word	.LANCHOR11
 1780              		.cfi_endproc
 1781              	.LFE245:
 1783              		.section	.text.USER_UART_RxIdleCallback,"ax",%progbits
 1784              		.align	1
 1785              		.global	USER_UART_RxIdleCallback
 1786              		.syntax unified
 1787              		.thumb
 1788              		.thumb_func
 1790              	USER_UART_RxIdleCallback:
 1791              	.LVL132:
 1792              	.LFB246:
 568:../STM32CUBEMX/Core/Src/usart.c **** uint32_t uart1rev_errorconut=0;
 569:../STM32CUBEMX/Core/Src/usart.c **** void USER_UART_RxIdleCallback(UART_HandleTypeDef *huart)
 570:../STM32CUBEMX/Core/Src/usart.c **** {
 1793              		.loc 1 570 1 is_stmt 1 view -0
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 8
 1796              		@ frame_needed = 0, uses_anonymous_args = 0
 1797              		.loc 1 570 1 is_stmt 0 view .LVU597
 1798 0000 10B5     		push	{r4, lr}
 1799              	.LCFI14:
 1800              		.cfi_def_cfa_offset 8
 1801              		.cfi_offset 4, -8
 1802              		.cfi_offset 14, -4
 1803 0002 82B0     		sub	sp, sp, #8
 1804              	.LCFI15:
 1805              		.cfi_def_cfa_offset 16
 571:../STM32CUBEMX/Core/Src/usart.c **** 	
 572:../STM32CUBEMX/Core/Src/usart.c **** 	if(huart->Instance==huart1.Instance)
 1806              		.loc 1 572 2 is_stmt 1 view .LVU598
 1807              		.loc 1 572 10 is_stmt 0 view .LVU599
 1808 0004 0368     		ldr	r3, [r0]
 1809              		.loc 1 572 28 view .LVU600
 1810 0006 384A     		ldr	r2, .L114
 1811 0008 1268     		ldr	r2, [r2]
 1812              		.loc 1 572 4 view .LVU601
 1813 000a 9342     		cmp	r3, r2
 1814 000c 05D0     		beq	.L111
 573:../STM32CUBEMX/Core/Src/usart.c **** 	{
 574:../STM32CUBEMX/Core/Src/usart.c **** 		if((__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) != RESET))
 575:../STM32CUBEMX/Core/Src/usart.c **** 		{
 576:../STM32CUBEMX/Core/Src/usart.c **** 			__HAL_UART_CLEAR_IDLEFLAG(huart);
 577:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 578:../STM32CUBEMX/Core/Src/usart.c **** 			
 579:../STM32CUBEMX/Core/Src/usart.c **** 			
 580:../STM32CUBEMX/Core/Src/usart.c **** 			if(UART1_DMA_NDTR<UART1DMA_RXBUFFER_SIZE)  //??DMA?????????IDLE &&UART1_DMA_NDTR!=0
 581:../STM32CUBEMX/Core/Src/usart.c **** 			{//The first frame after a soft reboot will have NDTR=0 and all buffer is 0
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 72


 582:../STM32CUBEMX/Core/Src/usart.c **** 				//HAL_UART_DMAStop(huart);
 583:../STM32CUBEMX/Core/Src/usart.c **** 				HAL_UART_DMA_StopRx(huart);
 584:../STM32CUBEMX/Core/Src/usart.c **** 				
 585:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxBufNum = UART1DMA_RXBUFFER_SIZE - UART1_DMA_NDTR;
 586:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxFlag=1;
 587:../STM32CUBEMX/Core/Src/usart.c **** 				if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 588:../STM32CUBEMX/Core/Src/usart.c **** 				{
 589:../STM32CUBEMX/Core/Src/usart.c **** 					//HAL_GPIO_TogglePin(USER_LED_GPIO_Port,USER_LED_Pin);
 590:../STM32CUBEMX/Core/Src/usart.c **** 				}
 591:../STM32CUBEMX/Core/Src/usart.c **** 
 592:../STM32CUBEMX/Core/Src/usart.c **** 				if(HAL_UART_Receive_DMA(&huart1, Uart1DMAData.rxDMABuf, UART1DMA_RXBUFFER_SIZE)!=HAL_OK)
 593:../STM32CUBEMX/Core/Src/usart.c **** 				{
 594:../STM32CUBEMX/Core/Src/usart.c **** 					uart1rev_errorconut++;
 595:../STM32CUBEMX/Core/Src/usart.c **** 				}
 596:../STM32CUBEMX/Core/Src/usart.c ****  
 597:../STM32CUBEMX/Core/Src/usart.c **** 			}
 598:../STM32CUBEMX/Core/Src/usart.c **** 		}
 599:../STM32CUBEMX/Core/Src/usart.c **** 	}
 600:../STM32CUBEMX/Core/Src/usart.c **** 	else if(huart->Instance==huart3.Instance)
 1815              		.loc 1 600 7 is_stmt 1 view .LVU602
 1816              		.loc 1 600 33 is_stmt 0 view .LVU603
 1817 000e 374A     		ldr	r2, .L114+4
 1818 0010 1268     		ldr	r2, [r2]
 1819              		.loc 1 600 9 view .LVU604
 1820 0012 9342     		cmp	r3, r2
 1821 0014 32D0     		beq	.L112
 1822              	.LVL133:
 1823              	.L105:
 601:../STM32CUBEMX/Core/Src/usart.c **** 	{
 602:../STM32CUBEMX/Core/Src/usart.c **** 		if((__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) != RESET))
 603:../STM32CUBEMX/Core/Src/usart.c **** 		{
 604:../STM32CUBEMX/Core/Src/usart.c **** 			uint8_t t = huart->Instance->SR;
 605:../STM32CUBEMX/Core/Src/usart.c **** 			t = huart->Instance->DR;
 606:../STM32CUBEMX/Core/Src/usart.c **** 			  __HAL_UART_CLEAR_IDLEFLAG(huart);
 607:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 608:../STM32CUBEMX/Core/Src/usart.c **** 			
 609:../STM32CUBEMX/Core/Src/usart.c **** 			  if(DMA_NDTR<UART3DMA_RXBUFFER_SIZE)  //??DMA?????????IDLE
 610:../STM32CUBEMX/Core/Src/usart.c **** 			  {
 611:../STM32CUBEMX/Core/Src/usart.c **** 				HAL_UART_DMA_StopRx(huart);
 612:../STM32CUBEMX/Core/Src/usart.c **** 				uart3rx_bufnum = UART3DMA_RXBUFFER_SIZE - DMA_NDTR;
 613:../STM32CUBEMX/Core/Src/usart.c **** 				if(uart3rx_bufnum==20)
 614:../STM32CUBEMX/Core/Src/usart.c **** 				{
 615:../STM32CUBEMX/Core/Src/usart.c **** 					if(HI226_Decode(Uart3DMABuffer,uart3rx_bufnum,HI226_Angle,HI226_AngleV)==0)
 616:../STM32CUBEMX/Core/Src/usart.c **** 					{
 617:../STM32CUBEMX/Core/Src/usart.c **** 						HI226_ErrorCount++;
 618:../STM32CUBEMX/Core/Src/usart.c **** 					}
 619:../STM32CUBEMX/Core/Src/usart.c **** 					else
 620:../STM32CUBEMX/Core/Src/usart.c **** 					{
 621:../STM32CUBEMX/Core/Src/usart.c **** 						HI226_FreqCount++;
 622:../STM32CUBEMX/Core/Src/usart.c **** 					}
 623:../STM32CUBEMX/Core/Src/usart.c **** 				}
 624:../STM32CUBEMX/Core/Src/usart.c **** 				HAL_UART_Receive_DMA(&huart3,Uart3DMABuffer,UART3DMA_RXBUFFER_SIZE);
 625:../STM32CUBEMX/Core/Src/usart.c **** 				
 626:../STM32CUBEMX/Core/Src/usart.c **** 			  }
 627:../STM32CUBEMX/Core/Src/usart.c **** 			
 628:../STM32CUBEMX/Core/Src/usart.c **** 		}
 629:../STM32CUBEMX/Core/Src/usart.c **** 	}
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 73


 630:../STM32CUBEMX/Core/Src/usart.c **** }
 1824              		.loc 1 630 1 view .LVU605
 1825 0016 02B0     		add	sp, sp, #8
 1826              	.LCFI16:
 1827              		.cfi_remember_state
 1828              		.cfi_def_cfa_offset 8
 1829              		@ sp needed
 1830 0018 10BD     		pop	{r4, pc}
 1831              	.LVL134:
 1832              	.L111:
 1833              	.LCFI17:
 1834              		.cfi_restore_state
 574:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1835              		.loc 1 574 3 is_stmt 1 view .LVU606
 574:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1836              		.loc 1 574 7 is_stmt 0 view .LVU607
 1837 001a 1A68     		ldr	r2, [r3]
 574:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1838              		.loc 1 574 5 view .LVU608
 1839 001c 12F0100F 		tst	r2, #16
 1840 0020 F9D0     		beq	.L105
 576:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 1841              		.loc 1 576 4 is_stmt 1 view .LVU609
 1842              	.LBB58:
 576:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 1843              		.loc 1 576 4 view .LVU610
 1844 0022 0022     		movs	r2, #0
 1845 0024 0092     		str	r2, [sp]
 576:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 1846              		.loc 1 576 4 view .LVU611
 1847 0026 1A68     		ldr	r2, [r3]
 1848 0028 0092     		str	r2, [sp]
 576:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 1849              		.loc 1 576 4 view .LVU612
 1850 002a 5B68     		ldr	r3, [r3, #4]
 1851 002c 0093     		str	r3, [sp]
 576:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 1852              		.loc 1 576 4 view .LVU613
 1853 002e 009B     		ldr	r3, [sp]
 1854              	.LBE58:
 576:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 1855              		.loc 1 576 4 view .LVU614
 577:../STM32CUBEMX/Core/Src/usart.c **** 			
 1856              		.loc 1 577 4 view .LVU615
 577:../STM32CUBEMX/Core/Src/usart.c **** 			
 1857              		.loc 1 577 19 is_stmt 0 view .LVU616
 1858 0030 2F4B     		ldr	r3, .L114+8
 1859 0032 1B68     		ldr	r3, [r3]
 1860 0034 5B68     		ldr	r3, [r3, #4]
 577:../STM32CUBEMX/Core/Src/usart.c **** 			
 1861              		.loc 1 577 18 view .LVU617
 1862 0036 9BB2     		uxth	r3, r3
 1863 0038 2E4A     		ldr	r2, .L114+12
 1864 003a 1380     		strh	r3, [r2]	@ movhi
 580:../STM32CUBEMX/Core/Src/usart.c **** 			{//The first frame after a soft reboot will have NDTR=0 and all buffer is 0
 1865              		.loc 1 580 4 is_stmt 1 view .LVU618
 580:../STM32CUBEMX/Core/Src/usart.c **** 			{//The first frame after a soft reboot will have NDTR=0 and all buffer is 0
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 74


 1866              		.loc 1 580 6 is_stmt 0 view .LVU619
 1867 003c 632B     		cmp	r3, #99
 1868 003e EAD8     		bhi	.L105
 583:../STM32CUBEMX/Core/Src/usart.c **** 				
 1869              		.loc 1 583 5 is_stmt 1 view .LVU620
 1870 0040 FFF7FEFF 		bl	HAL_UART_DMA_StopRx
 1871              	.LVL135:
 585:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxFlag=1;
 1872              		.loc 1 585 5 view .LVU621
 585:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxFlag=1;
 1873              		.loc 1 585 52 is_stmt 0 view .LVU622
 1874 0044 2B4B     		ldr	r3, .L114+12
 1875 0046 1A88     		ldrh	r2, [r3]
 1876 0048 C2F16402 		rsb	r2, r2, #100
 1877 004c 92B2     		uxth	r2, r2
 585:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxFlag=1;
 1878              		.loc 1 585 27 view .LVU623
 1879 004e 2A4C     		ldr	r4, .L114+16
 1880 0050 6280     		strh	r2, [r4, #2]	@ movhi
 586:../STM32CUBEMX/Core/Src/usart.c **** 				if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 1881              		.loc 1 586 5 is_stmt 1 view .LVU624
 586:../STM32CUBEMX/Core/Src/usart.c **** 				if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 1882              		.loc 1 586 24 is_stmt 0 view .LVU625
 1883 0052 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1884 0054 43F00103 		orr	r3, r3, #1
 1885 0058 04F8043B 		strb	r3, [r4], #4
 587:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1886              		.loc 1 587 5 is_stmt 1 view .LVU626
 587:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1887              		.loc 1 587 8 is_stmt 0 view .LVU627
 1888 005c 2146     		mov	r1, r4
 1889 005e 2748     		ldr	r0, .L114+20
 1890 0060 FFF7FEFF 		bl	InsertQueue
 1891              	.LVL136:
 590:../STM32CUBEMX/Core/Src/usart.c **** 
 1892              		.loc 1 590 5 is_stmt 1 view .LVU628
 592:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1893              		.loc 1 592 5 view .LVU629
 592:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1894              		.loc 1 592 8 is_stmt 0 view .LVU630
 1895 0064 6422     		movs	r2, #100
 1896 0066 2146     		mov	r1, r4
 1897 0068 1F48     		ldr	r0, .L114
 1898 006a FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1899              	.LVL137:
 592:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1900              		.loc 1 592 7 view .LVU631
 1901 006e 0028     		cmp	r0, #0
 1902 0070 D1D0     		beq	.L105
 594:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1903              		.loc 1 594 6 is_stmt 1 view .LVU632
 594:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1904              		.loc 1 594 25 is_stmt 0 view .LVU633
 1905 0072 234A     		ldr	r2, .L114+24
 1906 0074 1368     		ldr	r3, [r2]
 1907 0076 0133     		adds	r3, r3, #1
 1908 0078 1360     		str	r3, [r2]
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 75


 1909 007a CCE7     		b	.L105
 1910              	.LVL138:
 1911              	.L112:
 602:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1912              		.loc 1 602 3 is_stmt 1 view .LVU634
 602:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1913              		.loc 1 602 7 is_stmt 0 view .LVU635
 1914 007c 1A68     		ldr	r2, [r3]
 602:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1915              		.loc 1 602 5 view .LVU636
 1916 007e 12F0100F 		tst	r2, #16
 1917 0082 C8D0     		beq	.L105
 1918              	.LBB59:
 604:../STM32CUBEMX/Core/Src/usart.c **** 			t = huart->Instance->DR;
 1919              		.loc 1 604 4 is_stmt 1 view .LVU637
 604:../STM32CUBEMX/Core/Src/usart.c **** 			t = huart->Instance->DR;
 1920              		.loc 1 604 31 is_stmt 0 view .LVU638
 1921 0084 1A68     		ldr	r2, [r3]
 605:../STM32CUBEMX/Core/Src/usart.c **** 			  __HAL_UART_CLEAR_IDLEFLAG(huart);
 1922              		.loc 1 605 4 is_stmt 1 view .LVU639
 605:../STM32CUBEMX/Core/Src/usart.c **** 			  __HAL_UART_CLEAR_IDLEFLAG(huart);
 1923              		.loc 1 605 23 is_stmt 0 view .LVU640
 1924 0086 5A68     		ldr	r2, [r3, #4]
 606:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 1925              		.loc 1 606 6 is_stmt 1 view .LVU641
 1926              	.LBB60:
 606:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 1927              		.loc 1 606 6 view .LVU642
 1928 0088 0022     		movs	r2, #0
 1929 008a 0192     		str	r2, [sp, #4]
 606:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 1930              		.loc 1 606 6 view .LVU643
 1931 008c 1A68     		ldr	r2, [r3]
 1932 008e 0192     		str	r2, [sp, #4]
 606:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 1933              		.loc 1 606 6 view .LVU644
 1934 0090 5B68     		ldr	r3, [r3, #4]
 1935 0092 0193     		str	r3, [sp, #4]
 606:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 1936              		.loc 1 606 6 view .LVU645
 1937 0094 019B     		ldr	r3, [sp, #4]
 1938              	.LBE60:
 606:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 1939              		.loc 1 606 6 view .LVU646
 607:../STM32CUBEMX/Core/Src/usart.c **** 			
 1940              		.loc 1 607 6 view .LVU647
 607:../STM32CUBEMX/Core/Src/usart.c **** 			
 1941              		.loc 1 607 15 is_stmt 0 view .LVU648
 1942 0096 1B4B     		ldr	r3, .L114+28
 1943 0098 1B68     		ldr	r3, [r3]
 1944 009a 5B68     		ldr	r3, [r3, #4]
 607:../STM32CUBEMX/Core/Src/usart.c **** 			
 1945              		.loc 1 607 14 view .LVU649
 1946 009c 9BB2     		uxth	r3, r3
 1947 009e 1A4A     		ldr	r2, .L114+32
 1948 00a0 1380     		strh	r3, [r2]	@ movhi
 609:../STM32CUBEMX/Core/Src/usart.c **** 			  {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 76


 1949              		.loc 1 609 6 is_stmt 1 view .LVU650
 609:../STM32CUBEMX/Core/Src/usart.c **** 			  {
 1950              		.loc 1 609 8 is_stmt 0 view .LVU651
 1951 00a2 312B     		cmp	r3, #49
 1952 00a4 B7D8     		bhi	.L105
 611:../STM32CUBEMX/Core/Src/usart.c **** 				uart3rx_bufnum = UART3DMA_RXBUFFER_SIZE - DMA_NDTR;
 1953              		.loc 1 611 5 is_stmt 1 view .LVU652
 1954 00a6 FFF7FEFF 		bl	HAL_UART_DMA_StopRx
 1955              	.LVL139:
 612:../STM32CUBEMX/Core/Src/usart.c **** 				if(uart3rx_bufnum==20)
 1956              		.loc 1 612 5 view .LVU653
 612:../STM32CUBEMX/Core/Src/usart.c **** 				if(uart3rx_bufnum==20)
 1957              		.loc 1 612 45 is_stmt 0 view .LVU654
 1958 00aa 174B     		ldr	r3, .L114+32
 1959 00ac 1988     		ldrh	r1, [r3]
 1960 00ae C1F13201 		rsb	r1, r1, #50
 1961 00b2 89B2     		uxth	r1, r1
 612:../STM32CUBEMX/Core/Src/usart.c **** 				if(uart3rx_bufnum==20)
 1962              		.loc 1 612 20 view .LVU655
 1963 00b4 154B     		ldr	r3, .L114+36
 1964 00b6 1980     		strh	r1, [r3]	@ movhi
 613:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1965              		.loc 1 613 5 is_stmt 1 view .LVU656
 613:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1966              		.loc 1 613 7 is_stmt 0 view .LVU657
 1967 00b8 1429     		cmp	r1, #20
 1968 00ba 05D0     		beq	.L113
 1969              	.L108:
 624:../STM32CUBEMX/Core/Src/usart.c **** 				
 1970              		.loc 1 624 5 is_stmt 1 view .LVU658
 1971 00bc 3222     		movs	r2, #50
 1972 00be 1449     		ldr	r1, .L114+40
 1973 00c0 0A48     		ldr	r0, .L114+4
 1974 00c2 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1975              	.LVL140:
 1976              	.LBE59:
 1977              		.loc 1 630 1 is_stmt 0 view .LVU659
 1978 00c6 A6E7     		b	.L105
 1979              	.L113:
 1980              	.LBB61:
 615:../STM32CUBEMX/Core/Src/usart.c **** 					{
 1981              		.loc 1 615 6 is_stmt 1 view .LVU660
 615:../STM32CUBEMX/Core/Src/usart.c **** 					{
 1982              		.loc 1 615 9 is_stmt 0 view .LVU661
 1983 00c8 124B     		ldr	r3, .L114+44
 1984 00ca 134A     		ldr	r2, .L114+48
 1985 00cc 1048     		ldr	r0, .L114+40
 1986 00ce FFF7FEFF 		bl	HI226_Decode
 1987              	.LVL141:
 615:../STM32CUBEMX/Core/Src/usart.c **** 					{
 1988              		.loc 1 615 8 view .LVU662
 1989 00d2 20B9     		cbnz	r0, .L109
 617:../STM32CUBEMX/Core/Src/usart.c **** 					}
 1990              		.loc 1 617 7 is_stmt 1 view .LVU663
 617:../STM32CUBEMX/Core/Src/usart.c **** 					}
 1991              		.loc 1 617 23 is_stmt 0 view .LVU664
 1992 00d4 114A     		ldr	r2, .L114+52
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 77


 1993 00d6 1388     		ldrh	r3, [r2]
 1994 00d8 0133     		adds	r3, r3, #1
 1995 00da 1380     		strh	r3, [r2]	@ movhi
 1996 00dc EEE7     		b	.L108
 1997              	.L109:
 621:../STM32CUBEMX/Core/Src/usart.c **** 					}
 1998              		.loc 1 621 7 is_stmt 1 view .LVU665
 621:../STM32CUBEMX/Core/Src/usart.c **** 					}
 1999              		.loc 1 621 22 is_stmt 0 view .LVU666
 2000 00de 104A     		ldr	r2, .L114+56
 2001 00e0 1388     		ldrh	r3, [r2]
 2002 00e2 0133     		adds	r3, r3, #1
 2003 00e4 1380     		strh	r3, [r2]	@ movhi
 2004 00e6 E9E7     		b	.L108
 2005              	.L115:
 2006              		.align	2
 2007              	.L114:
 2008 00e8 00000000 		.word	.LANCHOR2
 2009 00ec 00000000 		.word	.LANCHOR3
 2010 00f0 00000000 		.word	.LANCHOR4
 2011 00f4 00000000 		.word	.LANCHOR12
 2012 00f8 00000000 		.word	.LANCHOR13
 2013 00fc 00000000 		.word	.LANCHOR14
 2014 0100 00000000 		.word	.LANCHOR15
 2015 0104 00000000 		.word	.LANCHOR6
 2016 0108 00000000 		.word	.LANCHOR16
 2017 010c 00000000 		.word	.LANCHOR17
 2018 0110 00000000 		.word	Uart3DMABuffer
 2019 0114 00000000 		.word	.LANCHOR18
 2020 0118 00000000 		.word	.LANCHOR19
 2021 011c 00000000 		.word	.LANCHOR20
 2022 0120 00000000 		.word	.LANCHOR21
 2023              	.LBE61:
 2024              		.cfi_endproc
 2025              	.LFE246:
 2027              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 2028              		.align	1
 2029              		.global	HAL_UART_RxCpltCallback
 2030              		.syntax unified
 2031              		.thumb
 2032              		.thumb_func
 2034              	HAL_UART_RxCpltCallback:
 2035              	.LVL142:
 2036              	.LFB247:
 631:../STM32CUBEMX/Core/Src/usart.c **** 
 632:../STM32CUBEMX/Core/Src/usart.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
 633:../STM32CUBEMX/Core/Src/usart.c **** {
 2037              		.loc 1 633 1 is_stmt 1 view -0
 2038              		.cfi_startproc
 2039              		@ args = 0, pretend = 0, frame = 0
 2040              		@ frame_needed = 0, uses_anonymous_args = 0
 2041              		.loc 1 633 1 is_stmt 0 view .LVU668
 2042 0000 38B5     		push	{r3, r4, r5, lr}
 2043              	.LCFI18:
 2044              		.cfi_def_cfa_offset 16
 2045              		.cfi_offset 3, -16
 2046              		.cfi_offset 4, -12
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 78


 2047              		.cfi_offset 5, -8
 2048              		.cfi_offset 14, -4
 634:../STM32CUBEMX/Core/Src/usart.c ****     if(huart->Instance==huart3.Instance)
 2049              		.loc 1 634 5 is_stmt 1 view .LVU669
 2050              		.loc 1 634 13 is_stmt 0 view .LVU670
 2051 0002 0368     		ldr	r3, [r0]
 2052              		.loc 1 634 31 view .LVU671
 2053 0004 134A     		ldr	r2, .L122
 2054 0006 1268     		ldr	r2, [r2]
 2055              		.loc 1 634 7 view .LVU672
 2056 0008 9342     		cmp	r3, r2
 2057 000a 04D0     		beq	.L120
 635:../STM32CUBEMX/Core/Src/usart.c **** 	{
 636:../STM32CUBEMX/Core/Src/usart.c ****       
 637:../STM32CUBEMX/Core/Src/usart.c ****       HAL_UART_Receive_DMA(&huart3,Uart3DMABuffer,UART3DMA_RXBUFFER_SIZE);
 638:../STM32CUBEMX/Core/Src/usart.c **** 			
 639:../STM32CUBEMX/Core/Src/usart.c ****       
 640:../STM32CUBEMX/Core/Src/usart.c ****       {//debug
 641:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_GPIO_WritePin(USER_LED2_GPIO_Port,USER_LED2_Pin,1);//??
 642:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_GPIO_TogglePin(USER_LED2_GPIO_Port,USER_LED2_Pin);
 643:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_DMA(&huart1,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum);
 644:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_DMA(&huart1,&sendtestBufDMA[2],1);
 645:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_IT(&huart1,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum);
 646:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_IT(&huart1,&DMA_NDTR,2);
 647:../STM32CUBEMX/Core/Src/usart.c ****       }
 648:../STM32CUBEMX/Core/Src/usart.c **** 	}
 649:../STM32CUBEMX/Core/Src/usart.c **** 	else if(huart->Instance==huart1.Instance)
 2058              		.loc 1 649 7 is_stmt 1 view .LVU673
 2059              		.loc 1 649 33 is_stmt 0 view .LVU674
 2060 000c 124A     		ldr	r2, .L122+4
 2061 000e 1268     		ldr	r2, [r2]
 2062              		.loc 1 649 9 view .LVU675
 2063 0010 9342     		cmp	r3, r2
 2064 0012 06D0     		beq	.L121
 2065              	.LVL143:
 2066              	.L116:
 650:../STM32CUBEMX/Core/Src/usart.c **** 	{
 651:../STM32CUBEMX/Core/Src/usart.c **** 		//(void)huart->Instance->SR;//????IDLE??,???????,??????NUM!=SIZE????IDLE
 652:../STM32CUBEMX/Core/Src/usart.c **** 		//(void)huart->Instance->DR;
 653:../STM32CUBEMX/Core/Src/usart.c **** 		//__HAL_UART_CLEAR_IDLEFLAG(huart);
 654:../STM32CUBEMX/Core/Src/usart.c **** 		//HAL_UART_DMAStop(huart);
 655:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxBufNum = UART1DMA_RXBUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx); //?????U
 656:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 657:../STM32CUBEMX/Core/Src/usart.c **** 		HAL_UART_Receive_DMA(&huart1, Uart1DMAData.rxDMABuf, UART1DMA_RXBUFFER_SIZE);
 658:../STM32CUBEMX/Core/Src/usart.c **** 		if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 659:../STM32CUBEMX/Core/Src/usart.c **** 		{
 660:../STM32CUBEMX/Core/Src/usart.c **** 			//HAL_GPIO_TogglePin(USER_LED_GPIO_Port,USER_LED_Pin);
 661:../STM32CUBEMX/Core/Src/usart.c **** 		}
 662:../STM32CUBEMX/Core/Src/usart.c **** 	}
 663:../STM32CUBEMX/Core/Src/usart.c **** }
 2067              		.loc 1 663 1 view .LVU676
 2068 0014 38BD     		pop	{r3, r4, r5, pc}
 2069              	.LVL144:
 2070              	.L120:
 637:../STM32CUBEMX/Core/Src/usart.c **** 			
 2071              		.loc 1 637 7 is_stmt 1 view .LVU677
 2072 0016 3222     		movs	r2, #50
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 79


 2073 0018 1049     		ldr	r1, .L122+8
 2074 001a 0E48     		ldr	r0, .L122
 2075              	.LVL145:
 637:../STM32CUBEMX/Core/Src/usart.c **** 			
 2076              		.loc 1 637 7 is_stmt 0 view .LVU678
 2077 001c FFF7FEFF 		bl	HAL_UART_Receive_DMA
 2078              	.LVL146:
 647:../STM32CUBEMX/Core/Src/usart.c **** 	}
 2079              		.loc 1 647 7 is_stmt 1 view .LVU679
 2080 0020 F8E7     		b	.L116
 2081              	.LVL147:
 2082              	.L121:
 655:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 2083              		.loc 1 655 3 view .LVU680
 655:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 2084              		.loc 1 655 52 is_stmt 0 view .LVU681
 2085 0022 0F4B     		ldr	r3, .L122+12
 2086 0024 1B68     		ldr	r3, [r3]
 2087 0026 5B68     		ldr	r3, [r3, #4]
 655:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 2088              		.loc 1 655 50 view .LVU682
 2089 0028 C3F16403 		rsb	r3, r3, #100
 655:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 2090              		.loc 1 655 25 view .LVU683
 2091 002c 0D4D     		ldr	r5, .L122+16
 2092 002e 6B80     		strh	r3, [r5, #2]	@ movhi
 656:../STM32CUBEMX/Core/Src/usart.c **** 		HAL_UART_Receive_DMA(&huart1, Uart1DMAData.rxDMABuf, UART1DMA_RXBUFFER_SIZE);
 2093              		.loc 1 656 3 is_stmt 1 view .LVU684
 656:../STM32CUBEMX/Core/Src/usart.c **** 		HAL_UART_Receive_DMA(&huart1, Uart1DMAData.rxDMABuf, UART1DMA_RXBUFFER_SIZE);
 2094              		.loc 1 656 22 is_stmt 0 view .LVU685
 2095 0030 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 2096 0032 43F00103 		orr	r3, r3, #1
 2097 0036 2C46     		mov	r4, r5
 2098 0038 04F8043B 		strb	r3, [r4], #4
 657:../STM32CUBEMX/Core/Src/usart.c **** 		if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 2099              		.loc 1 657 3 is_stmt 1 view .LVU686
 2100 003c 6422     		movs	r2, #100
 2101 003e 2146     		mov	r1, r4
 2102 0040 0548     		ldr	r0, .L122+4
 2103              	.LVL148:
 657:../STM32CUBEMX/Core/Src/usart.c **** 		if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 2104              		.loc 1 657 3 is_stmt 0 view .LVU687
 2105 0042 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 2106              	.LVL149:
 658:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2107              		.loc 1 658 3 is_stmt 1 view .LVU688
 658:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2108              		.loc 1 658 6 is_stmt 0 view .LVU689
 2109 0046 6A88     		ldrh	r2, [r5, #2]
 2110 0048 2146     		mov	r1, r4
 2111 004a 0748     		ldr	r0, .L122+20
 2112 004c FFF7FEFF 		bl	InsertQueue
 2113              	.LVL150:
 661:../STM32CUBEMX/Core/Src/usart.c **** 	}
 2114              		.loc 1 661 3 is_stmt 1 view .LVU690
 2115              		.loc 1 663 1 is_stmt 0 view .LVU691
 2116 0050 E0E7     		b	.L116
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 80


 2117              	.L123:
 2118 0052 00BF     		.align	2
 2119              	.L122:
 2120 0054 00000000 		.word	.LANCHOR3
 2121 0058 00000000 		.word	.LANCHOR2
 2122 005c 00000000 		.word	Uart3DMABuffer
 2123 0060 00000000 		.word	.LANCHOR4
 2124 0064 00000000 		.word	.LANCHOR13
 2125 0068 00000000 		.word	.LANCHOR14
 2126              		.cfi_endproc
 2127              	.LFE247:
 2129              		.global	uart1rev_errorconut
 2130              		.global	HI226_FreqCount
 2131              		.global	HI226_ErrorCount
 2132              		.global	HI226_Calccrc
 2133              		.global	HI226_Recvcrc
 2134              		.global	HI226_len
 2135              		.global	HI226_AngleV
 2136              		.global	HI226_Angle
 2137              		.global	uart3rx_bufnum
 2138              		.global	DMA_NDTR
 2139              		.global	achCRCLo
 2140              		.global	achCRCHi
 2141              		.global	hdma_usart3_rx
 2142              		.global	hdma_usart1_tx
 2143              		.global	hdma_usart1_rx
 2144              		.global	huart3
 2145              		.global	huart1
 2146              		.global	huart5
 2147              		.global	huart4
 2148              		.global	UART1_DMA_NDTR
 2149              		.global	USART1_Software_FIFO
 2150              		.global	Uart1DMAData
 2151              		.section	.bss.DMA_NDTR,"aw",%nobits
 2152              		.align	1
 2153              		.set	.LANCHOR16,. + 0
 2156              	DMA_NDTR:
 2157 0000 0000     		.space	2
 2158              		.section	.bss.HI226_Angle,"aw",%nobits
 2159              		.align	2
 2160              		.set	.LANCHOR19,. + 0
 2163              	HI226_Angle:
 2164 0000 00000000 		.space	6
 2164      0000
 2165              		.section	.bss.HI226_AngleV,"aw",%nobits
 2166              		.align	2
 2167              		.set	.LANCHOR18,. + 0
 2170              	HI226_AngleV:
 2171 0000 00000000 		.space	6
 2171      0000
 2172              		.section	.bss.HI226_Calccrc,"aw",%nobits
 2173              		.align	1
 2174              		.set	.LANCHOR11,. + 0
 2177              	HI226_Calccrc:
 2178 0000 0000     		.space	2
 2179              		.section	.bss.HI226_ErrorCount,"aw",%nobits
 2180              		.align	1
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 81


 2181              		.set	.LANCHOR20,. + 0
 2184              	HI226_ErrorCount:
 2185 0000 0000     		.space	2
 2186              		.section	.bss.HI226_FreqCount,"aw",%nobits
 2187              		.align	1
 2188              		.set	.LANCHOR21,. + 0
 2191              	HI226_FreqCount:
 2192 0000 0000     		.space	2
 2193              		.section	.bss.HI226_Recvcrc,"aw",%nobits
 2194              		.align	1
 2195              		.set	.LANCHOR10,. + 0
 2198              	HI226_Recvcrc:
 2199 0000 0000     		.space	2
 2200              		.section	.bss.HI226_len,"aw",%nobits
 2201              		.align	1
 2202              		.set	.LANCHOR9,. + 0
 2205              	HI226_len:
 2206 0000 0000     		.space	2
 2207              		.section	.bss.UART1_DMA_NDTR,"aw",%nobits
 2208              		.align	1
 2209              		.set	.LANCHOR12,. + 0
 2212              	UART1_DMA_NDTR:
 2213 0000 0000     		.space	2
 2214              		.section	.bss.USART1_Software_FIFO,"aw",%nobits
 2215              		.align	2
 2216              		.set	.LANCHOR14,. + 0
 2219              	USART1_Software_FIFO:
 2220 0000 00000000 		.space	264
 2220      00000000 
 2220      00000000 
 2220      00000000 
 2220      00000000 
 2221              		.section	.bss.Uart1DMAData,"aw",%nobits
 2222              		.align	2
 2223              		.set	.LANCHOR13,. + 0
 2226              	Uart1DMAData:
 2227 0000 00000000 		.space	104
 2227      00000000 
 2227      00000000 
 2227      00000000 
 2227      00000000 
 2228              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 2229              		.align	2
 2230              		.set	.LANCHOR4,. + 0
 2233              	hdma_usart1_rx:
 2234 0000 00000000 		.space	96
 2234      00000000 
 2234      00000000 
 2234      00000000 
 2234      00000000 
 2235              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 2236              		.align	2
 2237              		.set	.LANCHOR5,. + 0
 2240              	hdma_usart1_tx:
 2241 0000 00000000 		.space	96
 2241      00000000 
 2241      00000000 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 82


 2241      00000000 
 2241      00000000 
 2242              		.section	.bss.hdma_usart3_rx,"aw",%nobits
 2243              		.align	2
 2244              		.set	.LANCHOR6,. + 0
 2247              	hdma_usart3_rx:
 2248 0000 00000000 		.space	96
 2248      00000000 
 2248      00000000 
 2248      00000000 
 2248      00000000 
 2249              		.section	.bss.huart1,"aw",%nobits
 2250              		.align	2
 2251              		.set	.LANCHOR2,. + 0
 2254              	huart1:
 2255 0000 00000000 		.space	68
 2255      00000000 
 2255      00000000 
 2255      00000000 
 2255      00000000 
 2256              		.section	.bss.huart3,"aw",%nobits
 2257              		.align	2
 2258              		.set	.LANCHOR3,. + 0
 2261              	huart3:
 2262 0000 00000000 		.space	68
 2262      00000000 
 2262      00000000 
 2262      00000000 
 2262      00000000 
 2263              		.section	.bss.huart4,"aw",%nobits
 2264              		.align	2
 2265              		.set	.LANCHOR0,. + 0
 2268              	huart4:
 2269 0000 00000000 		.space	68
 2269      00000000 
 2269      00000000 
 2269      00000000 
 2269      00000000 
 2270              		.section	.bss.huart5,"aw",%nobits
 2271              		.align	2
 2272              		.set	.LANCHOR1,. + 0
 2275              	huart5:
 2276 0000 00000000 		.space	68
 2276      00000000 
 2276      00000000 
 2276      00000000 
 2276      00000000 
 2277              		.section	.bss.uart1rev_errorconut,"aw",%nobits
 2278              		.align	2
 2279              		.set	.LANCHOR15,. + 0
 2282              	uart1rev_errorconut:
 2283 0000 00000000 		.space	4
 2284              		.section	.bss.uart3rx_bufnum,"aw",%nobits
 2285              		.align	1
 2286              		.set	.LANCHOR17,. + 0
 2289              	uart3rx_bufnum:
 2290 0000 0000     		.space	2
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 83


 2291              		.section	.data.achCRCHi,"aw"
 2292              		.align	2
 2293              		.set	.LANCHOR7,. + 0
 2296              	achCRCHi:
 2297 0000 00C18140 		.ascii	"\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2297      01C08041 
 2297      01C08041 
 2297      00C181
 2298 000f 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2298      4100C181 
 2298      4000C181 
 2298      4001C080 
 2299 001f 4101C080 		.ascii	"A\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2299      4100C181 
 2299      4000C181 
 2299      4001C080 
 2300 002f 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2300      4001C080 
 2300      4101C080 
 2300      4100C181 
 2301 003f 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2301      4100C181 
 2301      4000C181 
 2301      4001C080 
 2302 004f 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2302      4001C080 
 2302      4101C080 
 2302      4100C181 
 2303 005f 4000C181 		.ascii	"@\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2303      4001C080 
 2303      4101C080 
 2303      4100C181 
 2304 006f 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2304      4100C181 
 2304      4000C181 
 2304      4001C080 
 2305 007f 4101C080 		.ascii	"A\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2305      4100C181 
 2305      4000C181 
 2305      4001C080 
 2306 008f 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2306      4001C080 
 2306      4101C080 
 2306      4100C181 
 2307 009f 4000C181 		.ascii	"@\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2307      4001C080 
 2307      4101C080 
 2307      4100C181 
 2308 00af 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2308      4100C181 
 2308      4000C181 
 2308      4001C080 
 2309 00bf 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2309      4001C080 
 2309      4101C080 
 2309      4100C181 
 2310 00cf 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 84


 2310      4100C181 
 2310      4000C181 
 2310      4001C080 
 2311 00df 4101C080 		.ascii	"A\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2311      4100C181 
 2311      4000C181 
 2311      4001C080 
 2312 00ef 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2312      4001C080 
 2312      4101C080 
 2312      4100C181 
 2313 00ff 40       		.ascii	"@"
 2314              		.section	.data.achCRCLo,"aw"
 2315              		.align	2
 2316              		.set	.LANCHOR8,. + 0
 2319              	achCRCLo:
 2320 0000 00C0C101 		.ascii	"\000\300\301\001\303\003\002\302\306\006\007\307\005"
 2320      C30302C2 
 2320      C60607C7 
 2320      05
 2321 000d C5C404CC 		.ascii	"\305\304\004\314\014\015\315\017\317\316\016\012\312"
 2321      0C0DCD0F 
 2321      CFCE0E0A 
 2321      CA
 2322 001a CB0BC909 		.ascii	"\313\013\311\011\010\310\330\030\031\331\033\333\332"
 2322      08C8D818 
 2322      19D91BDB 
 2322      DA
 2323 0027 1A1EDEDF 		.ascii	"\032\036\336\337\037\335\035\034\334\024\324\325\025"
 2323      1FDD1D1C 
 2323      DC14D4D5 
 2323      15
 2324 0034 D71716D6 		.ascii	"\327\027\026\326\322\022\023\323\021\321\320\020\360"
 2324      D21213D3 
 2324      11D1D010 
 2324      F0
 2325 0041 3031F133 		.ascii	"01\3613\363\36226\366\3677\36554\364<\374\375=\377?"
 2325      F3F23236 
 2325      F6F737F5 
 2325      3534F43C 
 2325      FCFD3DFF 
 2326 0056 3EFEFA3A 		.ascii	">\376\372:;\3739\371\3708(\350\351)\353+*\352\356./"
 2326      3BFB39F9 
 2326      F83828E8 
 2326      E929EB2B 
 2326      2AEAEE2E 
 2327 006b EF2DEDEC 		.ascii	"\357-\355\354,\344$%\345'\347\346&\"\342\343#\341! "
 2327      2CE42425 
 2327      E527E7E6 
 2327      2622E2E3 
 2327      23E12120 
 2328 007f E0A06061 		.ascii	"\340\240`a\241c\243\242bf\246\247g\245ed\244l\254\255"
 2328      A163A3A2 
 2328      6266A6A7 
 2328      67A56564 
 2328      A46CACAD 
 2329 0093 6DAF6F6E 		.ascii	"m\257on\256\252jk\253i\251\250hx\270\271y\273{z\272"
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 85


 2329      AEAA6A6B 
 2329      AB69A9A8 
 2329      6878B8B9 
 2329      79BB7B7A 
 2330 00a8 BE7E7FBF 		.ascii	"\276~\177\277}\275\274|\264tu\265w\267\266vr\262\263"
 2330      7DBDBC7C 
 2330      B47475B5 
 2330      77B7B676 
 2330      72B2B3
 2331 00bb 73B17170 		.ascii	"s\261qp\260P\220\221Q\223SR\222\226VW\227U\225\224T"
 2331      B0509091 
 2331      51935352 
 2331      92965657 
 2331      97559594 
 2332 00d0 9C5C5D9D 		.ascii	"\234\\]\235_\237\236^Z\232\233[\231YX\230\210HI\211"
 2332      5F9F9E5E 
 2332      5A9A9B5B 
 2332      99595898 
 2332      88484989 
 2333 00e4 4B8B8A4A 		.ascii	"K\213\212JN\216\217O\215ML\214D\204\205E\207GF\206\202"
 2333      4E8E8F4F 
 2333      8D4D4C8C 
 2333      44848545 
 2333      87474686 
 2334 00f9 42438341 		.ascii	"BC\203A\201\200@"
 2334      818040
 2335              		.text
 2336              	.Letext0:
 2337              		.file 3 "../STM32CUBEMX/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 2338              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\11.2 2022.02\\arm-none-eabi\\in
 2339              		.file 5 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\11.2 2022.02\\arm-none-eabi\\in
 2340              		.file 6 "../STM32CUBEMX/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2341              		.file 7 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2342              		.file 8 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2343              		.file 9 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2344              		.file 10 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2345              		.file 11 "../STM32CUBEMX/Core/Inc/usart.h"
 2346              		.file 12 "../STM32CUBEMX/Core/Src/uart_fifo.h"
 2347              		.file 13 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2348              		.file 14 "../STM32CUBEMX/Core/Inc/main.h"
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 86


DEFINED SYMBOLS
                            *ABS*:00000000 usart.c
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:20     .text.crc16_update:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:25     .text.crc16_update:00000000 crc16_update
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:134    .text.MX_UART4_Init:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:140    .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:198    .text.MX_UART4_Init:0000002c $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:204    .text.MX_UART5_Init:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:210    .text.MX_UART5_Init:00000000 MX_UART5_Init
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:268    .text.MX_UART5_Init:0000002c $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:274    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:280    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:338    .text.MX_USART1_UART_Init:0000002c $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:344    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:350    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:408    .text.MX_USART3_UART_Init:0000002c $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:414    .text.HAL_UART_MspInit:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:420    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:948    .text.HAL_UART_MspInit:00000238 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:967    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:973    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1102   .text.HAL_UART_MspDeInit:000000a8 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1114   .text.HAL_UART_DMA_StopTx:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1120   .text.HAL_UART_DMA_StopTx:00000000 HAL_UART_DMA_StopTx
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1178   .text.HAL_UART_DMA_StopRx:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1184   .text.HAL_UART_DMA_StopRx:00000000 HAL_UART_DMA_StopRx
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1490   .text.CalcCRC_Modbus:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1496   .text.CalcCRC_Modbus:00000000 CalcCRC_Modbus
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1563   .text.CalcCRC_Modbus:00000030 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1569   .text.HI226_Decode:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1575   .text.HI226_Decode:00000000 HI226_Decode
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1777   .text.HI226_Decode:000000d0 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1784   .text.USER_UART_RxIdleCallback:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:1790   .text.USER_UART_RxIdleCallback:00000000 USER_UART_RxIdleCallback
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2008   .text.USER_UART_RxIdleCallback:000000e8 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2028   .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2034   .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2120   .text.HAL_UART_RxCpltCallback:00000054 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2282   .bss.uart1rev_errorconut:00000000 uart1rev_errorconut
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2191   .bss.HI226_FreqCount:00000000 HI226_FreqCount
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2184   .bss.HI226_ErrorCount:00000000 HI226_ErrorCount
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2177   .bss.HI226_Calccrc:00000000 HI226_Calccrc
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2198   .bss.HI226_Recvcrc:00000000 HI226_Recvcrc
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2205   .bss.HI226_len:00000000 HI226_len
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2170   .bss.HI226_AngleV:00000000 HI226_AngleV
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2163   .bss.HI226_Angle:00000000 HI226_Angle
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2289   .bss.uart3rx_bufnum:00000000 uart3rx_bufnum
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2156   .bss.DMA_NDTR:00000000 DMA_NDTR
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2319   .data.achCRCLo:00000000 achCRCLo
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2296   .data.achCRCHi:00000000 achCRCHi
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2247   .bss.hdma_usart3_rx:00000000 hdma_usart3_rx
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2240   .bss.hdma_usart1_tx:00000000 hdma_usart1_tx
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2233   .bss.hdma_usart1_rx:00000000 hdma_usart1_rx
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2261   .bss.huart3:00000000 huart3
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2254   .bss.huart1:00000000 huart1
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2275   .bss.huart5:00000000 huart5
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2268   .bss.huart4:00000000 huart4
ARM GAS  C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s 			page 87


C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2212   .bss.UART1_DMA_NDTR:00000000 UART1_DMA_NDTR
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2219   .bss.USART1_Software_FIFO:00000000 USART1_Software_FIFO
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2226   .bss.Uart1DMAData:00000000 Uart1DMAData
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2152   .bss.DMA_NDTR:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2159   .bss.HI226_Angle:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2166   .bss.HI226_AngleV:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2173   .bss.HI226_Calccrc:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2180   .bss.HI226_ErrorCount:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2187   .bss.HI226_FreqCount:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2194   .bss.HI226_Recvcrc:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2201   .bss.HI226_len:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2208   .bss.UART1_DMA_NDTR:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2215   .bss.USART1_Software_FIFO:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2222   .bss.Uart1DMAData:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2229   .bss.hdma_usart1_rx:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2236   .bss.hdma_usart1_tx:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2243   .bss.hdma_usart3_rx:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2250   .bss.huart1:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2257   .bss.huart3:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2264   .bss.huart4:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2271   .bss.huart5:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2278   .bss.uart1rev_errorconut:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2285   .bss.uart3rx_bufnum:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2292   .data.achCRCHi:00000000 $d
C:\Users\ysl\AppData\Local\Temp\ccah1iJg.s:2315   .data.achCRCLo:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
HAL_DMA_Abort
InsertQueue
HAL_UART_Receive_DMA
Uart3DMABuffer
