.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
010000000000000000
100000000000000001
000000000000000000
000000000000000001
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000010000011000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000010100011100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000010000000001000000001000000000
000000001110001001000010100000001001000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000000011000000000000101110000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000100010010000001110000000000000000000

.logic_tile 3 9
000000000000001000000000000101100000001100110000000000
000000000000000111000000000000101000110011000000000000
111000000000000000000000001001011110001100110000000000
100000000000000000000000001101000000110011000000000000
110000000000001001100000001000000000010110100000000000
110000000000000001000000001011000000101001010000000000
000000000000000000000000010000000001001111000000000000
000000000000001011000010000000001110001111000000000000
000000000000100000000000010101100000010110100000000000
000000000000000101000011000000100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000011100111000000101001010000000000
000000000001001000000011100101101010111000100100000110
000000000000101011000100000011001010111100000010000100
000000000000001111000000000000001100000011110000000000
000000000000001011000000000000010000000011110000000000

.logic_tile 4 9
000000000000000000000110110000000001000000001000000000
000000000000000000000010100000001000000000000000001000
000000000000001101100110100000000000000000001000000000
000000000000000101000010110000001001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000010010000101010000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000100000000000101011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000111010011100000000000001000000000
000000000000000000000111110000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001111000111000011100001000000001000000000
000000000000000011000100000000001001000000000000000000
000000000000000011100000010011000001000000001000000000
000000000000000000100011000000001001000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000111000000000000001110000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000010110100000000101
000000000000000000000000000000100000010110100000000000

.logic_tile 3 10
000000000000000101000010100011100000000000001000000000
000000000000000000100100000000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000101110000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000000000110100011001000001100111000000000
000000000000001101000010110000001000110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000001011000000000000101100110011000000000000
000000000000000111000000000101101000001100111000000001
000000000000000000000000000000101110110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000001011000000000000001100110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000101000000000000001110110011000000000000

.logic_tile 4 10
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000111100000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111000101000000000000001000000000
000000000000000000000111100000100000000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000011000001000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000001011100000000011100000000000001000000000
000000000000000011000000000000001000000000000000000000
000001000000001011100000000011100001000000001000000000
000000000000000011100000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 12 10
000000000001010000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000001000000000111100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010010000001011000000000000000000
000000000000001000000010000011000001000000001000000000
000000000000000011000000000000101110000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000001000000010000011100000000000001000000000
000000000000001111000010000000001000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000001011011101000000000000000000
100000000000000000000000001111101100001000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000011100000010011100000000000000100000000
000000000000001111100011010000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000111101100000000000000000000
000000000000000000000010010111101011010000000000000001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111000111100000000000000100000000
000000000000000000000111100000100000000001000000000100

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000010111100000000000001000000000
000000000000001111000011100000100000000000000000001000
000000000000011111000000000011100000000000001000000000
000000000000101111100000000000000000000000000000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110010001001001110011001000000000
000000000000000000000111100000101110001100110000000000
000000000000000000000000000101101000110011001000000000
000000000000000000000000000000101111001100110000000000
000000000000000000000000000101101000101010101000000000
000000000000001111000000000000100000101010100000000000
000000000000000000000010000000001000110011001000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001110011001000000000
000000000000000001000011110000001000110011000000000000

.logic_tile 2 11
000000000000000111100110110101000000000000001000000000
000001000000000000100010100000101100000000000000001000
000010000000001101100110110111000000000000001000000000
000001000000000101000010100000101100000000000000000000
000000000000000000000111100001000000000000001000000000
000000000000000000000110010000001001000000000000000000
000000000000001000000111000111100000000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000101000000000011100001000000001000000000
000000001010001001000000000000001000000000000000000000
000000000000000111000000000101000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000011100101100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100000000101100001000000001000000000
000000000000000000100000000000101001000000000000000000

.logic_tile 3 11
000001000000001011100010101011101000001100110000000000
000010100000001001000110110101000000110011000000010000
111000000000000101000010100101001010110100010100100000
100000000000000101100010100101011001110000110001000100
110000000000001011100010101001011000000111110100000000
110000000000001001000010101011001000000001110000000010
000000000100000111000010100001101011110000010100000000
000000000000001101000110110101001010110001110001100100
000000000000000000000000001001011010111000000110000000
000000000000000111000000001001011000111110000000100100
000001000000000001100000000001001100111000000110000100
000010100000000000000010000111001000111110000000000000
000000000000001000000111100001001010101101010100000000
000000000000000001000100001001011000010100100001100100
000000000000000000000000000101101011010110000100000000
000000000000000000000000000101101001010111100000000010

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000010000000
000000000000000000000010000000001011001111000001000000
000001000000000000000000000011001110000001010000000000
000010100000000000000000000111111011000000010000000001
000000000000000000000111100111011000101000010000000001
000000000000000001000000000001001001111100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 11
000000000000000000000011100011100000000000001000000000
000000000000000111000011100000100000000000000000001000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000111000000000001000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000111010001000000000000001000000000
000000000000000000000111100000101001000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000010000000101111000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000000000000100000000100000000000000000000000

.logic_tile 8 11
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111001100101010101000000000
000000000000000000000000000000000000101010100000000000
000000000000000000000000000111001001110011001000000000
000000000000000000000010000000101011001100110000000000
000000000000000001000010000111101000101010101000000000
000000000000000000000000000000000000101010100000000000
000000000000001011100011110111001000110011001000000000
000000000000000011100111110000101111001100110000000000
000000000000000000000000000101101000110011001000000000
000000000000000000000000000000001111001100110000000000
000000000000000001000010010101001000101010101000000000
000000000000000000100111110000100000101010100000000000
000000000000000001000000000011001000110011001000000000
000000000000000000100000000000101101001100110000000000

.logic_tile 9 11
000000000001010101100011110111000000000000001000000000
000000000000010000000010100000101010000000000000001000
000000000000000000000111010011100001000000001000000000
000000000000000000000110100000001001000000000000000000
000000000001010111000110100001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000001101100000000001000000000000001000000000
000010100000000101000000000000101001000000000000000000
000000000000000011100000000011000000000000001000000000
000000000110000000100000000000001011000000000000000000
000001000000000011100000000111000001000000001000000000
000000100000001001000000000000101010000000000000000000
000000000000001000000111000111000001000000001000000000
000000000000010011000011100000001010000000000000000000
000000001100000011100000000001100001000000001000000000
000000000000000000100000000000101100000000000000000000

.logic_tile 10 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000101110000000000000000000
000001000000000011100000000111000000000000001000000000
000010100000000000100010000000001101000000000000000000
000000000000000000000010000111100000000000001000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000111000011100101100000000000001000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 11 11
000000000001010001100000000000000000000000001000000000
000000000000000000100000000000001101000000000000010000
000000000000000000000000000000001000000100000000000000
000000000000000000000000000101001000001000000000100010
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000101000111000000000011100000000000001000000000
000000000100110000100000000000000000000000000000001000
000000000000000111000011100000000001000000001000000000
000000000000001111000100000000001001000000000000000000
000000000010000111000000000001000001000000001000000000
000000001010000000100011110000001000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000100000000000011100001100000000000001000000000
000010000100000000000000000000001010000000000000000000
000000100000000111000000000101100000000000001000000000
000001000000000000000000000000101000000000000000000000
000010000000000000000000000011000000000000001000000000
000010000000000000000000000000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000001000000000000001110000000000000000000

.logic_tile 13 11
000001000000100111100011100000000001000000001000000000
000000000000011111100100000000001111000000000000001000
000000000000000000000111100000000000000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000100000000111110001000000000000001000000000
000010000000010000000111110000001011000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000000111000000000000101001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000010000001100001000000001000000000
000000000000000000000100000000001010000000000000000000

.logic_tile 14 11
000000000000001000000000000101000000000000001000000000
000000000100000111000011100000000000000000000000010000
111000000000000000000000000001001001111011110100000000
100000000000000000000000000111001011010011110000000001
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000001010000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
111000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000010100001011100000000000000000000
000000000000000000000100000111001101100000000000000000
000000000000000000000010001111011100100001010000000000
000000000000000000000100000101101110110101010000000000
000000000000001111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000011101100000000000000000000000000000000000
000000001100100011000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000111110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000111100000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000000000000000000001001001101000001000000000000
010000000001010000000000000101111100000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001111110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 12
000000000000001000000000000111000000000000001000000000
000000000000000101000000000000101000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000101000010100000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000011100000000101011000101010101000000000
000000000000001101100000000000000000101010100000000000
000000000000100011100000000101101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000001000000111000000001000001100111000000000
000000000000001001000010100000001000110011000000000000
000000000001000000000000000001001000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000010000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 4 12
000000000000001000000000000000000000000000001000000000
000000000000001111000010000000001111000000000000001000
000000000000000000000111100101100000000000001000000000
000000000000001001000100000000100000000000000000000000
000000000000000000000010000001101001110011001000000000
000000000000000000000100000000101000001100110000000000
000000000000000000000111000111101001110011001000000000
000000000000000000000100000000101001001100110000000000
000000000000000000000000000001101000110011001000000000
000000000000000000000000000000101001001100110000000000
000000000000000000000000000101001000101010101000000000
000000000000001001000000000000100000101010100000000000
000000000000000000000010000000001001110011001000000000
000000000000000000000100000000001100110011000000000000
000000000000000000000010000001001001110011001000000000
000000000000001001000100000000001110001100110000000000

.logic_tile 5 12
000000000000000000000110110101000000000000001000000000
000000000000001111000010100000101111000000000000001000
000000000000000111000111000001000001000000001000000000
000000000000001111000111100000001101000000000000000000
000000000000001000000011110101000000000000001000000000
000000000000000111000011100000001001000000000000000000
000000000000001101100110110001100000000000001000000000
000000000000000101000010100000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010100101100001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000011100101100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000001000000000000000000001000111100001010000000
000000000000100000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000010000000000000011101001110011001000000000
000000000000000000000000000000101001001100110000010000
000000000000000000000000010000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000001010101100000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001010000000000000000000
000000000000001000000000000001000000000000001000000000
000000000100000101000000000000000000000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010100000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110000000000000000000001000000000
000000000001000000000100000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 10 12
000010100000000000000000000101000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000100100000000111100000001000111100001000000000
000000000000000001000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 11 12
000000100000000000000011100000000000000000001000000000
000001000000010000000100000000001111000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000001111000000000000001101000000000000000000
000001000100010000000000010000000001000000001000000000
000000000100000000000011100000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000011100101100001000000001000000000
000010000000000000000000000000101000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000010100011010011100111000101100000000000001000000000
000000000000000000100100000000001110000000000000000000
000000000000000111000011100001100000000000001000000000
000000001010000000000000000000001011000000000000000000

.logic_tile 12 12
000000000000110000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000000010
000000000000010000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001101000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001010000000111100000000001000000001000000000
000000000110100000000000000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000111100000000111000000000000001000000000
000000001100000000100011110000101110000000000000000000
000000000000000000000111100111100000000000001000000000
000000000000000001000000000000101100000000000000000000
000000000001010111100000010011100000000000001000000000
000000001111100001100011000000101110000000000000000000
000000000000000111000111100101000000000000001000000000
000000000000000000100100000000100000000000000000000000

.logic_tile 15 12
000000000000110101000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000011110111100000000000000100000000
100000000000000101000110000000100000000001000000000000
010000000001000000000111100000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000001100000001001111110000000000000000000
000000000000000000000000000101111011100000000000100000
000000000000001000000000001001111000110100010000000000
000000000000000011000000001111101111101000000000000000
000000000000000011100000010001001101111110110000000000
000000001110010000100011000111001100101101010000000000
000000000000001000000110000000000001001111000000000000
000000000000001011000010000000001110001111000000100010

.logic_tile 16 12
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
110000000000000111000000001011001000101001110000000000
110000000000000000000000001001111010001001100000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000010000001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001110000000000000000000
000000000000000000000010000011100001000000001000000000
000000000000000000000010010000101101000000000000000000
000000000000000011100111000111100000000000001000000000
000000000000000000000110010000101100000000000000000000
000000000000001111000000000011100000000000001000000000
000000000000001101100010010000101111000000000000000000

.logic_tile 2 13
000000000000000000000111000111100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000111000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000000001000000000000001111110011000000000001
000000000000000000000000000011001000001100111000000000
000000000000000001000000000000100000110011000000000000
000000000000001000000011100000001001001100111000000000
000000000000000011000010000000001101110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000010000000101001110011000000000000
000000000000000000000011100101001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000000101000000000000001101110011000000000000

.logic_tile 3 13
000000000001000000000000000000001000001100110000000000
000000000000000000000011101001000000110011000000110000
111000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000111000011110000000000010110100000100100
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001011011100001100110000000001
000000000000000001000000000111000000110011000000000000

.logic_tile 4 13
000000000001000001000011100101101000101010101000000000
000000000000000000100010000000000000101010100000010000
000000000000001101000010000001001001110011001000000000
000000000000001111100100000000101001001100110000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000000001101001100000000000000000
000000000000000000000000001111011101000000000000000110
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000010000001011101001000000000000000
000000000000000000000000000111011010000000000000000000
000000000000000000000000001001100000111111110000000000
000000000000000000000000001101000000000000000000000000

.logic_tile 5 13
000000000001001101100000010000000000000000001000000000
000000000000000101000010100000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000010000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000111100111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000001000000001000000000
000000000001010000000000000000001101000000000000000000
000000000000000111100000000111101000101010101000000000
000000000000000000000000000000000000101010100000000000
000000001010000000000000000000001000110011001000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000101010101000000000
000000000000001111000011110000100000101010100000000000
000000000000000000000011100011001001110011001000000000
000000000000000000000000000000001101001100110000000000
000000000001000001000000010000001000110011001000000000
000010000000110000000011100000001010110011000000000000
000001000000000000000000000011001000101010101000000000
000000100000001111000010000000100000101010100000000000

.logic_tile 8 13
000000100000000111100110100111000000000000001000000000
000001000000000000000000000000101110000000000000001000
000000000000001101100110110111000000000000001000000000
000000000000000101000010100000101000000000000000000000
000000000000000000000010010101000001000000001000000000
000000000000000001000010100000101110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000001000000000011000001000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101000000000000000000000
000010000000000001000010000101000001000000001000000000
000000000000000000100110000000001001000000000000000000
000001000000000001000010000011000001000000001000000000
000000100000000000100100000000101001000000000000000000

.logic_tile 9 13
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000001001100100000000000000111000000000000001000000000
000010100001010000000000000000000000000000000000000000
000010000101000000000000001111001000000000000000000000
000000000000100000000000000111000000010100000000000001
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010100100000001100000000000000000000000000000000000
000000000110001011100000000000000000000000000000000000
000001001100000011100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001010000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000001101100010010000000000000000000000000000
000000000000000111000000000111100001000000001000000000
000000000000001001000010010000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001001000010010000100000000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010010000001100000000000000000000

.logic_tile 11 13
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010000001000111100001000000000
000000000000010000000011100000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100101000000000000000000000000000000000000
000000100001000111000000000000000000000000000000000000
000000000101000111000000000011111110110011000000000000
000000000100100000000000000111000000001100110001000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 12 13
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001010000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000011100011100000000000001000000000
000000000000000000100100000000101100000000000000000000
000000000100000011100111110011100000000000001000000000
000000000000000000000111010000100000000000000000000000
000000000000000000000111100011000000000000001000000000
000000000000000000000110000000101101000000000000000000
000000000000000111100000000011000001000000001000000000
000000000000000000100011110000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 13 13
000001000110100000000011100011100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000000000011111110001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000111000000010001000000000000001000000000
000010000000001111100011110000101111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000010000000000111000011000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000101000111100000000000000000001000000000
000000000000001101100000000000001010000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000010000000101111000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001101000000000000000000

.logic_tile 14 13
000000000000000000000000000000001000111100001000100000
000000000000000000000011110000000000111100000000010000
111000000000000000000000000111111010000000000000000000
100000000000000000000000000101111110100000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000011000000000000001100000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000010100000000000000000010000000000000000000000000000
000000001110010000000011100000000000000000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000010111100000010000000000000000000000000000
010000000000100000000010010000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011111011100110110000000000
000000000000000011000000001011011000010000110000000000
000000000010100000000000000001101011101000100000000001
000010000001000000000000000101011010111100010000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 16 13
000000000000000000000000010011000000000000000100000000
000000000000000000000011100000000000000001000000000000
111000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000010000000000000100011110000000000000000000000000000
000000000000000000000000011101001101010000000000000000
000000000000000000000011001101111001000000000010000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011101000000000000000000
000000000000000000000011111111111011010000000000100000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000001011001000010000000000000000
000000000000000000000000000111101011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000

.logic_tile 2 14
000000000000000111100010101011001000001100110000000000
000001000000100000000000001101100000110011000000010001
000000000000010111000010100101100000010110100000000000
000000000000100000100010100000000000010110100000000000
000000000000001111100000000000011000000011110000000000
000000000000000001000000000000010000000011110000000000
000100000000000101000010001000000000010110100000000000
000100001110000101000010100101000000101001010000000000
000000110000000000000111000001001011100010100000000000
000000010000100000000000001111001010010100010000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001001001111000000000000
000000010000000000000010001000000000010110100000000000
000000010000000000000000001001000000101001010000000000
000000010000000000000000001101011011100010010000000000
000000010000000000000000001101001000001001100000000000

.logic_tile 3 14
000000000000001000000110010111101101001001010000000000
000000000000000111000010001011011001010110100000000000
111000000000000111000010101001011111011111110000000000
100000000000000101000011110001011111111111100000000000
000000000000000000000010010101101111101000100000000000
000000000000000000000011111101111000010001010000000000
000010000000001000000110111111101110100010010000000000
000001000000000101000011101001011110001001100000000000
000000010000001001100111001101101000000000000000000000
000000010000000001000011111011011001100000000010000000
000000010000001111000110000000001100110000000100000001
000000010000001001100010000000001100110000000000000001
000000010000000000000110011101011101110000000000000000
000000010000001111000110010011111011000000000000000000
000000010000001111000110011001101111010110000000000000
000000010000000101100110001101011100111111000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000011100011100001101100001000000000000000
000000010000000000000100000000001010001000000000000000
000010010000000000000000000011101110000001000000000000
000001010000000000000010000000111101000001000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000111100111100111000000000000001000000000
000000000010100001000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000010100000000000000000000000001111000000000000000000
000000100000000001000000000000001000111100001010000000
000000001000000000100010010000000000111100000000000000
000010000000110001000011101001011010000000010000000000
000001000000111001100100001011001011000000000000000000
000000010000000000000110010001001111100000000000000000
000000010000001001000011101011001110000000000000000000
000000010000000000000110000000011010000000110000000000
000000010000000000000000000000011001000000110000000000
000000010000001000000111010111101100010110110000000000
000000010000001011000010010011011010101111110000000010
000000010000001001100000000111101111000000010010000000
000000010000000001000000000001011010000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011101100110000000000000000000000000000
000011000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010111100100000000000000000000000000000
000001010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001011010000000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000111001000110011001000000000
000000000000000000000000000000001101001100110000010000
000000000000000000000000000000001001110011001000000000
000000001110000000000000000000001101110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000101100000010101000000000000001000000000
000000000000000000000010100000000000000000000000010000
000010001100000000000000000000000000000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000010000101000000000000001001000000000000000000
000000000000100000000000000001000000000000001000000000
000000000001010000000000000000100000000000000000000000
000000010010000000000000000000000000000000001000000000
000000010000000000000000000000001001000000000000000000
000000010001010000000000000001000000000000001000000000
000000110000100000000000000000100000000000000000000000
000000010001000000000000000000000000000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000001000000000000001000000000
000001010001000000000000000000100000000000000000000000

.logic_tile 9 14
000011000000000111000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001111000000000000000000
000001000000000000000000000101000000000000001000000000
000000000100000000000011100000100000000000000000000000
000000001100000011100000010101100000000000001000000000
000010100001001001100011010000000000000000000000000000
000010110000010000000000000001000000000000001000000000
000000011000000000000000000000000000000000000000000000
000000011100101101100000000011100000000000001000000000
000000010001010101000010000000100000000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000101100000000000000000000
000001011101110000000000000000000001000000001000000000
000000110001110000000010000000001010000000000000000000

.logic_tile 10 14
000000000000000000000000000101100000000000001000000000
000000000100000000000010010000001001000000000000010000
000000000000000000000000000000000001000000001000000000
000000100001000000000000000000001111000000000000000000
000000000100000000000000001011101001010100000000000100
000000000000000000000000001111001010000100000000000010
000000000000100011100000000000000000000000000000000000
000000000001011001100000000000000000000000000000000000
000000010010000000000000000000000001001111000010100100
000000010000000000000000000000001110001111000011100011
000000011110000001000000000011100000010110100010000110
000010110000000000000010110000100000010110100011100010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100011100011110000000000000000000000000000
000000110000010000100111000000000000000000000000000000

.logic_tile 11 14
000001000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000100101000010100101000001000000001000000000
000000000001001101100110110000101110000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000011101100000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000001011100000000011100001000000001000000000
000000010000000011000000000000001001000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000001100000000000000000000
000000010000001000000000000000000001000000001000000000
000000010000000011000000000000001100000000000000000000

.logic_tile 12 14
000000000000000001100000000101000001000000001000000000
000000000000000000100000000000001000000000000000010000
000000000000001111100000000101100000000000001000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000111001001010000000000000010
000000000000000111000000001011101100000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010110001010000000000010000011000000011110010000101
000001010000100000000010010000000000000011110011000001
000010110000000000000000000000000001001111000010000001
000010110010000001000000000000001111001111000011100001
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000100000000000000000000000010110100000000001
000000010000010000000010000001000000101001010000000000

.logic_tile 13 14
000000000100000111000011100101100000000000001000000000
000000000000000111100110110000101011000000000000010000
111000000000000000000000000000000000000000001000000000
100000000000000000000000000000001011000000000000000000
110011000000000101000011100000001000111100001000000000
110011000000000000000011100000000000111100000000000000
000000000000000000000000010101001000110011000000000000
000000000000000000000011010111011001000000000000000000
000000010000000111100000010011011110000000010000000000
000000010000000101100011101011011100000000000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001011000000111100000000000000000100100000000
000000010000000011000100000000001000000000000000000000
000000010000000000000000000011001101001000000000000000
000000010000000000000011110001101111000000000000000100

.logic_tile 14 14
000000000001110000000000000000000000000000000000000000
000000000001110000000011110000000000000000000000000000
111000000000000000000010110000000000000000000000000000
100000000010000000000110100000000000000000000000000000
010001000000000000000000001101011011111110110000000000
010010100000000111000000001001011010011110100000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000111000011011000000000000000000000
000000011100000000000110000111111101100000000000100000
000001010000000000000000010000011100000100000100000000
000010010000000000000010100000010000000000000000000000
000000010000000001000000000000000000000000000000000000
000000011100000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000011111011111110100001010000000000
000000000000000000000110100011111001010001010000000000
111000000000000000000000000101011010101011110000100000
100000000000000000000010100101101111101111010000000000
110000000000001000000111100101100000000000000100000000
110010000110000111000000000000100000000001000000000000
000000000000000101100000010111011111000000000000000000
000000000000000000000010000011011111100000000000000000
000000010000100111000000001001001100000000000000000100
000000010000000000000000001111101110000000100000000000
000001010000000000000110110000000000000000000000000000
000010110000001101000011010000000000000000000000000000
000000110000000111000110011000000001000110000000000000
000001010100010000100010001001001101001001000000100010
000000011100000000000010100000000000000000000000000000
000000010000000000000110010000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000011110000100000100000000
000000000000000101000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000101011000000000000000000000000000000000000
000000010001010000000000001111101111010000000000000000
000000010000000001000000000011101000000000000001000000
000000010000000000000000001001011010110101010000000000
000000010000001101000011101101001010111000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000100000000000111100000000000000000000000001000000000
000100000010000000100000000000001010000000000000001000
000010100001010000000000000011100001000000001000000000
000001000000100111000000000000101010000000000000000000
000000000000001001000000010101100000000000001000000000
000000000000001101100010110000100000000000000000000000
000100000000001000000000010000000000000000001000000000
000100000000001111000011100000001000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000001000000000
000000010000000000000110000000001011000000000000000000
000000010001000000000000000011100001000000001000000000
000000010000000000000000000000101101000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000000000000010000000001111000000000000000000

.logic_tile 2 15
000000000000001101000010100101000000000000001000000000
000000000000001111000010100000001101000000000000001000
000000000000001101000000000011100000000000001000000000
000000000000001111000000000000001100000000000000000000
000000000000000111100000000111000000000000001000000000
000000001000000001100000000000001000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000001111000010100000101000000000000000000000
000000010001000101100000000001000001000000001000000000
000000010000000000000010010000101110000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000111000000000000001000000000000000000000
000000010000001000000000000101100001000000001000000000
000000010000000101000000000000101000000000000000000000
000000010000000111000011100001000001000000001000000000
000000010000000000000000000000101010000000000000000000

.logic_tile 3 15
000000000000000101000010101000000000010110100000000000
000000000000000000100110110101000000101001010000000000
000000000000000000000000000101100000010110100000000000
000000000000001101000000000000100000010110100000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000100000000000011100010000000000000010110100000000000
000100000000000000100000000001000000101001010000000000
000010010000000000000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001001000000101001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001000000010110100000000000
000000010000000000000000000000100000010110100000000000

.logic_tile 4 15
000000000000000000000110110101100001000000001000000000
000000000000000000000010100000101101000000000000001000
000010100000001101100110100011000001000000001000000000
000001000000001011000011100000101010000000000000000000
000000100000000000000000000111000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000001010000111000000000111100000000000001000000000
000010100000000111000010000000001101000000000000000000
000000010000000011100010010001000001000000001000000000
000000010000000000000011100000101100000000000000000000
000000010001010000000000000001100001000000001000000000
000000011100100001000010000000001001000000000000000000
000000010000001000000000000001100001000000001000000000
000000010000000111000000000000001010000000000000000000
000001010000000001000000000001000000000000001000000000
000010011110000000100000000000101100000000000000000000

.logic_tile 5 15
000000000001000000000011100000000000000000001000000000
000000001000100001000110010000001000000000000000001000
000000000000000000000000000101011010110011001000000000
000000000000000000000000000000111001001100110000000010
000011100000000001000010010101001000110011001000000000
000000001010001111000111000000101001001100110010000000
000000000110000111100010000111001000110011001010000000
000000001111000000000100000000101010001100110000000000
000000010000000000000000000001001000110011001010000000
000001010010000000000000000000101010001100110000000000
000000010000010000000000000101101000101010101010000000
000010110001100000000000000000000000101010100000000000
000000010000000000000010000000001000111100001010000000
000001010010100000000000000000000000111100000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100110000000000000000000000000000000
000011101100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000111000000000011100001000000001000000000
000000000000000111000000000000101101000000000000001000
000000000000000111100111000111000000000000001000000000
000000000000100000100111100000001111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001000000000000000000000
000100000001000000000000010111100001000000001000000000
000100001000000000000011100000001001000000000000000000
000000010000001000000000010001000001000000001000000000
000000010000001011000011010000001111000000000000000000
000000010000100000000010000001100001000000001000000000
000000010001000000000011110000101011000000000000000000
000000010000000001000000010111100000000000001000000000
000000010000000000000011000000001100000000000000000000
000000010000000111000111010011000001000000001000000000
000000010000001111100011110000101111000000000000000000

.logic_tile 8 15
000000000001010000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000001000000100000000000000000000000000000001000000000
000010101110010000000000000000001111000000000000000000
000000000001000000000000000000001000111100001000000000
000000000000100000000000000000000000111100000000000010
000010100110010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011000100000000000000000000000000000000000000000
000010011100010000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000010111110010000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000

.logic_tile 9 15
000000000000010000000011100001000001000000001000000000
000001000000000000000100000000101100000000000000010000
111001001100100001100000000111000000000000001000000000
100000100001000111100010010000100000000000000000000000
110010000000000000000000000000001000111100001011000101
010001101000000000000000000000000000111100000000000000
000000000000100000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000110100100000000000000000000000000000000000000000
000001010010000000000011110000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110001010101000000000000000000000000000000000000
000010110000010000000010100001100000000000000111000100
000000010100010000000000000000000000000001000011100001
010001011010100000000010000111111001110100000010000010
010010110001010000000000000000111010110100000000100010

.logic_tile 10 15
000000100000100000000000000000000000000000001000000000
000001000000000000000010110000001111000000000000001000
000000001100000000000000000000000001000000001000000000
000000000000001101000000000000001100000000000000000000
000000000010000000000000000111100000000000001000000000
000001000000010000000000000000000000000000000000000000
000000000110000000000000000000000001000000001000000000
000000000000000101000000000000001111000000000000000000
000000010100000000000000000000000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000011010100101100000000000000001000000001000000000
000000010001000000000000000000001010000000000000000000
000010110100000000000110100111000000000000001000000000
000000010000100000000010000000101001000000000000000000
000000011110001000000110110001100000000000001000000000
000000010000000101000010100000001111000000000000000000

.logic_tile 11 15
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000000000000000111000000000000001000000000
000000000001010000000011100000100000000000000000000000
000000000000000000000011100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000111000000011110000011110010100001
000000000000000000000100000000010000000011110001000110
000000010000000000000000000000011110000011110010000000
000000110000000000000000000000010000000011110011100111
000010110000010000000000000000011100000011110010000010
000000010000100000000010000000010000000011110001100110
000000010000000000000010100000000000010110100010100100
000000010000000000000100001101000000101001010010100011
000000110000000000000010100000011010000011110010100000
000000010000001101000110000000010000000011110011100111

.logic_tile 12 15
000010100100000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
111000000001010000000000000000000000010110100000000000
100000000000000000000000001011000000101001010000000000
110000000001010000000111100000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000001010000000000000011100000010110100000000000
000000000010000000000000000000000000010110100000000000
000000010000000000000110111000000000010110100000000000
000000010000000000000010100111000000101001010000000000
000000110000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000010000000000000010110100000000000
000000010100000000000000001011000000101001010000000000
000000010000010101100000000101000000000000000100000000
000000010000000000000000000000100000000001000010000000

.logic_tile 13 15
000010100000000000000011100000000001000000001000000000
000001000000000000000100000000001110000000000000001000
000000000000000111000000000011100000000000001000000000
000001000000000000000000000000001001000000000000000000
000011000001000000000011100111001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000010110000001011100000010011001000001100111000000000
000000011101001011000011110000001011110011000000000000
000000010000001000000000000101001000001100111000000000
000000010010001001000000000000101110110011000000000000
000000010000011000000000010001101000001100111000000000
000000011110100011000011010000000000110011000000000000
000000010001000001100000000011001000001100111000000000
000000010000000000100000000000000000110011000000000000

.logic_tile 14 15
000000001010000000000110100011101011000000000010100000
000010101100001111000011110111011110000000100000100001
111000000000001111100000011101011100000000000000000000
100000001000000101100010000101111110100000000010000000
010010000000110111000011111011101001100010000000000000
010001000000110000100011100111011000000100010000000000
000000000000000111000110110111100000000000000100000000
000000000010001001100010100000100000000001000000000000
000000010001010000000110000111101101111011110000000000
000000010000100000000000000101111010010111100000000000
000000010001000001000000000111011000101000000000000000
000000010000000000000010010000110000101000000000000000
000000011000001001000110000101111001100010000000000000
000000010000000001000100000001101011001000100000000000
000000010000000001000110111111011110001000000010000000
000000010000000000000011100011001011000000000000000010

.logic_tile 15 15
000000000000001101000000000001111001110011110000000010
000000000000000101100000000001011010100001010000000000
111000000000001001100110100111011001101100100000000000
100000000000000111000011110001001110101100010000000000
010000000000000000000110000101100000000000000100100000
110000000000000101000000000000100000000001000000000000
000000000000000001000000001111011101000000000000000000
000000000000000111000010101001101010000000100000000000
000000010000000001100010000000000001001111000010000000
000000010000000000000110100000001111001111000000100010
000000010000001000000000010011111100101000010000000000
000000010000000011000010000011101010010101110000000000
000000010000000101100010011101001100101010000000000000
000000010000000000000111011001011101101011010000000000
000000010000001000000110000000000001000110000000000000
000000010000000011000000001111001000001001000011000000

.logic_tile 16 15
000000000000000000000000000011001111010000000001000000
000000001100000000000000001111001111000000000000000000
111000000000001000000000000001100000000000000100000000
100000000000000101000000000000000000000001000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000001011100000000000000000000000000000000000
000001010000001011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000111000011001110001000000000000000
000000010000001111000100000011001111000000000001000000
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000010000000011000000000000000000000000000000
110001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000011000000000000000000110000000
000000010000000000000011101111000000000010000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101111000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000111100000000111100001000000001000000000
000000000000000000000000000000101101000000000000010000
000000000001010111000000010000001000111100001000100000
000000000000100000100010110000000000111100000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000110000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000001100000000001000000001001101110100010000000000000
000001001000000000000000000111011111001000100000000000
000001000000000111000000011101100000101001010000000000
000000101110000000000010000101100000000000000000000000
000000000001010000000010010000001100000011110000000000
000000000000000000000010100000000000000011110000000000
000110100000000101100010000111111001000000000000000000
000101000000000000000010010001111100001100110000000000

.logic_tile 3 16
000000000000000000000000010001100000000000001000000000
000000000000000000000011100000100000000000000000001000
000000000001010111000111000000011010001100111000000000
000000000000100000100100000000011011110011000000000000
000000000000110000000000000111001000001100111000000000
000001000000000000000011100000100000110011000000000000
000110000000000111000111000111001001001100111000000000
000101000000000000000100000000001000110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000001010011100000000001001000001100111000000000
000000001110100000100000000000101110110011000000000000
000000000010000001000000000011101000001100111000000000
000000000000001001000010000000000000110011000000000000
000001000000000000000000000001001000111100001000000000
000010001110000000000000000000100000111100000000000000

.logic_tile 4 16
000000000000000000000000000101100001000000001000000000
000000001000000000000000000000101111000000000000010000
000000000000000101000110100000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000011000001010000000000000000000001000000001000000000
000011000000100000000010110000001001000000000000000000
000000000001000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000001000000100000000000000000100000000000000000000000
000010000001010000000010000000000001000000001000000000
000001001100000000000000000000001001000000000000000000

.logic_tile 5 16
000000000000010111100000010000000000000000001000000000
000000001000000001000011110000001000000000000000001000
000010100000100000000000000101100000000000001000000000
000001000000010000000000000000100000000000000000000000
000000000000001000000000000111000000000000001000000000
000001000000001111000000000000101110000000000000000000
000010100001010000000111100011000001000000001000000000
000001000000100000000100000000101100000000000000000000
000000000001000000000000010101000000000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000000111000000000001000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000111000000010111000001000000001000000000
000000000000000000000011100000101111000000000000000000
000000000000000000000010000000000000000000001000000000
000000100000000000000000000000001000000000000000000000

.ramt_tile 6 16
000000100001000000000000000000000000000000
000000001000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000010000000010000000000000000000000000000
000011101101110000000000000000000000000000
000010000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000011100001110000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000010000
000000001000000000000000000111100000000000001000000000
000000001101000000000000000000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000001000000000000000000000001110000000000000000000
000001001010000000000000000111000000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000001000000000
000000000000000111000000000000001110000000000000000000
000011100001110000000000000111000000000000001000000000
000011000000110000000000000000000000000000000000000000
000000000001000111000000000000000000000000001000000000
000000000110000000000000000000001110000000000000000000
000110100001010000000111000111000000000000001000000000
000101000000100000000100000000000000000000000000000000

.logic_tile 8 16
000000000001000000000000010000000000000000001000000000
000000000000001001000011110000001000000000000000001000
000000001000000000000000000011000000000000001000000000
000000101100000000000000000000100000000000000000000000
000000000010000000000000010011100000000000001000000000
000000000010000000000011110000101001000000000000000000
000010000001010000000000000111100000000000001000000000
000001100001100000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001111000000000000000000
000010001000000000000010100011100000000000001000000000
000001101110000101000010100000101011000000000000000000
000000000000000001000010100000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000010001000000101000000000111000000000000001000000000
000001100001000000000000000000001011000000000000000000

.logic_tile 9 16
000000001100000000000110000000000001000000001000000000
000000000000010000000000000000001001000000000000001000
111000000111010001100110000111100000000000001000000000
100000000000100000000010100000100000000000000000000000
010000000000000000000111000111001000001100111111100000
110000000000000000000000000000100000110011000011100010
000010100000000000000000010000001000001100111111100000
000001100000000000000010000000001001110011000011100010
000000001110000000000000000111101000001100111110000100
000000000000000000000000000000000000110011000001100100
000000000000010000000000000000001001001100111110000011
000010000000000000000000000000001000110011000011100101
000000100000000000000000010101101000001100111110000111
000001000000000000000010000000100000110011000011100010
110000000000001101000110100000001001001100111110000001
110000101101000001100000000000001001110011000011100111

.logic_tile 10 16
000000000000000000000110010001000000000000001000000000
000000000000000000000011000000100000000000000000010000
111000000000000000000110100000001000001100000000000000
100000000000000000000000000000001011001100000000000001
010000000000000000000000010000011000000011110010100001
010000000000000000000010010000010000000011110011000011
000100101010000111000000000000000000010110100010100001
000001000110000000000000000011000000101001010011100001
000000000000000101000000000000001110000011110010000010
000000000000000000100000000000000000000011110011000111
000000000000000000000000010000000000000000000000000000
000000000100000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000110000111111100001100110111100010
110000000000000000000000000000110000110011000010100001

.logic_tile 11 16
000000000010011111000000010000000000000000001000000000
000010100001101011100010100000001011000000000000001000
000000000000001101000010100001000001000000001000000000
000000001010000101000000000000001000000000000000000000
000000000000100111000010100101100000000000001000000000
000000000110010000000000000000001000000000000000000000
000000000001000000000000000001000001000000001000000000
000000001010000101000010100000001011000000000000000000
000010101110010000000000000001100000000000001000000000
000001001101010000000000000000101000000000000000000000
000000100000000000000000000101000000000000001000000000
000001000010010000000000000000000000000000000000000000
000000000101000000000000000000000000000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000010000000000000001100000000000001000000000
000000000000100000000000000000001000000000000000000000

.logic_tile 12 16
000000000000001101000011100000000001000000001000000000
000010100000001111000100000000001100000000000000001000
000000000001000000000111000011100001000000001000000000
000000001000000101000000000000101010000000000000000000
000010100000000000000010100011000000000000001000000000
000001100000000000000000000000001111000000000000000000
000000000001001111100010000101100000000000001000000000
000001000010010111100010100000101101000000000000000000
000010100000000111100111100101100001000000001000000000
000001001110000000100100000000101010000000000000000000
000000000011011000000000010001000000000000001000000000
000001000000000111000011100000001000000000000000000000
000000000000010000000010000001100000000000001000000000
000000000000100000000000000000101011000000000000000000
000000000100000000000000000001100000000000001000000000
000001000100100000000000000000001001000000000000000000

.logic_tile 13 16
000010100000000001100000000011101000001100111000000000
000001000000000000000000000000101110110011000000010000
000000000000000111100010100000001001001100111000000000
000000000000100000000010100000001000110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001110111100000000000100
000000100000000000000000000011001000000100000000000000
000000000010000000000000000000001000000100000000000000
000000000001011000000000000000000000001111000000000000
000000000000100001000000000000001100001111000000000000
000000000000000000000011100001100000010110100000000000
000000001000010000000000000000100000010110100000000000
000010000000010111000000000001000000010110100000000000
000001000000100000100000000000000000010110100000000000
000010100001010000000000001000000000010110100000000000
000000001000000000000000001001000000101001010000000000

.logic_tile 14 16
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000000000111101110100000000000000000
000000001000000000000000001101011001000000100000000000
000000100000011000000000000000000000000000000000000000
000001000000111011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000001100000011101001101010111100000000000
000001000000000000100011011111101000001011100001000000

.logic_tile 15 16
000010000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000011010000100000100000000
100000000000000000000011110000010000000000000000000000
110000000000000000000000001001011110000000010000000000
010000001110000000000000001001011100000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001011000000000010000000000000000000000000000
000011000000101001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001111101101000000000000000000
000000000000000000000000000101001011001000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000001111000111100001000000000000001000000000
000000000010001111000100000000001011000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000111100111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000001000011110000101101000000000000000000
000000000000000101100010100111100001000000001000000000
000000000000000111000011100000001100000000000000000000
000010000000010000000000000111100000000000001000000000
000001000000100101000010100000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010100000101101000000000000000000
000000000000010101000010100111100001000000001000000000
000000001110100111000000000000101010000000000000000000

.logic_tile 3 17
000000000001001001000010100001001001000100000000000000
000000000000000111100000000000001001000100000000010000
000010100000010000000000000000001111110011000000000000
000001001110100101000010100000011111110011000000000000
000000000000001101000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000010100000000000000000011111111101011111110000000000
000001001100000000000010001011001011111111110000000000
000000000001000000000000000111011101100010000000000000
000001000010000000000000000101101101000100010000000000
000000000000001111000110010000000000000000000000000000
000000001110000001000011010000000000000000000000000000
000000000000000000000010000111101001100010000000000000
000000000010001001000010000001011000001000100000000000
000010100001010001100011100111100000001001000000000000
000001000000101111100110000101101110010000100000000000

.logic_tile 4 17
000000000000000000000000000000000001000000001000000000
000000001000000000000011100000001111000000000000010000
000010000001010000000000000111100000000000001000000000
000001001110000000000000000000100000000000000000000000
000000000000000000000110100000000001000000001000000000
000000001000000000000000000000001111000000000000000000
000000000000000000000000000101001000101000000010000001
000000001100000000000000000000100000101000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000001100000001000000000010110100000000000
000001000000000000100000001111000000101001010000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000110010001000001100110010000000000
000000001100000001000110010000101110100110010000000000

.logic_tile 5 17
000000000000001111100000000011000000000000001000000000
000000000000000111000000000000101110000000000000010000
000000000000001000000110000011000000000000001000000000
000000000000000001000011110000000000000000000000000000
000000000000000001000010010000001001001100000010000000
000000000000000000000111100000001000001100000010000000
000010101010001000000111010000000000000000000000000000
000001000001010111000110000000000000000000000000000000
000000000000000000000111001101111001100000000000000000
000000000000000111000100001101111001000000000000000000
000000001000010000000000000000000000000000000000000000
000000100000100000000010010000000000000000000000000000
000100000000000001000000000001001111000000000000000000
000000001000001001100000000001001101100000000000000000
000000000000100000000000001101001010000000000000000000
000000000000010000000000000101101011000010000010000000

.ramb_tile 6 17
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000010000000000000000000000000000
000011100001110000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 17
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000010001010010000000000000011100000000000001000000000
000001001111100000000000000000000000000000000000000000
000000000000000000000000001111101000000000000000000000
000000001000000000000000000101000000101000000000000001
000001001010000111000000000000000000000000000000000000
000010001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000010000110011000000000010000000000000000000000000000
000011100001100011000011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000001000000000000000000000011101110101000000000000000
000010000000100001000000000000110000101000000000000011

.logic_tile 8 17
000000000000000000000110010111100000000000001000000000
000000000000000000000110010000100000000000000000010000
000001001010001000000110010000001000111100001010000000
000010001110001001000110010000000000111100000000000100
000000000000000000000011111001001100000000000000000000
000000000000000000000110000001100000101000000000000000
000100000110011001100000000001000000000110000000000000
000100001100101001100000000000101001000110000000100000
000000000000000101100000000011011100010100000000000000
000000000000000000000000000000010000010100000010000101
000000001010000000000110001001001010100000000010000000
000000000000000000000000001011111011000000000000000001
000000100000001000000110000111111010000000010000000010
000000000000000101000000001111001011000000000000100000
000000001001011000000000011101111000000010000000000000
000001001110100001000011001001011110000000000000000000

.logic_tile 9 17
000000000000001000000000000000001000001100111110100000
000000000000000001000000000000001000110011000011110100
111000100001000101000010100111001000001100110110100001
100001000000101101100100000000000000110011000011100101
110001000000000000000010100000001010000011110010100000
010000000000000000000110110000010000000011110010000001
000100000000000101100000000000000001001111000010100011
000000001000000000000010110000001000001111000011000001
000000000000000000000000000000011000000011110010000100
000000000000000000000011000000010000000011110010100110
000000101110000000000000000000011000000011110010000100
000011000000010000000000000000000000000011110011100001
000000000000000001100000000101100000010110100010000110
000000000000000000000000000000100000010110100011100001
010001001010000000000000000101000000010110100010000101
110000000000000000000000000000100000010110100000100010

.logic_tile 10 17
000001000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000011001000000010000000001000000001000000000
100010000000001111100011010000001011000000000000000000
110000000010000000000000000101100000000000001000000000
010000000001010000000000000000000000000000000000000000
000000100010001000000000010111100001000000001000000000
000001000000000101000010100000001100000000000000000000
000000000101010000000000000001100001000000001000000000
000001000000100000000011110000001110000000000000000000
000010100000000011100110010001101000111101010010000001
000000000000010000000110010000000000111101010000100000
000001000000000000000000001000011110001100110111000110
000000000001010000000000001111010000110011000011100110
010000000010001001000011111001111101001000000000000100
010000000000001001100010001011111110000000000000000010

.logic_tile 11 17
000001000000100000000000000000000000000000001000000000
000000100001000000000000000000001111000000000000010000
000000000000001000000110110000001000111100001000000010
000001001010100111000010000000000000111100000000000000
000000001100000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000100000000000000000010111100000010110100000000000
000000001000010000000011100011100000000000000001000100
000001000000000011100000001011111000101000000000000000
000000100001010000100000001001110000000000000000000010
000000000000000000000011100000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000001001010000001000110001011011110000000000000000100
000010000000000000100100001111001110000001000000000000
000000000001000000000110000001100000010110100000000000
000000000100101001000100000000000000010110100000000000

.logic_tile 12 17
000001000000000000000000000011100001000000001000000000
000010000000000000000000000000001010000000000000010000
000000100000000000000000010101100001000000001000000000
000000000110000000000010010000101101000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000001001100110000001100000000000001000000000
000000001000101001100100000000100000000000000000000000
000000001010000000000000000101000000000000001000000000
000000001110010000000000000000100000000000000000000000
000000100000000111100111100000000000000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000010000000000000000000000000000000001000000000
000001000010100000000000000000001011000000000000000000

.logic_tile 13 17
000010100110010111000011100000000000000000001000000000
000001001001010000000000000000001010000000000000001000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001000000000000000000000
000000001000000111100000000001001000001100111000000000
000000000000000000000000000000101111110011000001000000
000000100000000111000011100101101000001100111000000000
000000001000000000000000000000001101110011000001000000
000001000000010000000111000011001001001100111000000000
000010000000100000000000000000101011110011000000000000
000010000000000000000010000111001001001100111000000000
000000001010000000000000000000101110110011000000000000
000000000000100000000111000011101000001100111000000000
000010101110010000000000000000100000110011000000000000
000001000001000000000000010111001001001100111000000000
000000100000000001000011000000101111110011000000000000

.logic_tile 14 17
000000000000000000000111100101000000000000001000000000
000000001110000000000111100000000000000000000000001000
000000000000000000000011100111000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000001000000000000000000000000000001000000000
000000000001010111000000000000001001000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000110000000000000000000000000000000001000000000
000000000001010000000000000000001111000000000000000000
000001000000000000000010000111100000000000001000000000
000010100000000000000100000000000000000000000000000000
000000000000000001000010000011100001000000001000000000
000000000000000001100000000000101010000000000000000000
000000000000000001000000000000000001000000001000000000
000000000010100000000000000000001001000000000000000000

.logic_tile 15 17
000001000000000000000000000000000001000000001000000000
000010000000001111000000000000001110000000000000001000
000000000001000000000000000000000001000000001000000000
000000000010000000000010010000001110000000000000000000
000000100000000000000000000000000000000000001000000000
000000000100000000000000000000001000000000000000000000
000000100001000000000000000111100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000111000111100111000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000001000000111000011100001000000001000000000
000001000010001111000100000000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000001000000000000011110000101111000000000000000000
000000100000000001000111000001100001000000001000000000
000000000000001111000100000000101101000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000100000000000000000010000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000001011100000000000000000000000001000000000
000000000000001111100010010000001110000000000000000000
000000000000000000000010000001100001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000111000101100001000000001000000000
000000000000000000000110010000101011000000000000000000
000000000000000111100111010011000000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100001000000000000001000000000
000000000000001111000100000000101101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 2 18
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001010000000000000010000
000010000000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111100000000000000000000000001000000000
000000001110000000100000000000001111000000000000000000
000000000001000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000000000111000000000000001000000000
000001000010000101000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001111000000000000000000

.logic_tile 3 18
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111100000000001000000001000000000
000010100000000000000000000000001011000000000000000000
000000000000000000000111110000001000110011001000000000
000000000000000000000111110000001111110011000000000000
000011100000000000000000010111101001110011001000000000
000001001100000000000011110000001001001100110000000000
000000000000000000000000000011101001110011001000000000
000000000000000000000000000000101110001100110000000000
000000000000000011100111000101001001110011001000000000
000000000000000000000100000000101100001100110000000000
000000000000000001000010000000001000110011001000000000
000000000000010000100100000000001110110011000000000000
000000001000000011100000000111101001110011001000000000
000000100000000111000000000000001110001100110000000000

.logic_tile 4 18
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000100000000000000000001000
000000000000000000000011100101000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000010000011000001000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000000001000010100111100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000011100110110111000000000000001000000000
000000001000000000100010100000001001000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000100000000000101011000000000000000000
000000000000000000000111010111000000000000001000000000
000000000000000001000011100000101101000000000000000000
000001000000000011100000010111000000000000001000000000
000010000000000000000011000000101101000000000000000000

.logic_tile 5 18
000000000000000000000000010000000000000000001000000000
000000000000100000000011110000001001000000000000001000
000000000001011000000111000011000000000000001000000000
000000001100101011000111100000100000000000000000000000
000000000000000111100000000011001001110011001000000000
000000000000000000100000000000101011001100110000000000
000010000001010000000010010101001000101010101000000000
000000000000100000000011100000000000101010100000000000
000000000000000000000111100101101001110011001000000000
000000000000100000000010000000101001001100110000000000
000010100001000000000000000001101000110011001000000000
000000000001110000000000000000001101001100110000000000
000000100000000000000000000001101001110011001000000000
000000000000000000000000000000101001001100110000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001011010000000000000000000000000000
000011100001100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000011010000000000000000000000000000
000010001100100000000000000000000000000000
000000000000000000000000000000000000000000
000001000010100000000000000000000000000000
000010001001010000000000000000000000000000
000011100110110000000000000000000000000000

.logic_tile 7 18
000000000000000111100000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000010000000010000000000000000000000000000001000000000
000001000000100000000000000000001010000000000000000000
000000000000001011100000000000000001000000001000000000
000000000000000111000000000000001100000000000000000000
000100001010000011100000000011000000000000001000000000
000100000000000000000000000000101110000000000000000000
000000000001000011100000010001000000000000001000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000001000000000000101111000000000000000000
000000000100000000000000010111000001000000001000000000
000000000000000001000011000000101010000000000000000000
000000000010000000000000000000000000000000001000000000
000000100000000000000010000000001100000000000000000000

.logic_tile 8 18
000000000000001111100010000000000000000000001000000000
000000000000001011000000000000001000000000000000001000
000000000000101000000111100101100000000000001000000000
000000001100011111000111100000000000000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000000011000011100000101011000000000000000000
000000000110000111100111100000000000000000001000000000
000000100000000000100100000000001000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000001010000000000000000001100000000000001000000000
000010101110000000000000000000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010100000010000000000000000000000000000001000000000
000001000000100000000000000000001001000000000000000000

.logic_tile 9 18
000000000000100000000110000000000000000000001000000000
000000000001000000000000000000001011000000000000001000
111010000100100000000000010000001011001100001000000010
100010000000000000000010000000011011001100000000000000
110000000000100000000010100000001000001100111100100011
110000000001000000000100000000001101110011000011000101
000000001011000001000000010000001000001100111110000010
000000001010100000100010010000001001110011000010100100
000000000000000000000000010111101000001100111110000101
000000000000000000000010000000000000110011000011100111
000010000000010001100000000000001001001100111110000100
000000001010110000000000000000001100110011000011100010
000000000000000000000010000000001001001100111111000100
000000000000000000000100000000001001110011000011100011
010010000000111000000110000111101000001100111110000100
110000001100010001000000000000100000110011000011100011

.logic_tile 10 18
000001001010100000000010000011100000000000001000000000
000010100000010000000100000000100000000000000000001000
000001000000100000000000000111100000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001111000000000000000000
000000000000000000000000000011100000000000001000000000
000010000000000000000000000000101001000000000000000000
000000001100000000000000000001000001000000001000000000
000000000000001001000000000000101100000000000000000000
000000000000101000000110010011000000000000001000000000
000000000000001001000110010000001111000000000000000000
000000000110100000000110000111000000000000001000000000
000000100001010001000110110000000000000000000000000000
000000100011000001100000000000001000111100001000000000
000001000110100000100000000000000000111100000000100000

.logic_tile 11 18
000000000000001000000010000000000000000000001000000000
000010100001011111000010010000001111000000000000001000
000000000000000000000010110101100000000000001000000000
000000000110000000000011110000101110000000000000000000
000000000000100000000000000101100000000000001000000000
000000000000010000000010100000101001000000000000000000
000010000000000000000011100011100000000000001000000000
000000000000000000000010000000101101000000000000000000
000001000000000000000010000011100000000000001000000000
000010100000000000000111110000001000000000000000000000
000000000001010011100000010011000001000000001000000000
000000001100010000000010010000101001000000000000000000
000000000000001000000010000101000001000000001000000000
000000000000001011000000000000101001000000000000000000
000001000000010000000110100111100000000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 12 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011100000000000001000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000010011100000000000001000000000
000001000110001001000010010000000000000000000000000000
000000000000001000000000000000001000111100001000000000
000000000000000101000000000000000000111100000000000100
000000000001010000000000000011000000010110100000000000
000000000100000001000000000000000000010110100000000000
000000000000000000000000000000011010000011110000000000
000010100001010000000000000000010000000011110000000000
000000000100000000000000000000000001001111000000000000
000010000100000000000000000000001010001111000000000000

.logic_tile 13 18
000000000000000000000000000001101001001100111000000000
000000001010000000000010100000001001110011000000010000
000000000000000111000000010001101000111100001000000001
000000000010000101000011010000100000111100000000000001
000010101000000000000010101111001000010100000000000000
000000001101000111000000001101000000000000000000000000
000000100000000000000010100001101000100010000000000000
000000001000001111000000001011011111000100010000000000
000010000000010000000111000000000001001111000000000000
000001000000100000000000000000001110001111000001000000
000000000000000000000000001011100000001100110000000000
000000000000000000000011110101100000110011000000000000
000000000000001000000000010000000001001111000000000000
000000001100000001000011110000001011001111000000000010
000000000001000001100000011101011110110011000000000000
000000000000000000000011111111101010000000000000000000

.logic_tile 14 18
000000000000011000000110100000001000111100001000000010
000000000000100111000000000000000000111100000000010000
000000000000000000000000000001000001011001100000000000
000000000100000000000000000000001111011001100000000000
000000000000001001100000010000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000100000010000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101001000000000000000000000
000000001111010000000011000101111101001000000000100000
000000000000000001100000000000000001001111000000000000
000000000000000000100000000000001100001111000001000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010101100001100000010000000000
000000000000100000000010010101101100001001000000100000

.logic_tile 15 18
000000100000000000000000000011100000000000001000000000
000001000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000100
000010100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101111000000000000010000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000001011101001000011010000000000
000000000000000000000000000001101101000011110010000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 19
000000100000000000000000000101101000110011001000000000
000000000000000111000000000000001000001100110000010000
000000000000000000000000000101101000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000001000000001000000011100000000000000000000000000000
000010000000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000010000
000010000000001001100000010011000001000000001000000000
000001000000001001100010010000101000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000010000000110000101100000000000001000000000
000001001110100000000110000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000010100000010000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000001010000000000000000000100000000000000000000000

.logic_tile 5 19
000000000000000111100111000000000001000000001000000000
000000000010100000100000000000001001000000000000001000
000000000001010000000000000101100000000000001000000000
000000000000101001000010010000101001000000000000000000
000010000000001000000111010101000000000000001000000000
000000000000101111000011110000101011000000000000000000
000000000000000000000111110000000000000000001000000000
000000000000000001000011010000001010000000000000000000
000000100000000000000000000101100000000000001000000000
000000001010000000000000000000001011000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000000000000000000001000000000000000000000
000000000001010000000000000001000001000000001000000000
000000001000000000000000000000101000000000000000000000
000010100000000000000000000101000001000000001000000000
000001000000000000000000000000101011000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000010001000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001001111000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000010000
000001000000000000000000000001100000000000001000000000
000010000000000111000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010100000000000000111000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000001100000000111010101000001000000001000000000
000000000000000000000010100000101000000000000000010000
000011100000001000000000000101100000000000001000000000
000011000000011111000010110000100000000000000000000000
000000000000000000000000000001001001000100000000000000
000000000010000000000011110000101001000100000000000000
000000000011110000000111100111000000010110100010100000
000000000000100000000000000000000000010110100011100111
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100101010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000110000000000000000000001000010110000010000000
000001000000000000000000001111011100101001000000000000

.logic_tile 9 19
000000000000001011100000000000001000001100111100000010
000000000000000001100000000000001000110011000011010111
111001000010010011100010100111001000001100110110100000
100000001011100000000010100000000000110011000011000101
110000000000100000000000000000000000010110100010100000
110000000001000000000000000001000000101001010011000011
000000100000110001000111000101100000000000000110100001
000001000110000000100110000000100000000001000011000101
000000001110000000000000000001111011000000010000000000
000000000000000000000010000000011110000000010000000010
000010100001010000000000000011000000000000000000000000
000001000001010000000000000001100000101001010000000000
000001000000000001100011101001100000101001010010000010
000000100000000000000100001001100000000000000010000001
010010000100010001100000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000

.logic_tile 10 19
000000001110000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000011000000000000000010000011100000000000001000000000
000000000000100000000100000000100000000000000000000000
000000001110100000000000000101100000000000001000000000
000000000001010001000000000000100000000000000000000000
000000000101000000000000000011000000000000001000000000
000000000100100000000010000000000000000000000000000000
000001000000100101100000000000000000000000001000000000
000000100001010001100000000000001110000000000000000000
000000100010010000000010000111000001000000001000000000
000001000000000000000010010000101101000000000000000000
000000000000000001000010000001100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000100001000001000000000111100000000000001000000000
000001001010010000000000000000001010000000000000000000

.logic_tile 11 19
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000100001100000010001100000000000001000000000
000000001010000000100010010000101010000000000000000000
000001001001011000000000000000000001000000001000000000
000000100000101111000000000000001010000000000000000000
000001100001000111100000010000000001000000001000000000
000001000110100000000011110000001000000000000000000000
000001001010000000000000000101100000000000001000000000
000010100000000000000011100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010100000000000000000001011000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001011000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000010001000000000000000000000001011000000000000000000

.logic_tile 12 19
000001001000000000000111010000000000000000001000000000
000010001100000000000111100000001101000000000000001000
000000000001000011100000000101100000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000000000000111110001000000000000001000000000
000000000000000000000111100000100000000000000000000000
000000000001000111000011100001000001000000001000000000
000000000010100000000000000000101000000000000000000000
000000000000000000000010000000000001000000001000000000
000000100000000000000011100000001010000000000000000000
000000000000000111000000000000000000000000001000000000
000000001010000000000000000000001101000000000000000000
000010000100000000000000000011100000000000001000000000
000001000100000000000000000000001001000000000000000000
000000000001000000000000000101000000000000001000000000
000001000000000000000000000000101011000000000000000000

.logic_tile 13 19
000001000000000000000000000000000001000000001000000000
000000000000001111000000000000001001000000000000001000
000000000000000000000111000000000001000000001000000000
000000000000100000000111100000001010000000000000000000
000000101000010000000000000111100000000000001000000000
000001000000101111000000000000000000000000000000000000
000000100001000000000000000011100000000000001000000000
000001001000000111000000000000001010000000000000000000
000010100001010011100111000011000000000000001000000000
000001000000100000000000000000100000000000000000000000
000000000000001000000000000111000000000000001000000000
000001001000000111000000000000100000000000000000000000
000000000000000000000111000001100000000000001000000000
000000001110000000000100000000101000000000000000000000
000000000000001000000000000001000000000000001000000000
000001001010000011000000000000001100000000000000000000

.logic_tile 14 19
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000001000000000111100000000001100001000000001000000000
000000000100001111000000000000001000000000000000000000
000000000110000111100010000011100000000000001000000000
000000000000000000100100000000101011000000000000000000
000000000000000011100000000111000000000000001000000000
000000000110000000100000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000010000111100000000000001000000000
000000001010100000000011110000001000000000000000000000
000000000000000001000111010011100000000000001000000000
000000000000000000000111010000101010000000000000000000
000000100001000001000000000011100000000000001000000000
000000000000010000000000000000100000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001000000000000000001000
000000100000000111000010000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000111000000000001100000000000001000000000
000000000000000000000010010000001111000000000000000000
000000000000000000000111000101000001000000001000000000
000001001000000000000100000000001001000000000000000000
000000000000000000000111110101000001000000001000000000
000000000000000000000111000000101011000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001111000000000000001101000000000000000000

.logic_tile 16 19
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000101100000010001100001000000001000000000
000000000000000000100011100000101110000000000000000000
000000000100000000000000000001100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000011100011100001000000001000000000
000000000000000111000100000000101101000000000000000000
000000000000000000000011010000000000000000001000000000
000000000000001111000011100000001101000000000000000000
000000000000000000000010000111100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001001000000000011100000000000001000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 2 20
000000000000000111100011100001000001000000001000000000
000001000000000000100000000000001000000000000000001000
000000000000000000000000010001100001000000001000000000
000000000000001001000010110000101100000000000000000000
000010000000000000000010000111000000000000001000000000
000000000000000000000110000000101111000000000000000000
000001000001000000000010010101000001000000001000000000
000000100000100000000011010000101011000000000000000000
000000100000100000000111000011100000000000001000000000
000001000001000000000110000000101101000000000000000000
000000000000000101000111000111000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000001010011100011100011000001000000001000000000
000000000000000000100010000000101011000000000000000000
000001000000000011100000000111100000000000001000000000
000010100000000000100000000000001011000000000000000000

.logic_tile 3 20
000000000000101000000000000000000001000000001000000000
000000000000001111000011110000001111000000000000001000
000000000000000000000111010001000001000000001000000000
000000000000000111000111010000101011000000000000000000
000000000001000000000000000101000001000000001000000000
000000000000100000000011110000101001000000000000000000
000000000110001000000000010000000001000000001000000000
000010100000001011000011100000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000010000000010000001000001000000001000000000
000001000000100000000000000000101100000000000000000000

.logic_tile 4 20
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000010000000001011000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000010000000000000101100000000000001000000000
000000000000000000000000000000001101000000000000010000
000010000000000000000011100101100000000000001000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000001001101000101011110000000000
000000000000000000000000000111100000111111110010000000
000000100000000011100000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000110000000000000000000000000000
000010000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 7 20
000000000000010000000011100000000001000000001000000000
000000000001100000000011110000001010000000000000001000
000000000100000011100111100001000000000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000111000110000000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000111100111000000000001000000001000000000
000000000110000000000100000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000001010000000000000000001000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000001100000000000000000000101000000000000001000000000
000001000000011001000000000000100000000000000000000000

.logic_tile 8 20
000000000000000000000000000011100000000000000000000010
000000000000000000000000001101000000111111110010000000
000000000001011001000111010000000000000000000000000000
000000000100001011100011000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000100000010011100110001001101100000100000000000000
000001001100000000000000000001101100000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000001001111010001000000000000000
000000000110000000000000001111111100000000000001000000
000000001100100000000010000011011001000000000000000000
000000000001000000000000001111111011100000000000000000
000010000001010000000000000101111001000000000000000000
000000000000000000000010100101001100000000100000000000

.logic_tile 9 20
000000000000000011100111000101000000000000001000000000
000000000000000000100110100000000000000000000000001000
000000000000000011100111000000000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000001100000000000000000001100000000000001000000000
000000000000000001000010000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000000001000000000000000000000001011000000000000000000
000000001100000000000110000001000000000000001000000000
000000000000000000000111110000001101000000000000000000
000010100001010000000000000011000001000000001000000000
000000000100000000000000000000101000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 10 20
000000000000000011100111000011100000000000001000000000
000000000000001001100100000000101100000000000000010000
111001100000101000000000000011100000000000001000000000
100001000100001011000000000000000000000000000000000000
000000000001010000000111001001001000010100000100000000
000000000000000000000000000001101101001000000000000001
000000000001000001100111000101101011001100000000000000
000000000100110000000000001011011110101100000000000100
000001000000001001000010010001000001100110010000000000
000010100000001101000011100000001011100110010010000000
000010000001010001100111110011101110000100000000000000
000000000000000001100010110000111110000100000000000000
000000000000000000000111000011011101001001010010000000
000000000000001111000100000001001111010110100000000000
000000000001001000000110100000000000000000000000000000
000000000000100101000000000000000000000000000000000000

.logic_tile 11 20
000000000000010000000000000101100000000000001000000000
000000000001100000000000000000100000000000000000010000
000000000000000000000111010000000001000000001000000000
000000000100000000000010100000001011000000000000000000
000000000000100000000111000101100000000000001000000000
000000000001000001000000000000100000000000000000000000
000000000000000011100000010000000001000000001000000000
000000000100000000000011110000001011000000000000000000
000000000101010001000010001101001000000000000000000000
000000000000100000000000001001000000101000000000000000
000000000001000001000000000111100001000110000010000000
000100000000100000000000000000101100000110000000100101
000000001010000000000000000011001101000000000000000000
000000000000000000000000001101011110010000000000000000
000000000001010001100010001101111111000100000000000000
000000000000010000000000001001011100000000000000000100

.logic_tile 12 20
000000000000101011100111000000000001000000001000000000
000000000000011111000000000000001010000000000000010000
000000000000010000000000010000000001000000001000000000
000000000110000000000010100000001010000000000000000000
000000000000000000000000001111101001010100000000000010
000000000000000000000000000111001001000100000000000000
000000000001000011100000000000000000000000000000000000
000000001010100001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001001100000000000000000000
000000000110000000000000001001011000000000100000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001011001100000000111000000000000000000000011
000001000000001101000000000011100000010110100010100110

.logic_tile 13 20
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000100000000000000111100000000001000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 20
000010100001010000000000010001101001010100000010000000
000001000000100000000010001011101100001000000000010000
111000000001010000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000100000000000000000001101001110000000010000000000
010001000000000000000010111011111110000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000011000000000010000000001000000100100000000
000000000000000011000011100000001111000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 15 20
000000000000010000000000000000001000111100001000000001
000000001110100000000010110000000000111100000000010000
111000000000001000000000000000000000000000000000000000
100000000000000001000010110000000000000000000000000000
010010000000000101000010000000000000000000000000000000
110001001110000000100000000000000000000000000000000000
000010100000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111000010001000000000000000000100000000
000000000000100000000100001001000000000010000000000000
000000000001000011100000000101111001101111000000000000
000000000000000000000000001011001100111111010000000000
000000000110000000000000000111001100001000000000000000
000000000000000000000010110101101001000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010010100000000000000010000111011110000000000000000000
110001000000000000000000001011001110100000000000000000
000000000000000000000110000011111010111011110000000000
000000000000000000000000001111011101101011010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000001101000000010111111000000000000000000000
000000000000000111100010101011011110100000000001000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001101000000000000000000

.logic_tile 17 20
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000000001000000000000000000100000000
010001000000000000000000000101000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000111000000010110100010000001
000000000000000000000010010000100000010110100000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000010001111000110010011100000000000001000000000
000000000000001111100011010000101001000000000000010000
000000000001011111100110010111001001000000000000000000
000000000000100111100010001101001011001000000000000000
000000100000000111000111001011111001011111110000000000
000001000000000001000110011001011000111011110000000000
000000000000000000000011101011101011001000100000000000
000000000000000001000011110001001111100010000000000000
000001000000000101000111001101101100110011000000000000
000000000000000111100100001011011111000000000000000000
000000000000000101000010100001011110100010000000000000
000000000000001101100110110101011100000100010000000000
000000000000000111100010101111101001100000000000000000
000000000000000000000110110111011011000000000000000000
000000000000001001100010100101001100100010000000000000
000000000000000001000111101111101000000100010000000000

.logic_tile 3 21
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001110000000000000010000
111000000000001000000000001011101000000000100010000000
100000001100100001000000000111001111000001010000000000
010000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001010000000000000000011000000011110000000000
000000000110000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000100000101
000000000000000000000000001101000000000010000000100000
000000100000000000000000000000000000000000000000000000
000001001100001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110010000000010001000000000000000000100000010000000000
000000000000000011000000000001001011010000100000000000

.logic_tile 4 21
000000000000001000000010010000000001000000001000000000
000000000000000011000011010000001101000000000000001000
000000000001011000000000010001000000000000001000000000
000000000100000011000011110000100000000000000000000000
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000111100111100001100000000000001000000000
000000000100000000000000000000101001000000000000000000
000000000000100000000000000001000001000000001000000000
000000000001010000000000000000101011000000000000000000
000000000000000000000000000101000000000000001000000000
000000001110000000000010000000001001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101000000000000000000000
000011000000000000000000000101100000000000001000000000
000011100100000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001011000000000000001000
000010100010000000000000000111000001000000001000000000
000001001110000000000000000000101111000000000000000000
000000000000000111000011100111000000000000001000000000
000000000000000000100100000000101111000000000000000000
000010000000110000000000000111000001000000001000000000
000001001100110000000000000000101110000000000000000000
000000000000000000000111000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000101000000000000001000000000
000000001110010000000000000000001101000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000001000010000000001001000000000000000000
000010000000000000000000000000001000111100001000000100
000001001100000001000010000000000000111100000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000011100000000001101000111100001000000000
000000000000000000000000000000100000111100000000110000
000011100010100000000011110001101000010100000000000000
000000000000000000000011100001101100001000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000100001000000000000111100000000000001000000000
000000000010000011000000000000101111000000000000000000
000000000000000001000010000101000001000000001000000000
000000000000000001000010000000001101000000000000000000
000000000000000001000010000001100000000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000000100000000000001010000000000000000000
000010100001000001000000000101000000000000001000000000
000000001010100000000010000000101110000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000001000011000000001010000000000000000000
000010100000010000000111000101100001000000001000000000
000010000000000001000100000000101011000000000000000000

.logic_tile 9 21
000000001110000000000000000000001000111100001000000101
000000000000000000000000000000001100111100000000010000
000000000011101000000000000111001001000100000000000001
000000000100101001000000001111001010101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000011100011111011100000010000000000000000000000000000
000000000110000011100011000000000000000000000000000000
000000000000001101100000001111001011000000000000000100
000000000000000011100000000001001010001000010000000000
000000100101000000000000000000000000000000000000000000
000011000100100000000000000000000000000000000000000000
000001000000101101000110100011011011000000000000000000
000000100001011001000110001111011010010000000000100000
000011000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000100000000000010000000000000000001000000000
000000001001010000000011110000001001000000000000001000
000000000000001000000011100101000001000000001000000000
000000000000001011000000000000001100000000000000000000
000000001111000111100000000001100000000000001000000000
000000000000000001100010000000100000000000000000000000
000010000001000011100000000000000000000000001000000000
000000000110100001100000000000001011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000110000000000000000000001000000000000000000000
000000000001010001000000000000000001000000001000000000
000000001010000000000000000000001010000000000000000000
000000001110100000000000000101000001000000001000000000
000000000001000000000000000000001111000000000000000000
000000000000000000000010000101100000000000001000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000001000000010000000000000000001000000000
000000000000000000100011000000001010000000000000001000
000010000000010000000000010000000000000000001000000000
000000000000000000000011000000001100000000000000000000
000000000000001001000000000000000001000000001000000000
000000000000000011000010010000001001000000000000000000
000010000000000000000000000001000000000000001000000000
000000000010000000000010000000101000000000000000000000
000001000000000001000010000011000000000000001000000000
000000100000000000000010010000100000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000110000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000100001000000000000000000000000000000001000000000
000001001010100000000000000000001011000000000000000000

.logic_tile 12 21
000001000000000011100111100001000000000000001000000000
000010100000000001000100000000000000000000000000001000
000000100001000000000000010001000001000000001000000000
000001000100100000000011000000001010000000000000000000
000000000000000001000010000001000000000000001000000000
000000000000001001000000000000101000000000000000000000
000000000000010000000000000101000000000000001000000000
000000000000000001000000000000101010000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000010000000000000001100000000000001000000000
000000001010000000000000000000101010000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000100000010000000000000111000000000000001000000000
000001001110000000000000000000000000000000000000000000

.logic_tile 13 21
000000001100000000000111000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000001000000000111000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000110000011100111000101100000000000001000000000
000000000000000000000100000000000000000000000000000000
000010000101001111100000010011100000000000001000000000
000000001110100011000011000000100000000000000000000000
000000001010101000000000000001000000000000001000000000
000000000001010011000000000000101100000000000000000000
000000000100000000000000000101000000000000001000000000
000000000000000000000011110000101110000000000000000000
000010100000001000000000000111000001000000001000000000
000000000000000011000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000001100100000000000000000001110000000000000000000

.logic_tile 14 21
000010000000000111100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000001001110000000000111000000000000000000000000000000
000000101110100000000100000000000000000000000000000000
000000001000000000000000001011011010000000010010000000
000000000000000000000000000111011111000000000000100001
000010100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000001000000001001011100001000000000000000
000000001000100000000000001001111000000000000000000000

.logic_tile 15 21
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001110000000000000001000
111000000001010001000010100000001111001100111010000011
100000000000000000100110010000001000110011000011100111
110000000000000001100000011000001000001100110010100000
110000000000000000000010001001001100110011000000100111
000000000000010000000000000101001000000000000000000000
000000001010000000000000000111011011000100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000001000000100000000010000000000000000000000000000000
000000000000001111000110000000011000000011110000000000
000000000000000111100000000000010000000011110000000000
000010000000000000000000000000011100000100000100000000
000000001010000000000000000000010000000000000000000000

.logic_tile 16 21
000000000000000000000010110001011101110100010000000000
000000000000000000000010000101101110101000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101100111110101100000000000000100000000
110000000000000000000110100000100000000001000000000000
000000100101000000000110110000000000000000000000000000
000001000000100111000010100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001001001100000001101101001111001100000000000
000001000100101111000000000101111110110000010000000000
000000000000000000000000000101001101010000000000000000
000000000000000000000000000101101100000000000010000000
000000000000000001100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000111000000000001111100001100111000000001
000000000000000111100000000000010000110011000000000000
000000000100000000000111100000001001001100111000000000
000000000000010000000000000000001110110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000001111000000000000001010110011000000000010
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000010
000000000000000000000000010000001000001100111000000000
000000000000000000000011000000001111110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000010000000010000000001011110011000000000010
000000000000000001000000001000001000001100110000000000
000000000000001001000000000001000000110011000000000000

.logic_tile 2 22
000000000001000001000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000010100101111000001100111000000000
000000000000001001000100000000000000110011000000000000
000010000000000000000000000001101001001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000101000010100101101000001100111000000000
000000000000000000100100000000101000110011000000000000
000000000000000000000010000011001001001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000001000000000101101001001100111000000000
000000000000000000100000000000101111110011000000000000
000000000000000000000010000011101001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000001000000010111001001001100111000000000
000000001100000000100011000000101001110011000000000000

.logic_tile 3 22
000000000000000000000010110001000000000000001000000000
000000000000000000000011110000101001000000000000001000
000000000000001101100000010101000001000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000000101100110110101000001000000001000000000
000000000000000000000010100000101010000000000000000000
000000000000000111100110110101000000000000001000000000
000000000000000000100011100000101111000000000000000000
000010100000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000001000010000111000001000000001000000000
000000001100000000000100000000001000000000000000000000
000000000100010001000000000111100001000000001000000000
000000000000000000100011100000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000111000000000000101100000000000000000000

.logic_tile 4 22
000000000000000111000110000001100001000000001000000000
000000000000000000000010110000001101000000000000010000
111000000000000011100010100000000001000000001000000000
100000000000000000100110110000001110000000000000000000
110000000000000000000010110000001000111100001000000000
110000000000000000000111110000000000111100000000000000
000000000000001001000000000001101011100110000000000000
000000000000000001000000001101111101100100010000000000
000000000000000000000000000001011001100010000000000000
000000000000100000000010111001011010001000100000000000
000000000000010001000010000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000111101101101000001001010100000001
000000000000000000000000001111011101010110100000000100
000000000000000000000110000000000001001111000010000000
000000000000000001000100000000001100001111000000000000

.logic_tile 5 22
000001000000001011100011110000000000000000001000000000
000010100000001011000011000000001101000000000000001000
000000000001010000000000010001000001000000001000000000
000000000000100000000011010000001011000000000000000000
000000000000000000000010000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000001000000010001000001000000001000000000
000000000000000000100011010000101011000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000000011000010000000101100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101001000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000100000010000000000000000000000000000

.logic_tile 7 22
000000000110000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000010000101100001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000001111100000000000000001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000010100000000000000000000000001110000000000000000000
000000000011010011100010000101100001000000001000000000
000000000000000000100010000000001101000000000000000000
000000001000000000000010000000000000000000001000000000
000000001100000111000000000000001011000000000000000000
000000000000000111000000000111001000101000000000000000
000000000110000000000000000101100000000000000000000100

.logic_tile 8 22
000000000000000011100000000001100000000000001000000000
000000000000000000100000000000101110000000000000010000
000000000000000000000111000011100000000000001000000000
000000000100000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001111000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010001000000000000001011000000000000000000
000001000000000001000010000101000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 9 22
000000000000100000000111000001000000000000001000000000
000000000001000000000100000000100000000000000000001000
000000000000010111000000000011000000000000001000000000
000001001010000000000000000000001111000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000001000000000000001111000000000000000000
000000000000010011100000000000000001000000001000000000
000000000100000000100000000000001101000000000000000000
000000001110000000000110100111000000000000001000000000
000000000000001001000100000000101010000000000000000000
000010000000010000000111000101100000000000001000000000
000000001010010000000000000000001101000000000000000000
000001000000000000000000010001100001000000001000000000
000010100000000000000011100000001010000000000000000000
000010000001010000000010000101100000000000001000000000
000000001010000000000000000000001010000000000000000000

.logic_tile 10 22
000000000000100000000000010001100000000000001000000000
000000000001010000000011000000100000000000000000010000
000001100101110000000111100000001000111100001000000000
000001000100000000000000000000000000111100000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000100000000110100000000000000000000000000000
000000001001000000000100000000000000000000000000000000
000000000000000001000000001000000000010110100000000001
000000000000000000000000000011000000101001010001000000
000000001110000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000101010000000000000111001000000000000000000000
000001000000100000000000001011110000000001010010000000

.logic_tile 11 22
000010101000100000000000000111100000000000001000000000
000001000001010000000010000000100000000000000000010000
111000100000001000000010010011101000111100001010000000
100000000000000001000111100000100000111100000000000000
110000000000000000000000001000001000101000000000000000
010000000000000000000000001101000000010100000010000100
000000000000000001100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000111001011011101011100000000000100
000000000001010000000111011111101010111100000000000101
000010000000010101100000001001101000000000000000000001
000000000000000000000010001001111110000100000000000000
000000000000000000000000010000000000000000000000000000
000000001100001001000011000000000000000000000000000000
010010100000000000000011100000000000000000100100000000
010000001110000000000110000000001111000000001000000100

.logic_tile 12 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000010100001000000000000000000001000111100001000000000
000000001010000000000011100000000000111100000000000000
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000001010000001000011000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000011011111101011100000000000000
000000000000001101000011101111101011111100000000000000
000000000000000000000000001011011010000001010010000000
000000000000000000000000000111100000000000000000000000
000010000000000001000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000

.logic_tile 13 22
000000001100000000000000010000000000000000001000000000
000000000000000000000011110000001010000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000001100001111000011100000001000111100001010000000
000000000001011111000000000000000000111100000000000000
000010000000000000000000010000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000001000000001010000000101
000000000110000000000000001101010000000010100010100000
000001000000100000000000000000000000100000010000000100
000010100001000000000000001011001011010000100001000001
000010100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000011000000000000000000000000000001000000000
000000000000101111000000000000001000000000000000001000
000000000000001000000000010000000001000000001000000000
000000000100001111000011110000001011000000000000000000
000000000000000111100000000111100000000000001000000000
000000001100000000100000000000001010000000000000000000
000010000000101000000000000001100001000000001000000000
000000000000000111000010000000101110000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000011100001100001000000001000000000
000000000000100111000100000000001110000000000000000000
000001000000000000000000000011100001000000001000000000
000000100000010000000000000000101100000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001101000000000000000000

.logic_tile 15 22
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100001010000000000010001001100001000000000000000
000001000000000000000011111111101000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000001000000100100000000
000000000000000101000010010000001001000000000000000000
000000000000000000000000000000000001000110000000000001
000000000000000000000000000111001011001001000010000010

.logic_tile 16 22
000000000000100000000000000101001111110001010000000000
000000000001010000000011111011011110110010010000000000
111000000000000000000110110000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000011100000000011101011101110100000000000
010000000000000101100010110111101101011100000000000000
000000000000000001000000000000000000000000000000000000
000001000100100000100000000000000000000000000000000000
000000000000000111100000011111001100000000000000000000
000000000000000000000010000101101110000100000000100000
000010000000000000000110010001101010101100100000000000
000000000000000000000010101101101111101100010000000000
000000000000000001100000010011001111000000000010000000
000000000000000000100010010111011111000000010000000000
000000000000000001100111100000000001000000100100000000
000000000000000000000100000000001001000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000001111100000000111000001000000001000000000
000000000000000111100000000000001011000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001111000000000000001101000000000000000000
000000000000000000000010110011000000000000001000000000
000000000000000000000111100000001101000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000000011000010100000001000000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000011110000001101000000000000000000
000010100000001101000000000111100001000000001000000000
000000000000000111000000000000101101000000000000000000
000000000000000101000010100111100000000000001000000000
000000000000000101000010100000101110000000000000000000

.logic_tile 2 23
000000000000000001100000000001101001001100110000000000
000000000000000000000000000000101110110011000000010000
111000000000001000010110000101100000001100110000000000
100000000000000001000000000000001110110011000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001111011000001100110000000000
000000001010000000000000000101010000110011000000000000
000000000000000000000000000111011000101000000100000001
000000000000000000000000000001100000111110100010000011
000000000000000000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000001010001000000000000000000000010000010000100
000000000000000000100000000000000000000000000010100011

.logic_tile 3 23
000000000000001000000000000001100000000000001000000000
000000000000000101000000000000101000000000000000010000
000000000001000101100111010000001000111100001000100000
000000000000100000000011110000000000111100000000000000
000000000000001001000000001011111111100000000000000000
000000000000001111000000001011001011000000000000000000
000000000000001101100111110000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000010100000000101100110101101001101110011000000000000
000000000000000000000011100011001111000000000000000000
000000000000001001100000010001101101011000100000000000
000000100001000101000010001011111000011001000000000000
000000000100000000000000001101111010100010000000000000
000000000000000000000000000111101010000100010000000000
000000000000001101100011100101100000010110100000000000
000000000000000001000100000000000000010110100000000001

.logic_tile 4 23
000000000000000000000000000000000000000000001000000000
000000000001010000000010000000001101000000000000001000
000000000010000000000111100000001100001100111000000000
000000000000000000000100000000011110110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000100000000000010000001001001100111000000000
000010000000000000000011010000001101110011000000000000
000000000000000111000000010000001000001100111000000000
000000000000000000000011100000001001110011000000000000
000000000001010000000111000000001000001100111000000000
000001000000010000000100000000001100110011000000000000
000001000000001000000000000001101000001100111000000000
000010000000000011000011100000100000110011000000000000
000000100001010000000000000000001000001100110000000000
000001000000100000000000000000001111110011000000000100

.logic_tile 5 23
000010000000100011100000000001100001000000001000000000
000000000000000000100011110000101011000000000000010000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000000000011100101101000000010000000000001
000011000100000000000100001001101011000000000000000000
000000000000000000000010000111100000010110100000000000
000000000000000000000011100000000000010110100000000000
000001000000000000000000000000000001001111000000000000
000010000000000000000000000000001100001111000000000000
000000000110000000000000000000000000010110100000000000
000000000000001101000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 23
000000000000001111100000000001000000000000001000000000
000000000000001011100000000000000000000000000000001000
000000000000000111100000000101100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000001111000000000000101100000000000000000000
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101111000000000000000000
000001000000010000000000000011100001000000001000000000
000010000000011111000011110000101000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111000011100001000001000000001000000000
000000000000000000000011110000001111000000000000000000

.logic_tile 8 23
000000000000010111000111000101000000000000001000000000
000000000000110000000111110000000000000000000000010000
000000000001001000000000000000000000000000001000000000
000000000110100001000000000000001010000000000000000000
000010100000001000000010100101000000000000001000000000
000001000000000011000100000000000000000000000000000000
000010100000100000000000010000000000000000001000000000
000000000110000000000011010000001010000000000000000000
000000000000000000000000000001001000010000000000000000
000000000000000000000000001101001001000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010001000000000000001011011010010100000000000
000000100000001101000000000000111000010010100010000010
000000000000000101100000000111100001100000010000000000
000000001010000000000000000111001101000000000001000000

.logic_tile 9 23
000010100000000000000000010000000000000000001000000000
000001000000000000000011010000001001000000000000010000
000000000000010001100000010000001001000100000000000000
000000000110100000000011001111001011001000000010000000
000001000000000000000111010000011000010000000000000000
000000100000000000000111001101001100100000000000000000
000000000010000111000000000000011010000000110000000010
000000000110000000000010000000001101000000110000000100
000000001010000011000111001000001010000001010000000000
000000100000000001000000001001010000000010100010000000
000010100001001000000000000011101111100000000000000000
000001000000101101000000000011011110000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001101000000000000001000
000001000001000000000000000101100000000000001000000000
000000000000100000000011100000001001000000000000000000
000000000000000000000011110101000000000000001000000000
000000000000000111000011010000101110000000000000000000
000000000100111111000000010101000000000000001000000000
000000000000001111000011100000101001000000000000000000
000000000000000000000000010101000000000000001000000000
000010000000000000000011100000001110000000000000000000
000000101111110000000000000001100000000000001000000000
000001000000000000000011100000100000000000000000000000
000001000000000111100000000101100000000000001000000000
000000100000000000000000000000101101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000110000000000000000000101010000000000000000000

.logic_tile 11 23
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001000000000000000001000
000000000000001011100111000101000000000000001000000000
000000001010000011000000000000000000000000000000000000
000000000000000111000111000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000001000001010000000010000011000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001011000000000000000000
000000100000010000000000000011100001000000001000000000
000000000000000000000011110000101001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000011000001000010000000000000100
000000000000001111000010111111001000100000000000000000

.logic_tile 12 23
000001000110000000000000000111100000000000001000000000
000010100000000000000000000000000000000000000000001000
000010100000000000000000000011000000000000001000000000
000000000000000000000000000000001101000000000000000000
000010100000000000000000010111100000000000001000000000
000001000000000000000011000000101111000000000000000000
000000100000010000000000000111000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001011100111110000000000000000001000000000
000010100000000011100111000000001101000000000000000000
000000000000000001000000010000000000000000001000000000
000000000000000000000011100000001100000000000000000000
000000000000000000000111100000000001000000001000000000
000000001100000000000100000000001101000000000000000000
000010100000010000000000000111000000000000001000000000
000000000110000001000010000000101011000000000000000000

.logic_tile 13 23
000010100000100000000111010000000001000000001000000000
000001000001000000000011010000001011000000000000001000
000000100000010000000000000001000000000000001000000000
000000100110000000000011110000100000000000000000000000
000000000000100001000000000001000001000000001000000000
000000000001000000000000000000101001000000000000000000
000000000001000000000010000101000001000000001000000000
000000001010100001000011110000001011000000000000000000
000000000000010000000000000101100000000000001000000000
000000100000100000000000000000000000000000000000000000
000010000000000000000000000011100001000000001000000000
000000000000101001000000000000001011000000000000000000
000001000000000001000000000000000000000000001000000000
000000100000000000000000000000001110000000000000000000
000000000001000001000000000111100001000000001000000000
000010001010000000000000000000001011000000000000000000

.logic_tile 14 23
000000000000000011100000000101000000000000001000000000
000000000000000000100000000000001110000000000000010000
111000000000001000000110000101100000000000001000000000
100000000000001111000000000000100000000000000000000000
010000000000001111100010001001101001101011110100000000
110000000001011111000000001111101100110111110000000001
000000000000000111000111100001111010000000000000000001
000000000000000000100000000001001110000000100000100001
000000000000000000000000000000001011000000010000000000
000000000000000000000000000101001011000000100000000000
000000000000001000000000010001100000101111010000000000
000000000000000001000010010001001110001111000000000000
000001000000000111000000010000000000000000000000000000
000010000000001111100011010000000000000000000000000000
000000000001000001100110110111111101001000000000000000
000000000000100000100111011111011111000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111001000001100011111110110000000
000000000000001101000100001101011100101111110000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100111101011101011010000000000
110000000100000000000000000101111000001011100000000000

.logic_tile 16 23
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000000000000111000011100000000000000100000000
010000000000000000000110010000100000000001000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000001000110100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000000000000101101010000000010000000000
000000000000000000000000000111011011000000000010000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000010111000000000000001000000000
000000000000000000000010000000001101000000000000010000
111000000000000000000000000000001000111100001000000001
100000000000000000000000000000000000111100000000000000
010000000000000000000000001000000000000000000100100001
000010000000000000000000001111000000000010000010000001
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000110000000001000000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 2 24
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000000000010110001101000001100111000000000
000000000000000000000011100000110000110011000000000000
000000000000101000000000000001101001001100111000000000
000000000000000111000000000000101010110011000000000000
000000000000000111000010100101101001001100111000000000
000000000000000000100000000000101110110011000000000000
000010000000000000000000000011101001001100111000000000
000000000000010000000000000000001011110011000000000000
000000000000000011100111000101101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000010111000000000001101000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000001001000000000000101101110011000000000000

.logic_tile 3 24
000000000000100001100110000001100001000000001000000000
000000000101000000100111100000001111000000000000001000
000000000000000011100000000101100001000000001000000000
000000000000010000000000000000101101000000000000000000
000000000000000000000011110001000000000000001000000000
000000000000000111000010010000001011000000000000000000
000010100000001001100010110001000000000000001000000000
000001000000001001100010010000101011000000000000000000
000000000000100000000000000001000001000000001000000000
000000000001010000000000000000101100000000000000000000
000000000001000000000010000111000001000000001000000000
000000000110100001000000000000001010000000000000000000
000000000000000001000000000101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000010000111100001000000001000000000
000000000110000000100000000000001011000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000001000
000000000000000111100000000001100000000000001000000000
000000000000000111100000000000000000000000000000000000
000000101100100000000000000011101000001100111000000001
000001000001010000000000000000000000110011000000000000
000000000000000111100000000011101001001100111000000000
000000000000000000100000000000101000110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000001000000000011101000001100111000000000
000000000000000001000010000000000000110011000000000000
000000000000000001000000000111101000001100111000000000
000000000000000001000000000000000000110011000000000000
000000000000010000000000000111001001001100111000000000
000000000000000001000000000000001000110011000000000000

.logic_tile 5 24
000000000000000000000111000001000000000000001000000000
000000000000100000000000000000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000110000000000000000000001111000000000000000000
000000000000000001000010100011000001000000001000000000
000000000000000001000000000000001111000000000000000000
000000000000000101000010000101100001000000001000000000
000000000000000101000010000000001011000000000000000000
000000000000000001000010100111100000000000001000000000
000000000000000000000110000000101010000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000001000010100101100000000000001000000000
000000000000000000000110110000101101000000000000000000

.ramt_tile 6 24
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000001000000000000000111100000000001000000001000000000
000010100000000000000100000000001101000000000000010000
111000100000000000000111100111101001000100000000000000
100001000010000000000000001001101011000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000001111000010010111000000101001010000000000
000000001010001001100000000001100000111001110100000000
000000000000000101000000000111101100111111110010000000
110000000000000000000110100000000000000000000000000000
010010000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000011100111010101000000001100110000000000
000000000000001001000111000000101000110011000000000000
000000000000001011100000001101111001100000000000000000
000000000000001111000011100111001100000000000000000000
000000000000001111100011101101011000100010000000000000
000000000000000001000011101001001010001000100000000000
000000000001010001000000000001001111000000000000000000
000000000000001101000010000011101010010100100000000000
000000001100101001000000001001001001000000000000000000
000000000000010011100000000111011101001100110000000000
000000000001000001100000001001101110010001010000000000
000000000000100101000010001101111110101000100000000000
000000000000000001100010001111000001000000000000000000
000010000000000001000010000011101110010000100000000000
000000100000001001000000011011001010001000000000000000
000000000000000001000010001111011110000000000000000000

.logic_tile 9 24
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000010000000101000000111000011100000000000001000000000
000000000000011011000100000000001010000000000000000000
000000000000000000000011100111000001000000001000000000
000000000000000001000000000000101000000000000000000000
000010000100000111000000010101000001000000001000000000
000000000110000111000011010000101110000000000000000000
000000000000000000000111000111000001000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001011111000000000000001011000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000000000011100000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000001111000000000000001001000000000000000000

.logic_tile 10 24
000000000000000000000000000000000001000000001000000000
000010100000001111000000000000001111000000000000010000
111000000001010000000011100000001001111100001000000010
100000001000100000000000000000001101111100000010000100
000000000000000111000111100011101000101000000000000000
000000000000000000000000000000000000101000000000000000
000000100000001001100111101000001010000010100010000000
000001001010000011000110001001000000000001010010100011
000000000000000001100000001011011010001111000000000000
000000000000000000100000001101001110001110000010000010
000000000001010111100111100011100001011001100000000000
000000000000100000000110000000101001011001100000000000
000000000000101001100000000111111111010000000000000000
000001000000000111000000000101101010110000000001000000
110000000000001111100011100001001011100010110110000000
110000001100001001100110000111011011100000010000000000

.logic_tile 11 24
000000000000010000000000000000000001000000001000000000
000010100000001111000000000000001100000000000000001000
000000000000000011100111000001000001000000001000000000
000000000100000111100100000000001100000000000000000000
000000001000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001000000000000000001000001000000001000000000
000000001110000000000000000000001001000000000000000000
000000000000100000000000000111100000000000001000000000
000000000001000000000000000000101000000000000000000000
000000000001010001000000000001000001000000001000000000
000000000000010001000000000000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000000000010000111100000000000001000000000
000000000000000001000110000000100000000000000000000000

.logic_tile 12 24
000000000000100011100111000111000000000000001000000000
000000000001010000100011110000100000000000000000010000
111000000000001111000000011011101000000100000000000000
100000000110000111000010001011101100001100000000000011
010000001100000000000111000000000001000000100100000000
010000000000001111000100000000001111000000000000000000
000010100000001111100010001011011001011000110000000000
000000001010000011100010000011101110010100110000000000
000000000000000101000000010001101111000000000000000000
000000000000000000100010000111001000100000000000100000
000010100000000111000110111011101110000001000000000000
000000000000000111000011000001001010000000000000100000
000001000000100001000000011101111010000000000000000000
000010000001000001000011000101101011000000010000000000
000000000001011000000011100001111010100000000000000000
000000000000100011000100000001111001000000000000000000

.logic_tile 13 24
000000000000100111100000010101000000000000001000000000
000000000000010111100011000000100000000000000000010000
111010100000001111100000010000001000111100001000000000
100000000000000001000011110000000000111100000001000000
110000000000000111000000000101111000000001000000000000
010000000000000000000010000001001010000000000000000000
000000000000001000000000010000000000000000100100000000
000000000010000011000011000000001111000000000000000000
000000000000000000000111111111111111100000000000000000
000000000000000000000110001111011100000000000000000000
000000100000001000000110001001101000010000000000000000
000001000000000011000000001101111000000000000010000001
000000000000000011100111001011100001100000010000000000
000000000001000000100010100111101000000000000001100010
000000000010001001000111000111001110000000000000000000
000000000000001011000010001011100000010100000000000000

.logic_tile 14 24
000010100000000000000000000000000001000000001000000000
000001000000000000000000000000001111000000000000001000
000000000001000000000000000111000000000000001000000000
000000000000100000000000000000001110000000000000000000
000000000000001000000010010011000000000000001000000000
000000000000001011000011000000001011000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001101000000000000000000
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000101110000000000010000111000001000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000000111100000000101000000000000001000000000
000000000000000001100000000000000000000000000000000000
000000000011000000000010000000000000000000001000000000
000000000000000001000000000000001011000000000000000000

.logic_tile 15 24
000000000000101000000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
111000000100000111000000001000000000000000000100000000
100000000000000000000000001011000000000010000000000000
010000000000000000000111100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000010000000010100111011111111001000000000000
000000000000000000000100000011111000111010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000110101001001100000000000000000000
000000000000100000000000000001011010001000000010000000

.logic_tile 16 24
000000000000101000000011100111100000000000000100000000
000000000001010011000011110000000000000001000000000000
111011000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001001011100001000000000000000
010000000000000000000000000011111000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010011101001000000000000000000
000000000000000000000010100001111011100000000000100000
000000000000001000000111100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011001110101100010000000000
000001000000000001000000000111111001101100100000000000

.logic_tile 17 24
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000001010000000000000000000001000000100100000000
010000000000100000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000101000000000000001000000000
000000000000000000000010110000100000000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000001001000010110000101111000000000000000000
000000000000000000000010100111101001001100111000000000
000000000000000000000110100000101001110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000001001000000000000101001110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000010010000101111110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000011100101001001001100111000000000
000000000000000000000010000000101111110011000000000000

.logic_tile 2 25
000000000000000000000000010111001001001100110000000000
000000000000000000000011000000001111110011000000010000
000000000000000000000011100000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001001111000000000000
000000000000000111000000000000001111001111000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000001100110111001011101000000000000000000
000000000000000000000010111001111010110011000000000000
000000100001010000000110100000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000000000000000000000010001111001101100000000000000000
000000000000000000000010111011111100000000000000100000

.logic_tile 3 25
000010100000000011100111000101100001000000001000000000
000000000000000000000110010000101110000000000000010000
000000000000001001100110010000001000111100001000000000
000000000000001001100110010000000000111100000000000010
000000000000000111100110001011111111100000000000000000
000000000000000000100100000101111100000000100000000000
000000000000001001100010001001111100100010000000000000
000000000000000111000010001001011000001000100000000000
000000000000010101100010010001101110100010000000000000
000000000000000000000110101101011010000100010000000000
000000100000001000000110110011001000001000000000000000
000001001010000001000111010000111100001000000000000000
000000000000001000000000000011001000001100110000000000
000000000000000101000011100000110000110011000000000000
000000000000000001000000011001111010110011000000000000
000000000110000000000010000101111110000000000000000000

.logic_tile 4 25
000000100000000000000000000111101001001100111000000000
000001000000000000000000000000101011110011000000010000
000000000000000000000010110011001001001100111000000000
000000000000000000000010100000101111110011000000000000
000000000000000000000010100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000010001000000000010110100000000000
000000000000000000000010101101000000101001010000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000010000000000000000011110000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000001000000000000000000000001111000000000000
000000000000000001000000000000001011001111000000000000
000000000000000000000000010001100000010110100000000000
000000000000000000000011000000100000010110100000000000

.logic_tile 5 25
000000000000010000000000000001100001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000010001101100000000001100001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000001111100010100000000000000000001000000000
000000000000001111100100000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000001111000000000000000001000000001000000000
000000000000001111000000000000001100000000000000001000
000000000000000101000000000011100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000100000000001000000000111000000000000001000000000
000001000000000000100000000000001010000000000000000000
000000000000000111100000000111100001000000001000000000
000000000000001111100000000000001000000000000000000000
000000000000000101100000000011100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001011100000010111000000000000001000000000
000000000000001101100010110000001100000000000000000000
000000000000000111000110100101100001000000001000000000
000000000000001001000000000000001010000000000000000000
000000000000010001000000010001000001000000001000000000
000000000000000000100010100000001111000000000000000000

.logic_tile 8 25
000000000000001001000010000001101000110011110000000000
000000000000000001000110110101111001000000000000000000
000000000000000101000010100101000000010110100000000000
000000000100000000100100000000100000010110100000000000
000000000000000011100010101101011100100000000000000000
000000000000000000100110100111111000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000001101000000000000010000000011110000000000
000000000000001000000000010111111000100001000000000000
000000000000000111000010001011101111000000000000000000
000000000000100000000110101101001100100010100000000000
000000000000000000000100000101101110010100010000000000
000000000000000000000010000001100000010110100000000000
000000000000000001000000000000000000010110100000000000
000001000000000001100000010101001000101011010000000100
000000000000000000000011000001111110000111010000000000

.logic_tile 9 25
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001111000000000000010000
000000100000001000000000010000000000000000001000000000
000001001010000001000011000000001011000000000000000000
000000000000000011100110011101101001011100000000000001
000000000000000000000111011101101110111100000000000001
000010100000001000000110010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000001000000000000000000001000000000000110000000000001
000000100000000000000000001001001010001001000010000000
000000100000000000000000000000000000000000000000000000
000001001010001101000000000000000000000000000000000000
000001000000000000000111001000000000010110100010000000
000010100000000000000100000011000000101001010000000000
000000000001000101100000001101011000000000000000000000
000000000110100000100000000101101011100000000000000000

.logic_tile 10 25
000000000000000000000111110000000000000000001000000000
000000000000000111000111010000001000000000000000001000
000000000000001000000000000111100000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000101000000000000101000000000000001000000000
000000000001001011000000000000001110000000000000000000
000000000000101000000111000011100000000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000010001000000000000001010000000000000000000
000001000000100001000000000111000001000000001000000000
000010100001000000000010000000101000000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000101111000000000000000000

.logic_tile 11 25
000001000000001011100000000011100000000000001000000000
000010100000001111000011100000100000000000000000010000
111010100000000001100000000001001000111100001000000000
100000000110000000000000000000100000111100000000000100
110000001110000111000011100111001000101000000000000000
110000000000000000100000000000100000101000000000000000
000000000000001000000110000101000000000000000100000000
000000000000001111000011100000000000000001000010000000
000000001100000011100000000001011110101001010000000000
000000000000000000100010001011011110000000010000000000
000000000001010011100010001011111100000000000000000000
000000000000001001000010010011101100010000000000000000
000000000000000111000010010111111011000100000000000000
000000000000000000000110010000011011000100000000000000
000000000000000000000000011001001011000000000000000000
000000000000000101000010000001011010010000000000000000

.logic_tile 12 25
000000000000101111100000000001100000000000001000000000
000000000001010111100011100000000000000000000000001000
111000000000001011100000000001100000000000001000000000
100000000000001011100000000000001101000000000000000000
010000000000000000000000010001000000000000001000000000
010000000000000000000011110000000000000000000000000000
000000000000000111100010100111000000000000001000000000
000000000100000000000011100000101011000000000000000000
000000000000000111000010000011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000001000000100000000000100
000000000000000000000000001101001000001000000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000001101000000000010000000000000

.logic_tile 13 25
000000000000100000000010100011000000000000001000000000
000000000001010000000011110000000000000000000000001000
111000100001001101000000000111000000000000001000000000
100001000010100011000000000000001101000000000000000000
010000000000100000000010000011100000000000001000000000
010000000001000000000000000000000000000000000000000000
000010100000000000000000010000001000111100001000000000
000000000000000000000010000000000000111100000000000010
000000000000000001000111001001111110000000000000000000
000000000000000000000100000001011011100000000000100000
000010100000000011100011100000011110000100000100000000
000000000000000000000011110000010000000000000000000000
000001000000000011100110001001001111111001000000000000
000010100000000101000100001011101000110101000000000000
000000000000000000000010111111001011101001000000000000
000000000110000000000011111011111011101010100000000000

.logic_tile 14 25
000000000000001011100111010000001000111100001000000000
000000000000001111000011000000000000111100000001010000
111000100000000101100110101011101000011100010000000000
100001000000000000000010110001111001011100100000000000
110000000000000000000011100001100000000110000000000000
110000000000000000000000000000101011000110000001100100
000000000000000001100110000001011110000000000000000000
000000000000000000100000000001001001100000000000000000
000000000000000001100000001011001001101000100000000000
000000000000000000000011110101011001101000110000000000
000000100000001001100000011011011101110110100000000000
000001000000000001100010000011101001110100010000000010
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000001100000000101011100000010100000000000
000000000110000000100000000000100000000010100010000000

.logic_tile 15 25
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001011000000000000001000
000000000000001000000000010001100001000000001000000000
000000000000000011000011000000101011000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000010000101100000000000001000000000
000000000110000000000010010000100000000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000001001000000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 16 25
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000111100000000000000000000000000000
110000000000001011000100000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000111011110000000000000000000
000000000000000000000100001001011010001000000010000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000010100111001000111000100100100000
000000000000000000000110101111001100100010110000010100
111000000000000101000010100101001110010111000100000000
100000000000001101100110100000111001010111000010100000
010000000000000000000010101000000000010110100000100000
000000000000000000000010111111000000101001010000000010
000000000000000101000010101101101110101001010100100000
000000000000000101000010111001110000101010100000000010
000000010000001000000000000000011011001011100100000000
000000010000000011000000001111011001000111010010000000
000000010000000000000000001111011010010111110100000000
000000010000000000000000000001100000000001010010000000
000000010000001000000010100000001010101100010100000001
000000010000000001000000001001011111011100100000100000
110000010000000000000110001111011000000010100110000000
000000010000000000000000000101100000101011110000000010

.logic_tile 2 26
000000000000000101100111000000000001000000001000000000
000000000000000000000100000000001001000000000000001000
000000000000000101000110100101000000000000001000000000
000000000000000000100011100000101001000000000000000000
000000000000000101000010100001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000000000001000000001000000000
000000010110000000000000000000001010000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000

.logic_tile 3 26
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001111000000000000001000
000000000000000000000000000001000000000000001000000000
000000001010000000000000000000101101000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000010001000001100110000111000000000000001000000000
000000110000100000100111110000101001000000000000000000
000010010000000101000000000001000000000000001000000000
000000010000000000100000000000101110000000000000000000
000000011101011000000000010011000000000000001000000000
000000010000000111000011100000001001000000000000000000
000000010000000000000011100000000001000000001000000000
000000010000000000000000000000001100000000000000000000

.logic_tile 4 26
000000000000010101000010110000000000000000001000000000
000000000000000000100111010000001001000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000100000000000000000001000001000000001000000000
000000000110000000000000000000101011000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000000000110110000101000000000000000000000
000000010000000000000000000000000001000000001000000000
000000011010000000000010110000001101000000000000000000
000000010000000000000000010011000000000000001000000000
000000010000000000000011010000100000000000000000000000
000000010000000101000000000000000000000000001000000000
000000010000000000100000000000001110000000000000000000
000000010000000101100000000111100000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000000000000010000001000111100001000000000
000000010000000000000010010000000000111100000000000010
000000010000000000000000000101000000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000000001100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000111000000010110100000000000
000000010000000000000000000000000000010110100000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000110001000000000000111100001000000001000000000
000000000000001111000000000000001101000000000000010000
000000000000000101000000000001000001000000001000000000
000000000000000000100010110000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001110000000000000000000
000000100000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000010100000001101000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000011100000100000000000000000000000
000000011000000000000000000000000000000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000101000000000011000000000000001000000000
000000010100000101000000000000100000000000000000000000

.logic_tile 8 26
000000100000000011100000000011000000000000001000000000
000001000000000000000000000000100000000000000000001000
000000000001000000000000000111100000000000001000000000
000000000110100000000000000000100000000000000000000000
000000000000000001000111000101101000001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000001011100000000101001001001100111000000000
000000000000000111000000000000101010110011000000000000
000000010000000000000010000000001000001100111000000000
000000010000000001000010000000001100110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000000000110011000000000100
000000010000000000000110100101101001001100111000000000
000000010000000000000100000000001010110011000000000000

.logic_tile 9 26
000001001110000000000000000000000000000000001000000000
000000100000000000000000000000001111000000000000001000
000000000000000000000111000111000001000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000111000010010101100000000000001000000000
000000000000000000000011000000001110000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000011000000000000001111000000000000000000
000000010000000111000000000011000000000000001000000000
000000010000000000100010000000001011000000000000000000
000000010000000101100110100000000000000000001000000000
000000010000000000100100000000001011000000000000000000
000000010100000111000111010111001000111100001000000000
000000010000000000100011100000100000111100000000000000
000000010000000000000000001011001001000100000000000000
000000010000000000000000001011101001000000000000000000

.logic_tile 10 26
000000001100100011100000010111100001000000001000000000
000010100001010000100010010000001110000000000000010000
000000000000000111100111000011100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100011111101101000010100000000000000
000000000000000000100011001011100000000000000000000000
000000000000001011100000010001001011101001010000000000
000000000000011001100010101101111010101000010000000000
000000010000000000000000010101000000000110000000000000
000000010000000000000010000000101011000110000000000000
000000010000000000000110011011000001100000010000000000
000000010000000001000110001111101001010110100000000000
000000011110000000000000001001011100101000000000000000
000000010000000000000000000101010000000000000000000000
000000010000001001000000011101001011111110110000000000
000000010000000111000010100001011010101000010000000000

.logic_tile 11 26
000000000110000011100000000101100000000000001000000000
000000001100000000100010100000000000000000000000001000
111010000000001000000111110101000000000000001000000000
100000000000001111000010010000001100000000000000000000
110000000000000111000000010011100000000000001000000000
010000001110000000100011010000000000000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000010000100111000000000111100000000000001000000000
000000011111000000100011110000100000000000000000000000
000000010001010111000000000001001000101000000000000100
000000010000000000000000001101100000000000000000000000
000000010000000101100000001001011000000001000000000000
000000010000000000000000001001011110000001010000000000
000000010000000000000010000001100000000000000100000000
000000010000000000000010000000000000000001000010000000

.logic_tile 12 26
000000000000000011100000011001111010000000000000000000
000000000000000000100011011101001111010000000000000000
111000000000000111100010111000011000000000100000000000
100000000000000000100111101011011111000000010000000000
010001000000001101000000000000011010000100000100000000
010000100000000001100000000000010000000000000000000000
000000000000000000000010000111100000100000010000100000
000000000000000001000011110000001010100000010000000000
000000010000000000000010010101011110100000000000000000
000000011000000000000010110000001101100000000000000000
000000110000000001000110000101001110000000000000000000
000001010000001001100000000001001110000000100000000000
000001011111000001000010010001001100000011110000000000
000010110010000011000011100101011110000010110000000000
000000010000001001000111101111111101100000000000000000
000000010000000101000100001001101100000000000000000000

.logic_tile 13 26
000000000000000011100000011101001110000000000010000000
000000000000000000100010101001111111000000010000000000
111000000000000000000111110111011000000000000010000000
100000000001011101000111111111111011100000000000000000
110000000000000000000111011011001110000000000000000000
010000000000000000000011011001111111000000010000000000
000000000000001001100111010011011000001000000000000000
000000000000001011000111100111011111000000000010000000
000000010000000000000010011001011010000000000000000000
000000010000000001000110001101001011000000010000000000
000000010000000000000110101000000000000000000100000000
000000010000000000000000001011000000000010000000000000
000000010000001000000010011101111000111100010000000000
000000010000000011000011100101111001111110110000000000
000000010001010000000110001111111001111101110000000000
000000010000000000000100001101101001111000110000000000

.logic_tile 14 26
000000000000000000000000011011001111111001010000000000
000000000000000000000010001001011111011001000000000000
111000000000000000000010100111000000000000000100000000
100000000000000000000011110000100000000001000000000000
010000000000001000000000001101001011000000000000000000
010000000000001011000010000101101111001000000000000000
000000000000000001000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000011110000000111100000000000000000000000000000000000
000011010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110111000011011110100010000000000
000000010000000000000011011111011011111000100000000000
000001010000000000000010001000000000010110100010000000
000000010000000000000000001001000000101001010000000000

.logic_tile 15 26
000000000000100101100000000000001000111100001000000000
000000000001010000000011110000000000111100000010010000
111000000000000111100111010111011010110001010000000000
100000000000000000100110000001011010110001100000000000
010000000000000000000010110000000000000000000000000000
010000000000001101000111000000000000000000000000000000
000001000000000011100011100111100001000110000000000000
000010000000000001000000000000001000000110000000000000
000001010000100001100000001001101011000000000000000000
000010110001010000000000001101111010100000000000100000
000000010000000101100000000101111000111000100000000000
000000010000000000000000000011011110101000100000100000
000000010000001101000000001011111011010100010000000000
000000010000000011100000000101001111111100100000000000
000000010011010001100110000101000000000000000100000000
000000010000000000000000000000100000000001000000000000

.logic_tile 16 26
000000000000000000000110100101011011000000000000000000
000000000000000000000000000011101010100000000000100000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000001000011100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000101001011000000010000000000
000000010000000000000000000011011010000000000001000000
000000010000000000000000000000000000000000000000000000
000001010000010000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000001110000000000010100101000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000100010100000001000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001001110011000000000000
000000010000001000000110100000001001001100111000000000
000000010000000101000000000000001101110011000000000000
000000010000000000000000010111001000001100111000000000
000000010000000000000010100000100000110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001001110011000000000000

.logic_tile 2 27
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010010000
101000000000000000000000000111101100000000000000000000
100000000000000000000000000101000000000010100000000000
000000000000001000000000001000000000010110100000100000
000000000000000011000000000011000000101001010000000000
000000000000000000000000000000001110000011110100000000
000000000000000000000000000000010000000011110000000000
000000010000101000000110000000000000001111000000000000
000000010001011001000100000000001110001111000000100010
000000010000001001100000010000001100000011110000000000
000000010000001001100010010000000000000011110000000000
000000010000000001100110001011011101000000000000000000
000000010000000000100000000011101101010000000000000000
000000010000000101000000001000000000010110100000000000
000000010000000000100000000011000000101001010000100100

.logic_tile 3 27
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
111000000000000111100010111111100001010110100100000000
100000000000000000100110101001101101100110010000000000
010000000000000101100010110111100000010110100000000000
000000000000000111000111000000000000010110100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111000000010011011001100000000000000000
000000010000000000100011000101001001000000000000000000
000000010000000000000010100111000000010110100000000100
000000010000000000000100000000000000010110100000100001
000000010000001001100000000101011100110001010100000101
000000010000000011000000000000011011110001010000100010
110000010000001000000111000011011010000000000000000000
000000010000000011000100000111101011001000100000000000

.logic_tile 4 27
000000000000000101100000001011101001111101010110000000
000000000000000000000000000011001011111101110000010000
111000000000000000000000011000000000010110100000000000
100000000000000000000010101011000000101001010000000000
110000000000001000000010100101000000000000000000000000
110000000000000101000100001111000000010110100000000000
000000000000001001100110111000000000010110100000000000
000000000000000101000010101101000000101001010000000000
000000010000000011100111001011011101100000000000000000
000000010000001111100000000101111001000010000000000000
000000010000001011100111000000011110000000100000000000
000000010000000001100100000011001000000000010000000000
000000010000000000000110100000001100000011110000000000
000000010000000000000000000000000000000011110000000000
000000110000000111000000001011001010111101010110000000
000001010000000000000000000101010000111111110000000000

.logic_tile 5 27
000000000000000000000000010011100000100000010010100001
000000000000000000000010100000001010100000010010000001
111010100000000000000000001101000000000000000100100001
100001000000000000000000000011000000111111110000000000
010000000000001001100111000000000000000000000000000000
010000000010000001000100000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000101100000101001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000001000000000010110100100000000
000000010000000000000000000011000000101001010000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000001000000000000000000001101000000000000000000
000000000000000000000110000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000010000000000000000010000001000111100001000000000
000000010000000000000010100000000000111100000000000010
000000010000000000000000000101100000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000101100000000000000000001111000000000000
000000010000000000000000000000001110001111000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 8 27
000000001010100000000010000000001001001100111000000000
000000000001001001000000000000001011110011000000010000
000000000000000000000010000101001000001100111000000000
000000000000000000000110100000101101110011000000000000
000000001100000011100111010011001000111100001000000000
000000000000000000000011010000100000111100000000000000
000000000000000000000010001011001000000000000000100000
000000000000000000000111101101001100000100000000000000
000000010000001001100010000000000001001111000000000000
000000010000000001000010010000001001001111000000000000
000000010000000000000000000000001100000011110000000000
000000010000000000000000000000000000000011110000000000
000000010000000000000000000001101010000100000000000100
000000010000000000000000001011111010000000000000000000
000000010001010000000000000001000000010110100010000000
000000010000000000000000001001000000000000000001000001

.logic_tile 9 27
000000000000000111000111000000000001000000001000000000
000000000000000000000100000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000000000000111000001000001000000001000000000
000010000000000000000100000000101110000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000010000000000000110100111100000000000001000000000
000000010000000001000100000000100000000000000000000000
000001010000000000000000000011000000000000001000000000
000000010000000000000010000000001001000000000000000000
000000010000001000000000000001000001000000001000000000
000000010000001101000000000000101010000000000000000000
000000110000000101100000010101000000000000001000000000
000001010000000000100011000000101110000000000000000000

.logic_tile 10 27
000010101100000000000000011111111000000010100000000000
000001000000000000000011011011101011001001010000000000
000000000000000101000010101101111101111001110000000000
000000000000000000000000001101101100101001110000000000
000000000000000000000010101111001110111101010000000000
000000000000001001000011111111010000111100000000000000
000000000000000011100111000000000000000000000000000000
000000000000000101100110000000000000000000000000000000
000000010000000000000110100111011000010111110000000000
000000010000000000000110001011011001110111110000000000
000000010000001011000110010000011011000000010000000000
000000010000000001000110101011001111000000100000000000
000000010000000000000000000101011100010100000000000000
000000010000000001000011110000110000010100000010000000
000000010000000000000110011011001000000010000000000000
000000010000000000000010010101111010101011010000000000

.logic_tile 11 27
000000001010100001100000000001101011001001000000000000
000000000001000000100000001011001110001011000000000000
111000000000001001100000011001100000011111100000000000
100000000000001011100010010111001000001111000000000000
010000000000001000000010101000011111101011010000000000
110000000000000101000100001001001000010111100000000000
000000000000000111000000001000011110000010100000000000
000000000000000000000010100001000000000001010000000000
000000010000000000000000010101101110111100010100000100
000000010000000000000010101011101110111100001000000000
000000010000000000000000001111000000010110100000000000
000000010000000000000000000001100000000000000000000000
000000010000001111000110100111100001001001000000000000
000000010000000001100000000000001001001001000000000000
010000010000000101100000000001111000010100000000000000
110000010000000001000000000000100000010100000000000000

.logic_tile 12 27
000000000000001101000111100111011110000000000000000000
000000000000000011000110001001111000000100000000000000
111000000000000000000110000000001101100000000000000000
100000000000000000000011100011001001010000000000000000
010000001000000001000010001001011011010110000000000000
110000000000000000000010001111011010011111000000000000
000000000000000011100111100000011110101000000000000000
000000000000000000000010100001010000010100000000000000
000000010000001111000011100000000000000000000100000000
000000010000000001100010000111000000000010000000100000
000000110000000001000000000111011110101000000010000000
000000010000000000000000000000110000101000000000000000
000000010000000101000010011001011101000000000000000000
000000010000000000000011011101101001010000000001000000
000000010000000000000110100101001100000000000000000000
000000010000000000000110011011011011000100000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010010100000000000000111100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000111100110000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001001111011000000000000000000
000000010000000000000010001101101111010000000010000000

.logic_tile 14 27
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111001111011011000000000000000000
000000000000000000000110001111011011000100000000000000
000000010000000000000000000101111111000000000000000001
000000010000000000000000000111111100100000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000100001000110000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 15 27
000000000000110000000010101111111011111001010000000000
000000000001110000000011111001111011100010100000000000
111000000000000111000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000110000111000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000001111000000000000
000000000000000000000011000000001001001111000000000100
000000010000000000000000000001111010001000000000000000
000000010000000000000000001101011010000000000000100000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000100100000000
000000010000000000000010100000001001000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000110000000000000000000000000000000
000010010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000100000000000000011000000000000000100000000
000000010001010000000000000000100000000001000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000001000000110000000001000001100110000100000
000000000000001011000100000001000000110011000000010000
111000000000001000000010000000000000000000000000000000
100000000000000011000100000000000000000000000000000000
010000000000000000000000001000000001001100110000000000
000000000000000000000000000101001000110011000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100001001100110000000000
000000000000000000000000000101101000110011000000000000
000000000000001000000000000011100000111001110100000000
000000000000000001000000001001001111100000010000100010
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010000100000

.logic_tile 3 28
000000000000001000000011110000000000000000001000000000
000000000000001011000011010000001000000000000000001000
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000001000000000000000101101000001100111000000000
000000000000100000000010110000001001110011000000000000
000000000000000000000010100001001001001100111000000000
000000000000001101000110100000101011110011000000000000
000000000000000011100000000011001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000001100000000000000000101001000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000110100001001001001100111000000000
000000000000000000000000000000101000110011000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111000111100101100000000000000100000000
000000000000000000100100000000100000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000010110100010000000
110000000000000000000000000011000000101001010000000010

.logic_tile 5 28
000000000000000000000000010101111100000000000010000000
000000000000000000000011100101100000000010100010000000
111000000000000000000000000000000000000000000100000100
100000000000000000000000001111000000000010000000000001
010000000001000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001101001111000001010000000000
000000000000000000100000000011001011001001000010000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000001000001011101100000010000000
110000000000000000000000001101001100011100000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000001100000000000000000000000001000000001000000000
000000000000000000000010000000001000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000101101000000000000000000
000000000000000000000111010011000001000000001000000000
000000000000000000000011010000101100000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001101000011100000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001111000000000000000000

.logic_tile 8 28
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000111000000000000001000000000
000000000000000111000000000000100000000000000000000000
000001000000000000000000000011100001000000001000000000
000010100000000000000000000000001000000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000001000111100001000000000
000000000001000000000010000000000000111100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000001000000000010001101000000100000000100000
000100000000001011000010100011101011000000000000000000
000000000000000001000010010011011111100000000000000000
000000000000000000000010000000111110100000000000000000
000000000000000011100000010101011010000000000000000000
000000000000000000100011101111101110000000010000000000
000001000000000111100110000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000001101000001010110100000000000
000000000000000000000000001101001110100000010000000010
000000000000001000000000010000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000011000000011000001011000010000000000000
000000000000000111000010011101001110000001000000000000

.logic_tile 10 28
000000000000000000000111111111111000101000010100000000
000010100000001111000110010101111010010100001000000000
111000000000000101000110001000000001100000010000000000
100000000000000000000100000111001101010000100000000000
110000000000001101000110000000001101000010000000000000
110000000000001011000110100001011011000001000000000000
000000000000000001100110100101101111101000010100000000
000000000000000000100000001101001001100000011000000000
000000000000000000000111100011101000000000010000000000
000000000000000000000000001101111001000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110100001111110101000000000000000
000000000000000000000000000000000000101000000000000000
110000000000001101100000010000000001100000010000000000
110010000100000101000010000101001000010000100000000000

.logic_tile 11 28
000000000000000011100110000101101100111101010100000000
000000000000000000100110100000000000111101011000000000
111000000000001001100000000000001011111000000000100000
100000000000001011100010101001011011110100000000000000
110000000000000101000010101000011101001000000000000000
110000000000000101000011100101001011000100000000000000
000000000000001101000010110011111110111111100000000100
000000000000000101000010001111001011111111110000000000
000000000000000001100000000000000001001001000000000000
000000000000000000000000000101001001000110000000000000
000000000000001001100000001000001110111101010000000000
000000000000000001100000000001000000111110100000000000
000000000000000001000110010001011100101001000000000000
000000000000000000000010001001001010000110000000000000
010000000000000001100000000000000000000000100100000000
010000000000000000000000000000001010000000001000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111100010000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000101001111000000000000000000
000000000000000000000000000101011010010000000000100000
000000000000000000000010000101101010000000000000000000
000000000000000000000000000101001111001000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000010111011101001111001110000000000
000000000000000000000111111111011000111110100000000000
111000000000001000000000000000001010000011110000000000
100000000000000101000000000000000000000011110000000000
010010100000001001000011111011111111111101110000000000
010001000000000011000010001011011011110100110000000000
000000000000000000000011111101001110000000000000000000
000000000000000000000011011101111010000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010101000000100000010000000000
000000000000000000000010000111101011110110110000100000
000000000000001001100010000000000000000000000100000000
000000000000000001000000000111000000000010000000000000
000000000000000000000010001111001010000000000000000000
000000000000000000000010111101111010010000000010000000

.logic_tile 14 28
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000011100111010000000000000000000000000000
110000000000000000000111000000000000000000000000000000
000000000000000000000000000111001011001000000000000000
000000000000000001000000001101011010000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000010101011011000101000000000100000
000000000000000000000010010111010000111101010000000000
111000000000001111100110000001001101111101010000000000
100000000000000011000000001011101110110110110000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100000000000000010000000000000000000000000000
000000000000001101000011000000000000000000000000000000
000000000000001001100111000001000000000000000100000000
000000000000000101000100000000100000000001000000000000
000010100000000000000000001001111111000000000000000000
000000000000000000000000001101001000010000000000100000
000000000000000000000111001001111011000000000000000000
000000000000001101000100000111011000001000000001000000
000000000000001101100000001111001000101001110000000000
000000000000000001100000000101111110111101110000000000

.logic_tile 16 28
000000000000001000000000000000000000000000000100000000
000000000000000011000000001111000000000010000000000000
111000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010010100000000000000110000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000010000001011011000000000000000000
000000000000000000000000000111011001000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000001010111000100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000111100111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000000000000001110110011000000000001
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000010000000001000001100111000000000
000000000000000000000010000000001101110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000001000000000000001111110011000000000010

.logic_tile 3 29
000000000000000000000000000111001001101001100100100001
000000000000000000000010100011001111100110100000110000
111000000000001101000000000101111111001110100100100000
100000000000000101000010100000011000001110100000000010
010000000000000000000000011101100001100000010100100001
000000000000000000000010101111101001111001110000000000
000000000000000101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000001000000000000000000000000001011101100010100000000
000000100000001101000000001001011111011100100000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000110001111111000111101010100000000
000000000000000000000100000101100000010100000000100010

.logic_tile 4 29
000000000000000000000011110000000000000000001000000000
000000000000000000000010100000001011000000000000001000
000000000000000011100010100111000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000111100001100000000000001000000000
000000000000000101000100000000001110000000000000000000
000000000000001000000110100101100000000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000001000000011100011101000101010000100000000
000000000000001001000100000001011110010110000001000000
111000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000000000010100011101000110011110110000000
000000100000000101000000000111011011110010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001101011100111011110110000000
000010000000000000000000001001001110100001010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000001111010101001010110000000
000000000000000111000000001011110000111110100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011010101001010100000000
000000000000000000000000001011010000111110100010000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000011000000101001010000000100
000000000000000000000000000000000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000001000000000000000001000001100110000000000
000000000000001001000000000000001000110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001011100000101001010000000000
000000000000000000000010000011100000111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000100000000000100
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000001110000000000
000000001000000000
000100000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000010000000000010
000000110000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000011110000000001
000000011000000110
000000000000110100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010110
000001110000010000
001000000000000100
000000000000000000
000010000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000001111000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010110
000011110000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.extra_bit 0 691 335
.sym 6 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 7 ballvga.invertx_$glb_clk
.sym 8 ballvga.inverty_$glb_clk
.sym 9 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 12 clk_pxl$SB_IO_OUT
.sym 289 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 1237 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 1997 left$SB_IO_IN
.sym 2192 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 2193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 2194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 2195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2196 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 2197 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 2396 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 2453 paddlevga.paddlex[2]
.sym 2455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 2467 paddlevga.paddlex[5]
.sym 2488 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 2491 paddlevga.paddlex[3]
.sym 2700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 2703 paddlevga.paddlex[9]
.sym 2710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 2814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 2866 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2869 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2914 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 2915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2917 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 3252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 3261 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 3321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 3332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 3345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 3478 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 3517 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 3527 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 3528 $PACKER_VCC_NET
.sym 3553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 3555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 3762 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 3769 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 3875 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 3926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 3927 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 3934 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 3937 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 3968 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4154 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4314 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 4317 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 4349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 4381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4384 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4395 $PACKER_VCC_NET
.sym 4398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 4402 $PACKER_VCC_NET
.sym 4427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4431 ballvga.bally[3]
.sym 4540 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 4541 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]
.sym 4542 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[4]
.sym 4543 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[5]
.sym 4544 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[6]
.sym 4545 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[7]
.sym 4546 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[8]
.sym 4609 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 4649 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[8]
.sym 4655 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 4657 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 4992 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[9]
.sym 4993 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 4998 ballvga.bally_SB_DFFESR_Q_4_D[1]
.sym 5040 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 5050 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 5053 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 5062 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 5082 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 5083 $PACKER_VCC_NET
.sym 5085 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5088 ballvga.bally[9]
.sym 5092 ballvga.bally[5]
.sym 5094 ballvga.bally[8]
.sym 5199 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 5200 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 5201 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 5202 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 5203 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 5204 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 5252 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5293 ballvga.bally[3]
.sym 5299 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 5405 ballvga.bally[9]
.sym 5406 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 5407 ballvga.bally[5]
.sym 5408 ballvga.bally[8]
.sym 5409 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 5410 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 5411 ballvga.bally[3]
.sym 5412 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 5502 ballvga.diry_SB_DFF_D_Q[0]
.sym 5506 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 5510 ballvga.bally[9]
.sym 5512 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5616 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 5617 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 5618 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 5619 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 5620 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 5621 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 5673 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 5826 ballvga.diry_SB_DFF_D_Q[0]
.sym 5828 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 5830 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 5831 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 6099 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 6280 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 6708 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 7166 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 7607 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 7915 paddlevga.paddlex[8]
.sym 7920 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 8038 right_SB_LUT4_I3_I2[8]
.sym 8044 paddlevga.paddlex[6]
.sym 8054 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 8068 $PACKER_VCC_NET
.sym 8069 $PACKER_VCC_NET
.sym 8214 paddlevga.paddlex[2]
.sym 8218 paddlevga.paddlex[6]
.sym 8225 paddlevga.paddlex[7]
.sym 8227 paddlevga.paddlex[4]
.sym 8229 paddlevga.paddlex[3]
.sym 8230 paddlevga.paddlex[8]
.sym 8239 paddlevga.paddlex[5]
.sym 8240 paddlevga.paddlex[6]
.sym 8245 paddlevga.paddlex[2]
.sym 8252 $PACKER_VCC_NET
.sym 8253 $PACKER_VCC_NET
.sym 8255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 8257 $nextpnr_ICESTORM_LC_32$O
.sym 8259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 8263 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 8265 paddlevga.paddlex[2]
.sym 8269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 8272 paddlevga.paddlex[3]
.sym 8273 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 8275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 8277 paddlevga.paddlex[4]
.sym 8278 $PACKER_VCC_NET
.sym 8279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 8281 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 8283 paddlevga.paddlex[5]
.sym 8284 $PACKER_VCC_NET
.sym 8285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 8287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 8289 paddlevga.paddlex[6]
.sym 8291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 8293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 8296 paddlevga.paddlex[7]
.sym 8297 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 8299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 8302 paddlevga.paddlex[8]
.sym 8303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 8332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 8343 paddlevga.paddlex[7]
.sym 8345 paddlevga.paddlex[4]
.sym 8347 paddlevga.paddlex[9]
.sym 8349 right_SB_LUT4_I3_O[3]
.sym 8350 paddlevga.paddlex[8]
.sym 8351 row[6]
.sym 8354 row[7]
.sym 8356 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8358 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 8364 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 8366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 8367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 8403 paddlevga.paddlex[9]
.sym 8407 paddlevga.paddlex[9]
.sym 8408 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 8480 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8481 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 8482 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 8483 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 8484 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 8485 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 8503 paddlevga.paddlex[8]
.sym 8507 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 8511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 8522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 8535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 8541 $PACKER_VCC_NET
.sym 8542 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8545 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8548 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8549 $PACKER_VCC_NET
.sym 8551 $nextpnr_ICESTORM_LC_40$O
.sym 8553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 8557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 8559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 8566 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8569 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 8571 $PACKER_VCC_NET
.sym 8572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 8578 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8581 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 8583 $PACKER_VCC_NET
.sym 8584 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 8589 $PACKER_VCC_NET
.sym 8590 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 8593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 8595 $PACKER_VCC_NET
.sym 8596 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8625 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 8626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 8627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 8628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 8629 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 8630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 8631 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 8632 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8641 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 8651 $PACKER_VCC_NET
.sym 8652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 8655 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8656 $PACKER_VCC_NET
.sym 8659 $PACKER_VCC_NET
.sym 8661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 8676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 8684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 8689 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8694 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 8698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 8700 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 8706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 8707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 8708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 8784 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 8788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 8791 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8817 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 8821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 8827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8835 $PACKER_VCC_NET
.sym 8836 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8843 $PACKER_VCC_NET
.sym 8845 $nextpnr_ICESTORM_LC_33$O
.sym 8848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 8853 $PACKER_VCC_NET
.sym 8854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 8857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 8859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 8866 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 8871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8875 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 8878 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 8883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8884 $PACKER_VCC_NET
.sym 8887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 8889 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 8890 $PACKER_VCC_NET
.sym 8920 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 8923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 8924 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 8925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 8926 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 8927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8930 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8937 row[6]
.sym 8938 right_SB_LUT4_I3_O[3]
.sym 8939 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8941 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8942 row[7]
.sym 8946 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8948 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 8951 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 8952 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 8954 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 8974 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8977 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8987 $PACKER_VCC_NET
.sym 8992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 8994 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8995 $PACKER_VCC_NET
.sym 8998 $nextpnr_ICESTORM_LC_34$I3
.sym 9001 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9008 $nextpnr_ICESTORM_LC_34$I3
.sym 9082 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9089 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9099 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 9228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9232 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9233 col[6]
.sym 9234 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9238 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9239 $PACKER_VCC_NET
.sym 9240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 9241 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 9243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 9244 $PACKER_VCC_NET
.sym 9245 col[5]
.sym 9246 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9247 $PACKER_VCC_NET
.sym 9257 $PACKER_VCC_NET
.sym 9258 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 9260 $PACKER_VCC_NET
.sym 9265 $PACKER_VCC_NET
.sym 9268 $PACKER_VCC_NET
.sym 9269 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 9272 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9273 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9278 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 9281 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9286 $nextpnr_ICESTORM_LC_20$O
.sym 9289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9292 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 9295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 9298 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 9300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 9301 $PACKER_VCC_NET
.sym 9304 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 9306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9307 $PACKER_VCC_NET
.sym 9310 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 9312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 9316 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 9318 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9322 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[6]
.sym 9324 $PACKER_VCC_NET
.sym 9325 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9328 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 9330 $PACKER_VCC_NET
.sym 9331 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 9371 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 9382 col[9]
.sym 9386 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]
.sym 9391 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9393 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9395 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9396 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 9406 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9428 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9431 $PACKER_VCC_NET
.sym 9433 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[8]
.sym 9435 $PACKER_VCC_NET
.sym 9436 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9439 $nextpnr_ICESTORM_LC_21$I3
.sym 9442 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9449 $nextpnr_ICESTORM_LC_21$I3
.sym 9532 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9533 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9536 col[6]
.sym 9537 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[4]
.sym 9539 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[5]
.sym 9541 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[6]
.sym 9542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 9553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 9554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 9564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9568 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9570 $PACKER_VCC_NET
.sym 9571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 9575 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9576 $PACKER_VCC_NET
.sym 9577 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9580 $nextpnr_ICESTORM_LC_132$O
.sym 9583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 9588 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 9589 $PACKER_VCC_NET
.sym 9592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[2]
.sym 9594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 9595 $PACKER_VCC_NET
.sym 9598 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[3]
.sym 9600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9601 $PACKER_VCC_NET
.sym 9604 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[4]
.sym 9606 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 9607 $PACKER_VCC_NET
.sym 9610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[5]
.sym 9613 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[6]
.sym 9618 $PACKER_VCC_NET
.sym 9619 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9622 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[7]
.sym 9624 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9655 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9656 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 9657 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9658 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9659 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9660 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 9661 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 9672 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 9679 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[7]
.sym 9680 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 9684 ballvga.bally[7]
.sym 9685 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 9687 ballvga.bally[4]
.sym 9688 col[5]
.sym 9690 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[7]
.sym 9713 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9716 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9717 $PACKER_VCC_NET
.sym 9722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[8]
.sym 9729 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9730 $PACKER_VCC_NET
.sym 9733 $nextpnr_ICESTORM_LC_133$I3
.sym 9735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9743 $nextpnr_ICESTORM_LC_133$I3
.sym 9759 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9802 ballvga.ballx_SB_DFFESR_Q_6_D[2]
.sym 9803 ballvga.ballx_SB_DFFESR_Q_6_D[3]
.sym 9804 ballvga.ballx_SB_DFFESR_Q_6_D[4]
.sym 9805 ballvga.ballx_SB_DFFESR_Q_6_D[5]
.sym 9806 ballvga.ballx_SB_DFFESR_Q_6_D[6]
.sym 9807 ballvga.ballx_SB_DFFESR_Q_6_D[7]
.sym 9808 ballvga.ballx_SB_DFFESR_Q_6_D[8]
.sym 9814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9819 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 9820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 9823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9827 $PACKER_VCC_NET
.sym 9828 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9829 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 9832 ballvga.ballx[6]
.sym 9835 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9846 ballvga.bally[3]
.sym 9847 ballvga.bally[9]
.sym 9853 ballvga.bally[8]
.sym 9854 ballvga.bally[5]
.sym 9864 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9868 ballvga.bally[7]
.sym 9870 ballvga.bally[6]
.sym 9871 ballvga.bally[4]
.sym 9874 $nextpnr_ICESTORM_LC_166$O
.sym 9877 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9880 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9882 ballvga.bally[3]
.sym 9884 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9886 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9889 ballvga.bally[4]
.sym 9890 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9892 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 9895 ballvga.bally[5]
.sym 9896 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9898 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 9900 ballvga.bally[6]
.sym 9902 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 9904 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 9907 ballvga.bally[7]
.sym 9908 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 9910 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 9913 ballvga.bally[8]
.sym 9914 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 9917 ballvga.bally[9]
.sym 9920 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 9948 ballvga.ballx_SB_DFFESR_Q_6_D[9]
.sym 9949 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 9952 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 9953 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9955 $PACKER_VCC_NET
.sym 9963 ballvga.bally[8]
.sym 9966 ballvga.bally[5]
.sym 9967 ballvga.bally[9]
.sym 9973 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]
.sym 9975 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9979 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[9]
.sym 9980 ballvga.bally[6]
.sym 9981 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 9982 ballvga.dirx_SB_DFF_D_Q[2]
.sym 9993 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9994 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 9997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 10004 ballvga.bally_SB_DFFESR_Q_4_D[1]
.sym 10005 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 10007 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 10008 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 10011 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10012 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 10013 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 10014 ballvga.bally_SB_DFFESR_Q_4_D[2]
.sym 10017 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 10018 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 10019 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 10020 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 10021 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 10023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10024 ballvga.bally_SB_DFFESR_Q_4_D[1]
.sym 10027 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 10029 ballvga.bally_SB_DFFESR_Q_4_D[2]
.sym 10030 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 10033 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 10035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10036 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 10039 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[4]
.sym 10041 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 10042 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 10045 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[5]
.sym 10047 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 10048 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 10051 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[6]
.sym 10053 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 10054 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 10057 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[7]
.sym 10059 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 10060 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10063 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[8]
.sym 10065 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 10066 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 10096 ballvga.bally_SB_DFFESR_Q_4_D[2]
.sym 10097 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 10098 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 10099 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 10100 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 10101 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 10102 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 10112 $PACKER_VCC_NET
.sym 10116 right_SB_LUT4_I3_O[3]
.sym 10121 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 10123 ballvga.bally[5]
.sym 10125 ballvga.bally[8]
.sym 10129 $PACKER_VCC_NET
.sym 10130 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 10131 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[8]
.sym 10138 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10154 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10160 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 10167 ballvga.bally_SB_DFFESR_Q_4_D[1]
.sym 10168 $nextpnr_ICESTORM_LC_49$I3
.sym 10170 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 10171 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10178 $nextpnr_ICESTORM_LC_49$I3
.sym 10181 ballvga.bally_SB_DFFESR_Q_4_D[1]
.sym 10214 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10215 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 10216 clk_pxl$SB_IO_OUT
.sym 10217 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 10242 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 10243 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 10245 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 10247 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10249 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 10259 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10260 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10267 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10269 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 10271 ballvga.bally[7]
.sym 10275 ballvga.bally[4]
.sym 10276 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 10285 ballvga.bally[5]
.sym 10287 ballvga.bally[7]
.sym 10289 ballvga.bally[3]
.sym 10293 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10294 ballvga.bally[8]
.sym 10299 ballvga.bally[4]
.sym 10305 ballvga.bally[6]
.sym 10313 $PACKER_VCC_NET
.sym 10314 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10315 $nextpnr_ICESTORM_LC_87$O
.sym 10317 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10321 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10323 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10324 $PACKER_VCC_NET
.sym 10327 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10329 $PACKER_VCC_NET
.sym 10330 ballvga.bally[3]
.sym 10331 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10333 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10335 ballvga.bally[4]
.sym 10336 $PACKER_VCC_NET
.sym 10337 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10339 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10341 $PACKER_VCC_NET
.sym 10342 ballvga.bally[5]
.sym 10343 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10345 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10347 ballvga.bally[6]
.sym 10348 $PACKER_VCC_NET
.sym 10349 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10351 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10353 $PACKER_VCC_NET
.sym 10354 ballvga.bally[7]
.sym 10355 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10357 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10359 ballvga.bally[8]
.sym 10360 $PACKER_VCC_NET
.sym 10361 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 10415 ballvga.bally[6]
.sym 10417 ballvga.bally[3]
.sym 10420 ballvga.ballx[6]
.sym 10423 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10425 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10432 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 10433 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 10434 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 10435 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 10436 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 10437 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 10440 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 10441 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 10442 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 10443 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 10444 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 10445 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 10446 ballvga.diry_SB_DFF_D_Q[0]
.sym 10454 ballvga.bally[9]
.sym 10457 ballvga.diry_SB_DFF_D_Q[2]
.sym 10461 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 10463 ballvga.diry_SB_DFF_D_Q[2]
.sym 10464 ballvga.bally[9]
.sym 10465 ballvga.diry_SB_DFF_D_Q[0]
.sym 10466 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10470 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 10471 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 10472 ballvga.diry_SB_DFF_D_Q[2]
.sym 10475 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 10481 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 10482 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 10484 ballvga.diry_SB_DFF_D_Q[2]
.sym 10487 ballvga.diry_SB_DFF_D_Q[2]
.sym 10489 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 10490 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 10493 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 10494 ballvga.diry_SB_DFF_D_Q[2]
.sym 10496 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 10499 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 10501 ballvga.diry_SB_DFF_D_Q[2]
.sym 10502 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 10505 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 10506 ballvga.diry_SB_DFF_D_Q[2]
.sym 10508 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 10509 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 10510 clk_pxl$SB_IO_OUT
.sym 10511 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 10536 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 10537 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 10538 ballvga.bally[7]
.sym 10539 ballvga.diry_SB_DFF_D_Q[2]
.sym 10540 ballvga.bally[4]
.sym 10541 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 10542 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 10543 ballvga.bally[6]
.sym 10550 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 10552 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 10558 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 10562 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10567 ballvga.bally[6]
.sym 10579 ballvga.bally[5]
.sym 10580 ballvga.bally[8]
.sym 10582 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10583 ballvga.bally[3]
.sym 10585 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10597 ballvga.bally[4]
.sym 10600 ballvga.bally[6]
.sym 10603 ballvga.bally[7]
.sym 10609 $nextpnr_ICESTORM_LC_105$O
.sym 10611 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10615 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 10618 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10621 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 10624 ballvga.bally[3]
.sym 10625 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 10627 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 10629 ballvga.bally[4]
.sym 10631 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 10633 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 10636 ballvga.bally[5]
.sym 10637 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 10639 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 10642 ballvga.bally[6]
.sym 10643 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 10645 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 10647 ballvga.bally[7]
.sym 10649 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 10651 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 10654 ballvga.bally[8]
.sym 10655 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 10690 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10696 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 10713 $PACKER_VCC_NET
.sym 10719 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 10724 ballvga.bally[9]
.sym 10727 ballvga.diry_SB_DFF_D_Q[2]
.sym 10728 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10731 $PACKER_VCC_NET
.sym 10737 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10744 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 10750 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 10757 ballvga.bally[9]
.sym 10760 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 10769 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10771 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10781 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10782 $PACKER_VCC_NET
.sym 10783 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10787 ballvga.diry_SB_DFF_D_Q[2]
.sym 10788 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 10789 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 10803 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 10804 clk_pxl$SB_IO_OUT
.sym 10805 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 10832 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 10833 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 10834 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 10835 ballvga.dirx_SB_DFF_D_Q[0]
.sym 10836 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 10837 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 10977 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 10993 ballvga.ballx[6]
.sym 11035 clk_locked2$SB_IO_OUT
.sym 11052 clk_locked2$SB_IO_OUT
.sym 11117 clk_locked2$SB_IO_OUT
.sym 11399 left$SB_IO_IN
.sym 11786 left$SB_IO_IN
.sym 12042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12254 left_SB_LUT4_I3_I1[1]
.sym 12255 left_SB_LUT4_I3_I0[1]
.sym 12256 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 12257 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 12258 right_SB_LUT4_I3_I0[0]
.sym 12259 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 12260 paddlevga.paddlex[2]
.sym 12261 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 12278 left$SB_IO_IN
.sym 12281 paddlevga.paddlex[4]
.sym 12283 paddlevga.paddlex[2]
.sym 12285 right_SB_LUT4_I3_I2[8]
.sym 12287 paddlevga.paddlex[7]
.sym 12298 paddlevga.paddlex[7]
.sym 12302 paddlevga.paddlex[6]
.sym 12305 paddlevga.paddlex[4]
.sym 12314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12315 paddlevga.paddlex[3]
.sym 12317 paddlevga.paddlex[2]
.sym 12319 paddlevga.paddlex[8]
.sym 12324 $PACKER_VCC_NET
.sym 12325 paddlevga.paddlex[5]
.sym 12327 $nextpnr_ICESTORM_LC_90$O
.sym 12329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12333 right_SB_LUT4_I3_I2[1]
.sym 12335 paddlevga.paddlex[2]
.sym 12339 right_SB_LUT4_I3_I2[2]
.sym 12342 paddlevga.paddlex[3]
.sym 12345 right_SB_LUT4_I3_I2[3]
.sym 12347 $PACKER_VCC_NET
.sym 12348 paddlevga.paddlex[4]
.sym 12351 right_SB_LUT4_I3_I2[4]
.sym 12353 paddlevga.paddlex[5]
.sym 12354 $PACKER_VCC_NET
.sym 12357 right_SB_LUT4_I3_I2[5]
.sym 12360 paddlevga.paddlex[6]
.sym 12363 right_SB_LUT4_I3_I2[6]
.sym 12365 paddlevga.paddlex[7]
.sym 12366 $PACKER_VCC_NET
.sym 12369 right_SB_LUT4_I3_I2[7]
.sym 12371 $PACKER_VCC_NET
.sym 12372 paddlevga.paddlex[8]
.sym 12379 left_SB_LUT4_I3_I0[2]
.sym 12380 left_SB_LUT4_I3_I0[3]
.sym 12381 left_SB_LUT4_I3_I0[4]
.sym 12382 left_SB_LUT4_I3_I0[5]
.sym 12383 left_SB_LUT4_I3_I0[6]
.sym 12384 left_SB_LUT4_I3_I0[7]
.sym 12390 paddlevga.paddlex[2]
.sym 12401 paddlevga.paddlex[3]
.sym 12407 paddlevga.paddlex[6]
.sym 12409 paddlevga.paddlex[2]
.sym 12410 $PACKER_VCC_NET
.sym 12411 paddlevga.paddlex[5]
.sym 12413 right_SB_LUT4_I3_I2[7]
.sym 12436 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 12439 paddlevga.paddlex[9]
.sym 12450 $nextpnr_ICESTORM_LC_91$I3
.sym 12452 paddlevga.paddlex[9]
.sym 12460 $nextpnr_ICESTORM_LC_91$I3
.sym 12494 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 12500 left_SB_LUT4_I3_I0[8]
.sym 12501 paddlevga.paddlex[4]
.sym 12502 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 12503 paddlevga.paddlex[5]
.sym 12504 paddlevga.paddlex[7]
.sym 12505 paddlevga.paddlex[9]
.sym 12506 paddlevga.paddlex[3]
.sym 12507 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 12525 paddlevga.paddlex[7]
.sym 12527 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 12529 paddlevga.paddlex[3]
.sym 12533 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12535 paddlevga.paddlex[4]
.sym 12542 right_SB_LUT4_I3_O[3]
.sym 12543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 12544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 12545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 12546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 12547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 12548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 12551 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 12552 row[6]
.sym 12553 row[7]
.sym 12556 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 12557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 12562 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 12568 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 12570 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 12575 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 12576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 12581 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 12582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 12585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 12587 right_SB_LUT4_I3_O[3]
.sym 12588 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 12591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 12593 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 12597 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 12599 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 12600 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 12603 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 12605 row[6]
.sym 12606 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 12609 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 12611 row[7]
.sym 12612 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 12615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 12617 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 12618 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 12624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 12625 left_SB_LUT4_I3_I1[2]
.sym 12626 left_SB_LUT4_I3_I1[3]
.sym 12627 left_SB_LUT4_I3_I1[4]
.sym 12628 left_SB_LUT4_I3_I1[5]
.sym 12629 left_SB_LUT4_I3_I1[6]
.sym 12630 left_SB_LUT4_I3_I1[7]
.sym 12635 paddlevga.paddlex[8]
.sym 12638 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 12649 paddlevga.paddlex[5]
.sym 12651 left_SB_LUT4_I3_I1[8]
.sym 12653 paddlevga.paddlex[9]
.sym 12659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 12664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 12690 row[9]
.sym 12696 $nextpnr_ICESTORM_LC_24$I3
.sym 12698 row[9]
.sym 12699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 12706 $nextpnr_ICESTORM_LC_24$I3
.sym 12746 left_SB_LUT4_I3_I1[8]
.sym 12750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12753 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12776 row[9]
.sym 12777 row[9]
.sym 12779 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 12790 paddlevga.paddlex[6]
.sym 12794 paddlevga.paddlex[2]
.sym 12795 paddlevga.paddlex[7]
.sym 12799 paddlevga.paddlex[3]
.sym 12803 paddlevga.paddlex[8]
.sym 12805 paddlevga.paddlex[4]
.sym 12806 $PACKER_VCC_NET
.sym 12809 paddlevga.paddlex[5]
.sym 12814 $PACKER_VCC_NET
.sym 12815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12819 $nextpnr_ICESTORM_LC_74$O
.sym 12821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12825 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12827 $PACKER_VCC_NET
.sym 12828 paddlevga.paddlex[2]
.sym 12831 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 12833 paddlevga.paddlex[3]
.sym 12834 $PACKER_VCC_NET
.sym 12835 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12837 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 12839 paddlevga.paddlex[4]
.sym 12841 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 12843 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 12846 paddlevga.paddlex[5]
.sym 12847 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 12849 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 12851 $PACKER_VCC_NET
.sym 12852 paddlevga.paddlex[6]
.sym 12853 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 12855 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 12857 paddlevga.paddlex[7]
.sym 12858 $PACKER_VCC_NET
.sym 12859 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 12861 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 12863 paddlevga.paddlex[8]
.sym 12864 $PACKER_VCC_NET
.sym 12865 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 12869 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 12870 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 12871 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12872 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12873 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12874 lives_display_SB_LUT4_I1_O[2]
.sym 12875 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12876 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 12894 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 12897 $PACKER_VCC_NET
.sym 12901 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 12905 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 12911 row[6]
.sym 12913 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 12915 row[7]
.sym 12916 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 12917 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 12918 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 12919 row[6]
.sym 12922 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 12923 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 12924 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 12925 paddlevga.paddlex[9]
.sym 12929 $PACKER_VCC_NET
.sym 12937 row[9]
.sym 12943 paddlevga.paddlex[9]
.sym 12944 $PACKER_VCC_NET
.sym 12946 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 12950 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 12958 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 12961 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 12967 row[9]
.sym 12968 row[6]
.sym 12969 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 12970 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 12975 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 12979 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 12985 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 12986 row[6]
.sym 12987 row[7]
.sym 12988 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 12992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 12993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 12994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13000 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13003 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13004 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 13005 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13006 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 13008 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13009 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13011 row[7]
.sym 13013 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 13014 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 13015 row[6]
.sym 13019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13021 col[8]
.sym 13022 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 13023 col[9]
.sym 13025 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13027 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13033 right_SB_LUT4_I3_O[3]
.sym 13034 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 13035 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 13036 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 13037 row[7]
.sym 13038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 13041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 13042 row[6]
.sym 13045 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 13050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 13051 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13053 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 13062 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 13064 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 13065 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 13067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 13068 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13071 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 13073 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 13077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 13079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 13080 right_SB_LUT4_I3_O[3]
.sym 13083 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 13085 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 13086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 13089 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 13091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 13092 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 13095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 13097 row[6]
.sym 13098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 13101 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 13103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 13104 row[7]
.sym 13107 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 13109 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 13110 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13116 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 13117 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 13118 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 13119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 13120 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 13121 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 13122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 13129 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13133 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13137 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13141 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 13157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13161 col[6]
.sym 13162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 13171 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13173 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 13177 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13178 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 13182 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 13183 col[9]
.sym 13185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 13186 row[9]
.sym 13187 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13188 $nextpnr_ICESTORM_LC_35$I3
.sym 13190 row[9]
.sym 13191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 13198 $nextpnr_ICESTORM_LC_35$I3
.sym 13213 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 13214 col[6]
.sym 13215 col[9]
.sym 13216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 13219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 13220 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13228 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 13231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13232 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13233 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13238 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 13239 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 13241 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 13242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13245 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13248 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13255 col[5]
.sym 13257 col[6]
.sym 13258 $PACKER_VCC_NET
.sym 13259 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13260 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13269 row[9]
.sym 13272 row[9]
.sym 13279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 13282 col[6]
.sym 13290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13291 col[8]
.sym 13293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13296 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 13297 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13298 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 13299 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 13301 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 13305 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 13307 col[5]
.sym 13308 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 13310 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 13311 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13313 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 13314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13317 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 13319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13320 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 13323 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 13325 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 13326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13329 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 13331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13332 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 13335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 13337 col[5]
.sym 13338 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 13341 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 13343 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 13344 col[6]
.sym 13347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 13349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13350 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 13353 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 13355 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 13356 col[8]
.sym 13363 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 13364 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 13365 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 13366 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 13367 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 13368 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 13376 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13379 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13388 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13389 $PACKER_VCC_NET
.sym 13391 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13394 col[5]
.sym 13396 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13397 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 13415 col[9]
.sym 13426 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 13427 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 13428 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13434 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 13436 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 13437 col[9]
.sym 13440 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 13442 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 13446 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[10]
.sym 13448 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[11]
.sym 13455 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13458 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[12]
.sym 13460 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[13]
.sym 13467 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13470 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[14]
.sym 13472 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 13479 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13484 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 13485 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 13486 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13496 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13498 col[6]
.sym 13499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13501 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 13502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13503 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 13504 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13505 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 13507 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13508 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 13509 col[9]
.sym 13510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13511 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 13513 col[8]
.sym 13514 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13516 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13517 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13518 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 13530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 13551 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[16]
.sym 13559 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[17]
.sym 13566 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13569 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13571 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 13576 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13577 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 13579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13620 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13622 col[5]
.sym 13624 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 13633 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13638 $PACKER_VCC_NET
.sym 13641 ballvga.ballx[5]
.sym 13649 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 13651 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 13658 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13662 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]
.sym 13663 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13666 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13667 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[6]
.sym 13669 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 13671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[4]
.sym 13673 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[5]
.sym 13674 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13675 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 13677 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[7]
.sym 13680 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 13682 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 13683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13686 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 13688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 13689 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 13692 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 13694 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13695 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 13698 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 13700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13701 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]
.sym 13704 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[4]
.sym 13706 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[4]
.sym 13707 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13710 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[5]
.sym 13712 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[5]
.sym 13713 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13716 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[6]
.sym 13718 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[6]
.sym 13719 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[7]
.sym 13724 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[7]
.sym 13725 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 13733 ballvga.ballx_SB_DFFESR_Q_6_D[1]
.sym 13734 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13737 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 13742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13747 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 13749 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13752 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 13757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[9]
.sym 13760 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13761 ballvga.ballx[8]
.sym 13764 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13766 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[7]
.sym 13771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13772 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 13773 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13774 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13776 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13777 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 13778 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 13779 col[9]
.sym 13780 col[6]
.sym 13781 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[9]
.sym 13782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13783 col[8]
.sym 13785 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[9]
.sym 13786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13788 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 13790 col[5]
.sym 13791 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[5]
.sym 13792 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[6]
.sym 13793 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[7]
.sym 13794 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[8]
.sym 13796 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[8]
.sym 13797 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]
.sym 13798 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[4]
.sym 13799 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13800 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13801 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13802 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[8]
.sym 13803 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[8]
.sym 13805 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[8]
.sym 13806 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13810 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[9]
.sym 13811 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[8]
.sym 13812 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[9]
.sym 13813 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[8]
.sym 13816 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 13817 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[6]
.sym 13818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13819 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 13822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13823 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[5]
.sym 13824 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13825 col[6]
.sym 13828 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[7]
.sym 13829 col[8]
.sym 13830 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[4]
.sym 13831 col[5]
.sym 13834 col[9]
.sym 13835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13836 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 13837 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[8]
.sym 13840 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13841 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13843 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13846 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]
.sym 13847 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13848 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 13849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13866 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 13873 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[9]
.sym 13874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 13875 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13877 ballvga.ballx[4]
.sym 13880 $PACKER_VCC_NET
.sym 13881 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13885 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13895 ballvga.ballx[4]
.sym 13898 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13901 $PACKER_VCC_NET
.sym 13907 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13909 $PACKER_VCC_NET
.sym 13913 ballvga.ballx[5]
.sym 13915 ballvga.ballx[7]
.sym 13921 ballvga.ballx[8]
.sym 13923 ballvga.ballx[3]
.sym 13924 ballvga.ballx[6]
.sym 13926 $nextpnr_ICESTORM_LC_164$O
.sym 13929 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13932 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 13934 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13936 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13938 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 13940 $PACKER_VCC_NET
.sym 13941 ballvga.ballx[3]
.sym 13942 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 13944 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 13946 $PACKER_VCC_NET
.sym 13947 ballvga.ballx[4]
.sym 13948 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 13950 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 13952 ballvga.ballx[5]
.sym 13953 $PACKER_VCC_NET
.sym 13954 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 13956 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 13958 $PACKER_VCC_NET
.sym 13959 ballvga.ballx[6]
.sym 13960 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 13962 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[7]
.sym 13964 ballvga.ballx[7]
.sym 13965 $PACKER_VCC_NET
.sym 13966 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 13968 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[8]
.sym 13970 ballvga.ballx[8]
.sym 13971 $PACKER_VCC_NET
.sym 13972 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[7]
.sym 13977 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[9]
.sym 13978 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 13980 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 13981 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 13982 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 13983 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13990 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13991 ball_display_SB_DFFE_Q_E
.sym 13993 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13996 ball_display_SB_DFFE_Q_E
.sym 13997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13998 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 14000 col[8]
.sym 14001 ballvga.ballx[7]
.sym 14002 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14003 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 14004 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14005 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14006 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 14007 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14008 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14009 ballvga.ballx[3]
.sym 14010 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14012 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[8]
.sym 14018 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 14021 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 14024 $PACKER_VCC_NET
.sym 14030 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14041 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14044 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14046 ballvga.ballx[9]
.sym 14051 $PACKER_VCC_NET
.sym 14052 ballvga.ballx[9]
.sym 14053 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[8]
.sym 14057 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14058 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14074 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14075 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14077 $PACKER_VCC_NET
.sym 14080 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 14081 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14083 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 14096 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 14097 clk_pxl$SB_IO_OUT
.sym 14098 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 14112 row[7]
.sym 14113 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14114 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14115 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 14116 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14118 row[6]
.sym 14129 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 14130 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14132 ballvga.ballx[9]
.sym 14133 ballvga.ballx[5]
.sym 14134 $PACKER_VCC_NET
.sym 14142 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 14146 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14147 $PACKER_VCC_NET
.sym 14148 ballvga.bally[6]
.sym 14153 ballvga.bally[3]
.sym 14155 $PACKER_VCC_NET
.sym 14161 ballvga.bally[5]
.sym 14163 ballvga.bally[8]
.sym 14165 ballvga.bally[7]
.sym 14168 ballvga.bally[4]
.sym 14172 $nextpnr_ICESTORM_LC_163$O
.sym 14175 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 14178 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 14180 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14182 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 14184 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 14186 $PACKER_VCC_NET
.sym 14187 ballvga.bally[3]
.sym 14188 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 14190 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[4]
.sym 14192 $PACKER_VCC_NET
.sym 14193 ballvga.bally[4]
.sym 14194 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 14196 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[5]
.sym 14198 ballvga.bally[5]
.sym 14199 $PACKER_VCC_NET
.sym 14200 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[4]
.sym 14202 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[6]
.sym 14204 $PACKER_VCC_NET
.sym 14205 ballvga.bally[6]
.sym 14206 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[5]
.sym 14208 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[7]
.sym 14210 $PACKER_VCC_NET
.sym 14211 ballvga.bally[7]
.sym 14212 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[6]
.sym 14214 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[8]
.sym 14216 $PACKER_VCC_NET
.sym 14217 ballvga.bally[8]
.sym 14218 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[7]
.sym 14223 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[8]
.sym 14224 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14225 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14226 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 14227 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 14228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14229 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14241 ballvga.bally[3]
.sym 14244 ballvga.bally[6]
.sym 14249 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14254 ballvga.bally[4]
.sym 14257 ballvga.ballx[8]
.sym 14258 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[8]
.sym 14265 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14270 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 14275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 14281 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14282 ballvga.bally[8]
.sym 14284 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14286 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14287 ballvga.bally[9]
.sym 14290 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14293 ballvga.bally[3]
.sym 14294 $PACKER_VCC_NET
.sym 14297 ballvga.bally[9]
.sym 14298 $PACKER_VCC_NET
.sym 14299 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[8]
.sym 14302 ballvga.bally[8]
.sym 14316 ballvga.bally[3]
.sym 14326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 14327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14328 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 14329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14338 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14341 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14363 col[6]
.sym 14369 ballvga.ballx[4]
.sym 14371 col[5]
.sym 14373 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 14375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 14378 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14380 $PACKER_VCC_NET
.sym 14387 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 14389 $PACKER_VCC_NET
.sym 14391 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 14392 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 14393 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 14395 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 14397 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 14398 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 14399 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 14418 $nextpnr_ICESTORM_LC_88$O
.sym 14421 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 14424 ballvga.changey_SB_LUT4_I3_I2[1]
.sym 14426 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 14427 $PACKER_VCC_NET
.sym 14430 ballvga.changey_SB_LUT4_I3_I2[2]
.sym 14432 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 14436 ballvga.changey_SB_LUT4_I3_I2[3]
.sym 14439 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 14442 ballvga.changey_SB_LUT4_I3_I2[4]
.sym 14445 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 14448 ballvga.changey_SB_LUT4_I3_I2[5]
.sym 14451 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 14454 ballvga.changey_SB_LUT4_I3_I2[6]
.sym 14457 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 14460 $nextpnr_ICESTORM_LC_89$I3
.sym 14463 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 14468 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 14469 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 14470 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 14472 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 14473 ballvga.ballx[8]
.sym 14474 ballvga.ballx[4]
.sym 14475 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 14493 ballvga.ballx[9]
.sym 14495 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 14497 ballvga.ballx[7]
.sym 14498 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14499 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14501 ballvga.ballx[3]
.sym 14503 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 14504 $nextpnr_ICESTORM_LC_89$I3
.sym 14517 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 14525 ballvga.bally[9]
.sym 14528 ballvga.bally[8]
.sym 14529 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 14530 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 14531 ballvga.bally[3]
.sym 14534 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 14536 ballvga.diry_SB_DFF_D_Q[2]
.sym 14538 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14545 $nextpnr_ICESTORM_LC_89$I3
.sym 14548 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 14549 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14551 ballvga.bally[9]
.sym 14554 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 14563 ballvga.diry_SB_DFF_D_Q[2]
.sym 14568 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 14575 ballvga.bally[9]
.sym 14578 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 14579 ballvga.bally[8]
.sym 14580 ballvga.bally[3]
.sym 14581 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 14584 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 14589 ballvga.inverty_$glb_clk
.sym 14593 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 14594 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 14595 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 14596 ballvga.dirx_SB_DFF_D_Q[1]
.sym 14597 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 14598 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 14603 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 14611 ballvga.inverty
.sym 14613 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 14615 $PACKER_VCC_NET
.sym 14617 ballvga.ballx[5]
.sym 14618 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 14619 ballvga.ballx[9]
.sym 14621 ballvga.ballx[8]
.sym 14622 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14623 ballvga.ballx[4]
.sym 14655 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14707 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14712 ballvga.invertx_$glb_clk
.sym 14714 ballvga.ballx[9]
.sym 14715 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 14716 ballvga.ballx[7]
.sym 14718 ballvga.ballx[3]
.sym 14721 ballvga.ballx[5]
.sym 14734 ballvga.ballx[6]
.sym 14762 ballvga.ballx[6]
.sym 14770 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14773 ballvga.ballx[7]
.sym 14775 ballvga.ballx[3]
.sym 14781 ballvga.ballx[8]
.sym 14782 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14783 ballvga.ballx[4]
.sym 14786 ballvga.ballx[5]
.sym 14787 $nextpnr_ICESTORM_LC_96$O
.sym 14790 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14793 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 14795 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14799 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 14802 ballvga.ballx[3]
.sym 14803 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 14805 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 14808 ballvga.ballx[4]
.sym 14809 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 14811 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 14814 ballvga.ballx[5]
.sym 14815 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 14817 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 14820 ballvga.ballx[6]
.sym 14821 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 14823 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 14826 ballvga.ballx[7]
.sym 14827 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 14829 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 14832 ballvga.ballx[8]
.sym 14833 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 14864 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 14873 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 14878 ballvga.ballx[9]
.sym 14913 ballvga.ballx[9]
.sym 14914 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 15092 left$SB_IO_IN
.sym 15481 paddlevga.paddlex[2]
.sym 16113 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 16126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16134 left_SB_LUT4_I3_I1[1]
.sym 16135 left_SB_LUT4_I3_I0[1]
.sym 16138 left$SB_IO_IN
.sym 16140 paddlevga.paddlex[2]
.sym 16142 right_SB_LUT4_I3_I0[7]
.sym 16144 paddlevga.paddlex[4]
.sym 16148 paddlevga.paddlex[5]
.sym 16150 paddlevga.paddlex[7]
.sym 16153 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16154 paddlevga.paddlex[3]
.sym 16155 $PACKER_VCC_NET
.sym 16160 paddlevga.paddlex[2]
.sym 16161 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16165 paddlevga.paddlex[2]
.sym 16166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16168 $PACKER_VCC_NET
.sym 16171 paddlevga.paddlex[5]
.sym 16179 paddlevga.paddlex[3]
.sym 16184 paddlevga.paddlex[2]
.sym 16189 paddlevga.paddlex[7]
.sym 16195 right_SB_LUT4_I3_I0[7]
.sym 16196 left$SB_IO_IN
.sym 16197 left_SB_LUT4_I3_I0[1]
.sym 16198 left_SB_LUT4_I3_I1[1]
.sym 16204 paddlevga.paddlex[4]
.sym 16205 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16206 clk_pxl$SB_IO_OUT
.sym 16208 right_SB_LUT4_I3_I0[7]
.sym 16214 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 16230 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16234 left_SB_LUT4_I3_I0[5]
.sym 16235 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 16238 right$SB_IO_IN
.sym 16250 paddlevga.paddlex[4]
.sym 16252 paddlevga.paddlex[5]
.sym 16255 paddlevga.paddlex[2]
.sym 16261 paddlevga.paddlex[7]
.sym 16263 paddlevga.paddlex[3]
.sym 16264 paddlevga.paddlex[6]
.sym 16265 $PACKER_VCC_NET
.sym 16270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16273 $PACKER_VCC_NET
.sym 16277 paddlevga.paddlex[8]
.sym 16281 $nextpnr_ICESTORM_LC_30$O
.sym 16283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16287 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 16289 paddlevga.paddlex[2]
.sym 16290 $PACKER_VCC_NET
.sym 16293 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 16295 paddlevga.paddlex[3]
.sym 16296 $PACKER_VCC_NET
.sym 16297 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 16299 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 16301 $PACKER_VCC_NET
.sym 16302 paddlevga.paddlex[4]
.sym 16303 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 16305 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 16307 paddlevga.paddlex[5]
.sym 16308 $PACKER_VCC_NET
.sym 16309 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 16311 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 16313 paddlevga.paddlex[6]
.sym 16314 $PACKER_VCC_NET
.sym 16315 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 16317 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 16319 paddlevga.paddlex[7]
.sym 16320 $PACKER_VCC_NET
.sym 16321 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 16323 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 16325 $PACKER_VCC_NET
.sym 16326 paddlevga.paddlex[8]
.sym 16327 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 16335 paddlevga.paddlex[8]
.sym 16336 right_SB_LUT4_I1_O[3]
.sym 16337 right_SB_LUT4_I3_O[0]
.sym 16358 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 16367 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 16372 right_SB_LUT4_I3_I0[7]
.sym 16373 left$SB_IO_IN
.sym 16374 left_SB_LUT4_I3_I1[2]
.sym 16375 left_SB_LUT4_I3_I1[3]
.sym 16376 left_SB_LUT4_I3_I0[4]
.sym 16377 left_SB_LUT4_I3_I1[5]
.sym 16378 left_SB_LUT4_I3_I0[6]
.sym 16379 left_SB_LUT4_I3_I0[7]
.sym 16380 right_SB_LUT4_I3_I0[7]
.sym 16381 left$SB_IO_IN
.sym 16382 left_SB_LUT4_I3_I0[2]
.sym 16383 left_SB_LUT4_I3_I0[3]
.sym 16384 left_SB_LUT4_I3_I1[4]
.sym 16385 $PACKER_VCC_NET
.sym 16386 left_SB_LUT4_I3_I1[6]
.sym 16387 left_SB_LUT4_I3_I1[7]
.sym 16388 left_SB_LUT4_I3_I1[8]
.sym 16393 paddlevga.paddlex[9]
.sym 16394 left_SB_LUT4_I3_I0[5]
.sym 16396 left_SB_LUT4_I3_I0[8]
.sym 16399 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16405 $PACKER_VCC_NET
.sym 16406 paddlevga.paddlex[9]
.sym 16408 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 16411 right_SB_LUT4_I3_I0[7]
.sym 16412 left$SB_IO_IN
.sym 16413 left_SB_LUT4_I3_I1[3]
.sym 16414 left_SB_LUT4_I3_I0[3]
.sym 16417 left_SB_LUT4_I3_I0[5]
.sym 16418 left$SB_IO_IN
.sym 16419 right_SB_LUT4_I3_I0[7]
.sym 16420 left_SB_LUT4_I3_I1[5]
.sym 16423 right_SB_LUT4_I3_I0[7]
.sym 16424 left_SB_LUT4_I3_I0[4]
.sym 16425 left_SB_LUT4_I3_I1[4]
.sym 16426 left$SB_IO_IN
.sym 16429 left_SB_LUT4_I3_I0[6]
.sym 16430 left$SB_IO_IN
.sym 16431 right_SB_LUT4_I3_I0[7]
.sym 16432 left_SB_LUT4_I3_I1[6]
.sym 16435 left_SB_LUT4_I3_I0[8]
.sym 16436 right_SB_LUT4_I3_I0[7]
.sym 16437 left$SB_IO_IN
.sym 16438 left_SB_LUT4_I3_I1[8]
.sym 16441 left_SB_LUT4_I3_I1[2]
.sym 16442 left$SB_IO_IN
.sym 16443 right_SB_LUT4_I3_I0[7]
.sym 16444 left_SB_LUT4_I3_I0[2]
.sym 16447 right_SB_LUT4_I3_I0[7]
.sym 16448 left_SB_LUT4_I3_I1[7]
.sym 16449 left_SB_LUT4_I3_I0[7]
.sym 16450 left$SB_IO_IN
.sym 16451 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16452 clk_pxl$SB_IO_OUT
.sym 16456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 16457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 16458 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 16459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 16460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 16461 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 16466 right_SB_LUT4_I3_I2[8]
.sym 16480 right_SB_LUT4_I3_O[3]
.sym 16485 right_SB_LUT4_I1_O[0]
.sym 16496 paddlevga.paddlex[4]
.sym 16498 paddlevga.paddlex[5]
.sym 16499 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16500 paddlevga.paddlex[7]
.sym 16504 paddlevga.paddlex[2]
.sym 16507 paddlevga.paddlex[8]
.sym 16509 paddlevga.paddlex[3]
.sym 16510 paddlevga.paddlex[6]
.sym 16527 $nextpnr_ICESTORM_LC_154$O
.sym 16530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16533 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 16535 paddlevga.paddlex[2]
.sym 16537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16539 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 16541 paddlevga.paddlex[3]
.sym 16543 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 16545 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 16548 paddlevga.paddlex[4]
.sym 16549 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 16551 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 16553 paddlevga.paddlex[5]
.sym 16555 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 16557 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 16559 paddlevga.paddlex[6]
.sym 16561 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 16563 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 16565 paddlevga.paddlex[7]
.sym 16567 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 16569 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 16572 paddlevga.paddlex[8]
.sym 16573 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 16577 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 16578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 16579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 16581 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16583 right_SB_LUT4_I1_O[2]
.sym 16584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 16591 $PACKER_VCC_NET
.sym 16596 $PACKER_VCC_NET
.sym 16602 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16603 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16607 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16613 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 16620 paddlevga.paddlex[9]
.sym 16634 $PACKER_VCC_NET
.sym 16636 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16638 paddlevga.paddlex[2]
.sym 16646 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16651 paddlevga.paddlex[9]
.sym 16654 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 16676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16693 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16694 $PACKER_VCC_NET
.sym 16696 paddlevga.paddlex[2]
.sym 16697 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16698 clk_pxl$SB_IO_OUT
.sym 16704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 16705 right_SB_LUT4_I1_O[1]
.sym 16716 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16718 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16723 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 16724 col[6]
.sym 16726 lives_display_SB_LUT4_I1_O[2]
.sym 16732 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16741 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16743 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16744 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16745 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16746 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 16748 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16751 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 16752 right_SB_LUT4_I3_O[3]
.sym 16753 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 16755 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 16756 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16757 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 16758 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 16760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 16761 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 16762 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16763 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16764 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 16765 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16767 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16768 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 16769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 16770 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16771 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16772 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 16774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 16775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 16776 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 16777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 16780 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16781 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16782 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16783 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 16786 right_SB_LUT4_I3_O[3]
.sym 16787 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 16788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16789 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16792 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16793 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16795 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 16798 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16799 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 16800 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16801 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16806 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16807 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 16810 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 16811 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 16812 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16813 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 16816 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 16817 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16818 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16819 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 16821 clk_pxl$SB_IO_OUT
.sym 16837 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 16840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 16845 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16847 col[8]
.sym 16852 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 16853 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 16854 lives_display_SB_LUT4_I1_O[2]
.sym 16865 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 16866 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 16867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 16868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 16877 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16879 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16897 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16904 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 16915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 16927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 16940 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 16954 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 16957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 16958 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 16962 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 16964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 16968 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16976 right_SB_LUT4_I3_O[3]
.sym 16977 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 16980 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 16989 $PACKER_VCC_NET
.sym 16992 $PACKER_VCC_NET
.sym 16994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 16997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17000 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17008 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17011 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17012 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17013 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17019 $nextpnr_ICESTORM_LC_156$O
.sym 17021 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17025 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17029 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17031 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 17033 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17037 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 17039 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17040 $PACKER_VCC_NET
.sym 17041 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 17043 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 17045 $PACKER_VCC_NET
.sym 17046 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17047 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 17049 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 17051 $PACKER_VCC_NET
.sym 17052 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17053 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 17055 $nextpnr_ICESTORM_LC_157$I3
.sym 17057 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17059 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 17061 $nextpnr_ICESTORM_LC_157$COUT
.sym 17063 $PACKER_VCC_NET
.sym 17065 $nextpnr_ICESTORM_LC_157$I3
.sym 17072 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17074 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 17075 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 17077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17082 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17083 $PACKER_VCC_NET
.sym 17085 col[5]
.sym 17086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 17087 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17088 $PACKER_VCC_NET
.sym 17089 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17091 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17094 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17097 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 17102 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 17105 $nextpnr_ICESTORM_LC_157$COUT
.sym 17110 col[8]
.sym 17111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 17113 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 17114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 17116 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 17118 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 17119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 17124 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17130 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17131 col[5]
.sym 17132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 17133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17136 right_SB_LUT4_I3_O[3]
.sym 17137 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 17138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17139 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17140 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17141 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 17145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 17146 $nextpnr_ICESTORM_LC_157$COUT
.sym 17151 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 17161 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17162 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17163 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17167 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 17168 right_SB_LUT4_I3_O[3]
.sym 17169 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 17170 col[5]
.sym 17179 col[8]
.sym 17180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17181 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 17182 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 17185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 17186 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17205 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17207 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17208 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17209 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17210 col[8]
.sym 17211 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17212 col[9]
.sym 17213 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17214 col[8]
.sym 17215 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17220 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17226 lives_display_SB_LUT4_I1_O[2]
.sym 17227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 17244 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17247 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17254 $PACKER_VCC_NET
.sym 17256 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17258 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17260 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17261 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17262 $PACKER_VCC_NET
.sym 17265 $nextpnr_ICESTORM_LC_57$O
.sym 17267 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 17271 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 17274 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17277 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 17280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17281 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 17283 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 17285 $PACKER_VCC_NET
.sym 17286 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17287 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 17289 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 17291 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17292 $PACKER_VCC_NET
.sym 17293 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 17295 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 17297 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17298 $PACKER_VCC_NET
.sym 17299 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 17301 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 17304 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17305 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 17307 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 17309 $PACKER_VCC_NET
.sym 17310 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17311 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 17329 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17330 $PACKER_VCC_NET
.sym 17333 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17338 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 17339 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17342 lives_display_SB_LUT4_I1_O[2]
.sym 17344 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17346 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17350 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17351 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 17356 $PACKER_VCC_NET
.sym 17368 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17371 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17388 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 17390 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17391 $PACKER_VCC_NET
.sym 17392 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 17394 $nextpnr_ICESTORM_LC_58$I3
.sym 17396 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17398 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 17404 $nextpnr_ICESTORM_LC_58$I3
.sym 17442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 17450 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17458 row[9]
.sym 17459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17481 $PACKER_VCC_NET
.sym 17483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17485 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17489 $PACKER_VCC_NET
.sym 17491 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17500 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17511 $nextpnr_ICESTORM_LC_121$O
.sym 17514 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17517 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 17519 $PACKER_VCC_NET
.sym 17520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17523 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 17525 $PACKER_VCC_NET
.sym 17526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17529 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 17532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[4]
.sym 17537 $PACKER_VCC_NET
.sym 17538 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[5]
.sym 17543 $PACKER_VCC_NET
.sym 17544 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[6]
.sym 17550 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17553 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[7]
.sym 17555 $PACKER_VCC_NET
.sym 17556 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17574 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 17577 $PACKER_VCC_NET
.sym 17582 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17584 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17585 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17586 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17589 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17590 row[9]
.sym 17592 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 17594 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17596 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 17597 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[7]
.sym 17603 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17606 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17612 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 17613 ballvga.ballx_SB_DFFESR_Q_6_D[1]
.sym 17622 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 17628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 17630 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 17631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17634 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 17637 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17641 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 17642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 17643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 17644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 17656 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17659 ballvga.ballx_SB_DFFESR_Q_6_D[1]
.sym 17677 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17679 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 17681 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 17682 clk_pxl$SB_IO_OUT
.sym 17683 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 17686 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 17687 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 17688 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17690 ball_display
.sym 17691 ball_display_SB_DFFE_Q_E
.sym 17696 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17697 col[8]
.sym 17699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17705 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17710 ballvga.ballx[4]
.sym 17713 ball_display
.sym 17718 lives_display_SB_LUT4_I1_O[2]
.sym 17727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17728 ballvga.ballx_SB_DFFESR_Q_6_D[1]
.sym 17729 ballvga.ballx_SB_DFFESR_Q_6_D[5]
.sym 17730 ballvga.ballx_SB_DFFESR_Q_6_D[6]
.sym 17731 ballvga.ballx_SB_DFFESR_Q_6_D[7]
.sym 17734 ballvga.ballx_SB_DFFESR_Q_6_D[2]
.sym 17735 ballvga.ballx_SB_DFFESR_Q_6_D[3]
.sym 17736 ballvga.ballx_SB_DFFESR_Q_6_D[4]
.sym 17738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17739 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17740 ballvga.ballx_SB_DFFESR_Q_6_D[8]
.sym 17746 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17750 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17753 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]
.sym 17759 ballvga.ballx_SB_DFFESR_Q_6_D[1]
.sym 17760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17763 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[2]
.sym 17765 ballvga.ballx_SB_DFFESR_Q_6_D[2]
.sym 17766 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17769 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3]
.sym 17771 ballvga.ballx_SB_DFFESR_Q_6_D[3]
.sym 17772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17775 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[4]
.sym 17777 ballvga.ballx_SB_DFFESR_Q_6_D[4]
.sym 17778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17781 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[5]
.sym 17783 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17784 ballvga.ballx_SB_DFFESR_Q_6_D[5]
.sym 17787 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[6]
.sym 17789 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17790 ballvga.ballx_SB_DFFESR_Q_6_D[6]
.sym 17793 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[7]
.sym 17795 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17796 ballvga.ballx_SB_DFFESR_Q_6_D[7]
.sym 17799 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[8]
.sym 17801 ballvga.ballx_SB_DFFESR_Q_6_D[8]
.sym 17802 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17808 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17809 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 17810 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 17811 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 17812 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 17813 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 17814 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 17821 $PACKER_VCC_NET
.sym 17828 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17832 ballvga.ballx[3]
.sym 17833 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[8]
.sym 17834 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17836 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17837 col[9]
.sym 17838 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 17839 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17843 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[8]
.sym 17848 ballvga.ballx_SB_DFFESR_Q_6_D[9]
.sym 17853 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17854 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17855 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17856 row[6]
.sym 17857 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17860 row[7]
.sym 17861 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17862 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17863 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17865 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17866 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17867 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 17868 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 17869 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 17870 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 17876 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 17877 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 17879 right_SB_LUT4_I3_O[3]
.sym 17880 $nextpnr_ICESTORM_LC_50$I3
.sym 17882 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17883 ballvga.ballx_SB_DFFESR_Q_6_D[9]
.sym 17890 $nextpnr_ICESTORM_LC_50$I3
.sym 17893 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 17894 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 17895 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17896 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 17905 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 17906 row[6]
.sym 17907 right_SB_LUT4_I3_O[3]
.sym 17908 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17911 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 17912 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17913 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17914 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17917 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 17918 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17919 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17920 row[7]
.sym 17924 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17932 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 17933 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 17934 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 17935 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 17936 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 17937 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 17944 ballvga.ballx[8]
.sym 17950 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17952 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17957 ballvga.ballx[5]
.sym 17959 ballvga.ballx[7]
.sym 17960 ballvga.ballx[9]
.sym 17963 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17965 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17972 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17974 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 17976 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17979 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17981 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 17982 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17983 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 17984 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 17985 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 17986 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17991 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17996 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 18000 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 18002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18003 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 18005 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 18006 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18009 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 18011 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 18012 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 18015 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 18017 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 18018 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18021 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 18023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 18024 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 18027 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[4]
.sym 18029 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 18030 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 18033 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[5]
.sym 18035 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 18036 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 18039 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[6]
.sym 18041 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18042 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 18045 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[7]
.sym 18047 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 18048 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 18053 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 18054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 18055 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 18056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 18057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 18058 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 18059 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 18060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 18069 $PACKER_VCC_NET
.sym 18075 $PACKER_VCC_NET
.sym 18076 col[5]
.sym 18084 $PACKER_VCC_NET
.sym 18085 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18086 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 18087 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18089 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[7]
.sym 18095 col[8]
.sym 18096 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18097 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18098 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 18099 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 18100 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 18101 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 18103 col[6]
.sym 18105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 18106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 18107 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 18108 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 18109 col[9]
.sym 18111 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 18112 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 18113 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 18116 col[5]
.sym 18117 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18118 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 18120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 18123 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 18124 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 18126 $nextpnr_ICESTORM_LC_51$I3
.sym 18128 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 18129 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 18136 $nextpnr_ICESTORM_LC_51$I3
.sym 18139 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 18140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18141 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 18142 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 18145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 18146 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 18147 col[8]
.sym 18148 col[5]
.sym 18151 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 18152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 18153 col[6]
.sym 18154 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 18158 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 18159 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 18160 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18166 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18169 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 18170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 18171 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 18172 col[9]
.sym 18201 ballvga.ballx[4]
.sym 18210 lives_display_SB_LUT4_I1_O[2]
.sym 18219 $PACKER_VCC_NET
.sym 18227 $PACKER_VCC_NET
.sym 18231 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 18234 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 18235 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 18236 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 18238 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 18241 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 18243 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 18248 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 18249 $nextpnr_ICESTORM_LC_116$O
.sym 18252 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 18255 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_I3_I2[1]
.sym 18257 $PACKER_VCC_NET
.sym 18258 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 18261 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_I3_I2[2]
.sym 18263 $PACKER_VCC_NET
.sym 18264 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 18267 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_I3_I2[3]
.sym 18270 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 18273 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_I3_I2[4]
.sym 18275 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 18276 $PACKER_VCC_NET
.sym 18279 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_I3_I2[5]
.sym 18281 $PACKER_VCC_NET
.sym 18282 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 18285 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_I3_I2[6]
.sym 18287 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 18288 $PACKER_VCC_NET
.sym 18291 $nextpnr_ICESTORM_LC_117$I3
.sym 18294 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 18299 ballvga.invertx
.sym 18300 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 18301 livevga.livescount_SB_DFFE_D_E
.sym 18302 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 18303 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 18304 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18305 ballvga.ballx_SB_LUT4_O_1_I3[1]
.sym 18306 ballvga.inverty
.sym 18313 $PACKER_VCC_NET
.sym 18319 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 18325 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 18327 ballvga.ballx[4]
.sym 18331 ballvga.ballx[3]
.sym 18335 $nextpnr_ICESTORM_LC_117$I3
.sym 18345 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 18346 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 18347 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 18348 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 18349 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 18350 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 18351 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 18353 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 18357 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 18358 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 18363 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18364 ballvga.ballx[9]
.sym 18365 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 18368 ballvga.ballx[7]
.sym 18371 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 18376 $nextpnr_ICESTORM_LC_117$I3
.sym 18379 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 18380 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 18381 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18386 ballvga.ballx[7]
.sym 18397 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 18398 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 18399 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 18400 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 18404 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 18410 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 18411 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 18412 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18415 ballvga.ballx[9]
.sym 18416 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 18417 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 18418 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 18419 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 18420 clk_pxl$SB_IO_OUT
.sym 18421 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 18425 changey
.sym 18429 ballvga.ballx[6]
.sym 18441 ballvga.invertx
.sym 18447 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 18449 ballvga.ballx[5]
.sym 18451 ballvga.ballx[9]
.sym 18453 ballvga.ballx[8]
.sym 18455 ballvga.ballx[7]
.sym 18463 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 18465 $PACKER_VCC_NET
.sym 18466 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 18468 ballvga.ballx[8]
.sym 18473 ballvga.ballx[7]
.sym 18475 ballvga.ballx[3]
.sym 18477 ballvga.ballx[4]
.sym 18478 ballvga.ballx[5]
.sym 18480 $PACKER_VCC_NET
.sym 18494 ballvga.ballx[6]
.sym 18495 $nextpnr_ICESTORM_LC_75$O
.sym 18498 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 18501 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18503 $PACKER_VCC_NET
.sym 18504 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 18507 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18509 ballvga.ballx[3]
.sym 18510 $PACKER_VCC_NET
.sym 18511 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18513 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18515 $PACKER_VCC_NET
.sym 18516 ballvga.ballx[4]
.sym 18517 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18519 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 18521 $PACKER_VCC_NET
.sym 18522 ballvga.ballx[5]
.sym 18523 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18525 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 18527 ballvga.ballx[6]
.sym 18528 $PACKER_VCC_NET
.sym 18529 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 18531 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 18533 ballvga.ballx[7]
.sym 18534 $PACKER_VCC_NET
.sym 18535 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 18537 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 18539 $PACKER_VCC_NET
.sym 18540 ballvga.ballx[8]
.sym 18541 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 18559 $PACKER_VCC_NET
.sym 18565 ballvga.changey_SB_DFFESR_Q_E
.sym 18577 $PACKER_VCC_NET
.sym 18581 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 18588 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 18590 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 18591 ballvga.dirx_SB_DFF_D_Q[1]
.sym 18592 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 18596 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 18598 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 18599 ballvga.dirx_SB_DFF_D_Q[0]
.sym 18600 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 18602 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 18610 ballvga.ballx[9]
.sym 18617 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18619 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 18620 ballvga.ballx[9]
.sym 18621 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18622 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 18626 ballvga.dirx_SB_DFF_D_Q[0]
.sym 18627 ballvga.dirx_SB_DFF_D_Q[1]
.sym 18628 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18631 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18632 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 18633 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 18643 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 18645 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18646 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 18661 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 18662 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18664 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 18665 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 18666 clk_pxl$SB_IO_OUT
.sym 18667 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 18668 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 18688 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 19015 left$SB_IO_IN
.sym 19078 left$SB_IO_IN
.sym 19575 left$SB_IO_IN
.sym 19929 right$SB_IO_IN
.sym 19943 $PACKER_VCC_NET
.sym 19944 $PACKER_VCC_NET
.sym 19951 row[9]
.sym 19959 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 19960 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 19961 right_SB_LUT4_I3_I0[0]
.sym 19962 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 19963 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 19964 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 19967 $PACKER_VCC_NET
.sym 19970 $PACKER_VCC_NET
.sym 19978 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 19980 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 19989 $nextpnr_ICESTORM_LC_78$O
.sym 19992 right_SB_LUT4_I3_I0[0]
.sym 19995 right_SB_LUT4_I3_I0[1]
.sym 19998 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 20001 right_SB_LUT4_I3_I0[2]
.sym 20003 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 20004 $PACKER_VCC_NET
.sym 20007 right_SB_LUT4_I3_I0[3]
.sym 20009 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 20010 $PACKER_VCC_NET
.sym 20013 right_SB_LUT4_I3_I0[4]
.sym 20015 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 20019 right_SB_LUT4_I3_I0[5]
.sym 20022 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 20025 right_SB_LUT4_I3_I0[6]
.sym 20027 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 20031 $nextpnr_ICESTORM_LC_79$I3
.sym 20033 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 20067 left$SB_IO_IN
.sym 20075 $nextpnr_ICESTORM_LC_79$I3
.sym 20109 paddlevga.paddlex[9]
.sym 20116 $nextpnr_ICESTORM_LC_79$I3
.sym 20151 paddlevga.paddlex[9]
.sym 20189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20190 right_SB_LUT4_I3_O[0]
.sym 20193 col[6]
.sym 20194 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 20195 col[9]
.sym 20196 col[8]
.sym 20203 right_SB_LUT4_I3_I0[7]
.sym 20205 right$SB_IO_IN
.sym 20208 right_SB_LUT4_I3_I2[8]
.sym 20213 right$SB_IO_IN
.sym 20218 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 20221 row[9]
.sym 20227 left$SB_IO_IN
.sym 20230 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20262 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 20266 left$SB_IO_IN
.sym 20267 row[9]
.sym 20268 right$SB_IO_IN
.sym 20269 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20272 right_SB_LUT4_I3_I0[7]
.sym 20273 left$SB_IO_IN
.sym 20274 right$SB_IO_IN
.sym 20275 right_SB_LUT4_I3_I2[8]
.sym 20309 col[5]
.sym 20311 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20312 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20314 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20316 right_SB_LUT4_I1_O[3]
.sym 20326 $PACKER_VCC_NET
.sym 20328 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20330 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20333 $PACKER_VCC_NET
.sym 20337 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20341 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20346 row[6]
.sym 20353 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20354 row[7]
.sym 20357 right_SB_LUT4_I3_O[3]
.sym 20358 $nextpnr_ICESTORM_LC_84$O
.sym 20361 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 20366 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20370 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 20372 $PACKER_VCC_NET
.sym 20373 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 20376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 20378 right_SB_LUT4_I3_O[3]
.sym 20379 $PACKER_VCC_NET
.sym 20380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 20382 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 20384 $PACKER_VCC_NET
.sym 20385 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 20388 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 20390 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20392 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 20394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 20397 row[6]
.sym 20398 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 20400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 20402 $PACKER_VCC_NET
.sym 20403 row[7]
.sym 20404 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 20432 row[6]
.sym 20434 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20435 $PACKER_VCC_NET
.sym 20437 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20438 row[9]
.sym 20439 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20440 row[7]
.sym 20442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 20443 right_SB_LUT4_I3_O[3]
.sym 20444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 20450 right_SB_LUT4_I3_O[3]
.sym 20451 $PACKER_VCC_NET
.sym 20452 right_SB_LUT4_I1_O[0]
.sym 20453 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20454 right_SB_LUT4_I1_O[1]
.sym 20456 row[9]
.sym 20461 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20462 right_SB_LUT4_I3_O[0]
.sym 20463 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20471 right_SB_LUT4_I1_O[2]
.sym 20472 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 20474 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20476 right_SB_LUT4_I1_O[3]
.sym 20481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 20483 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20485 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 20487 $nextpnr_ICESTORM_LC_85$I3
.sym 20489 $PACKER_VCC_NET
.sym 20490 row[9]
.sym 20491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 20497 $nextpnr_ICESTORM_LC_85$I3
.sym 20506 right_SB_LUT4_I1_O[3]
.sym 20507 right_SB_LUT4_I1_O[1]
.sym 20508 right_SB_LUT4_I1_O[2]
.sym 20509 right_SB_LUT4_I1_O[0]
.sym 20518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20519 right_SB_LUT4_I3_O[3]
.sym 20520 right_SB_LUT4_I3_O[0]
.sym 20521 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 20524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20525 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20533 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 20534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20536 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 20538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 20554 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20555 col[5]
.sym 20557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20558 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 20564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20577 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20581 col[5]
.sym 20589 col[6]
.sym 20591 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20594 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20599 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20630 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20631 col[5]
.sym 20632 col[6]
.sym 20636 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20637 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 20656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 20657 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 20658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 20659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 20660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 20667 right_SB_LUT4_I1_O[0]
.sym 20669 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20673 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20674 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 20677 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 20689 col[9]
.sym 20697 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20698 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20699 col[6]
.sym 20700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20709 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20712 col[8]
.sym 20713 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 20715 col[5]
.sym 20717 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20719 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20729 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20733 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 20735 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20741 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20745 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20747 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 20751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 20753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20754 col[5]
.sym 20757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 20759 col[6]
.sym 20760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20763 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 20765 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20769 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20772 col[8]
.sym 20789 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20791 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 20793 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 20799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20803 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 20804 col[5]
.sym 20805 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20809 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 20813 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20832 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20849 col[9]
.sym 20850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20853 col[9]
.sym 20856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 20859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 20864 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 20871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 20876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 20883 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20886 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 20888 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 20895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 20904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 20906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 20907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 20912 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20913 col[6]
.sym 20914 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 20920 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20921 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20924 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20926 $PACKER_VCC_NET
.sym 20927 row[9]
.sym 20928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 20929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 20930 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20931 col[8]
.sym 20933 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20934 $PACKER_VCC_NET
.sym 20935 col[9]
.sym 20936 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 20943 right_SB_LUT4_I3_O[3]
.sym 20952 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20962 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 20969 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20971 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 20972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 20976 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20979 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 20981 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20985 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 20988 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20993 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 21013 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 21017 right_SB_LUT4_I3_O[3]
.sym 21018 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21025 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 21026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 21027 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 21028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 21029 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 21030 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 21036 col[8]
.sym 21037 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21041 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21044 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21046 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 21048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 21049 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21050 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21051 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21066 right_SB_LUT4_I3_O[3]
.sym 21071 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 21074 col[5]
.sym 21075 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 21077 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21079 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 21081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21082 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 21083 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 21085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 21088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 21090 col[6]
.sym 21091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21093 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21094 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21096 $nextpnr_ICESTORM_LC_7$O
.sym 21098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 21102 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 21104 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 21105 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21108 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 21110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21111 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 21116 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21117 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 21120 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 21122 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 21123 right_SB_LUT4_I3_O[3]
.sym 21126 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 21128 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 21129 col[5]
.sym 21132 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 21134 col[6]
.sym 21135 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 21138 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 21140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21141 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 21162 right_SB_LUT4_I3_O[3]
.sym 21163 row[7]
.sym 21164 row[6]
.sym 21166 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21167 right_SB_LUT4_I3_O[3]
.sym 21172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21182 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 21191 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 21192 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 21193 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 21201 col[8]
.sym 21202 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21205 col[9]
.sym 21219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 21221 col[8]
.sym 21222 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 21225 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 21227 col[9]
.sym 21228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 21231 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[10]
.sym 21234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 21237 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[11]
.sym 21239 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[12]
.sym 21246 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21249 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[13]
.sym 21251 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[14]
.sym 21258 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21261 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[15]
.sym 21263 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21271 lives_display_SB_DFFSR_Q_R
.sym 21281 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21283 row[9]
.sym 21285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21287 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21293 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21295 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 21296 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21297 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21300 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21302 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[15]
.sym 21324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21342 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[16]
.sym 21344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21348 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[17]
.sym 21351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21354 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[18]
.sym 21356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21360 $nextpnr_ICESTORM_LC_8$I3
.sym 21363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 21370 $nextpnr_ICESTORM_LC_8$I3
.sym 21399 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[6]
.sym 21417 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21418 $PACKER_VCC_NET
.sym 21419 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21421 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 21423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21424 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21433 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 21435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21436 $PACKER_VCC_NET
.sym 21437 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21442 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21446 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 21465 $nextpnr_ICESTORM_LC_148$O
.sym 21468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 21471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 21473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21477 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 21479 $PACKER_VCC_NET
.sym 21480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 21483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 21485 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21486 $PACKER_VCC_NET
.sym 21489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[4]
.sym 21491 $PACKER_VCC_NET
.sym 21492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[5]
.sym 21497 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21498 $PACKER_VCC_NET
.sym 21501 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[6]
.sym 21503 $PACKER_VCC_NET
.sym 21504 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[7]
.sym 21509 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21528 col[9]
.sym 21537 lives_display_SB_LUT4_I1_O[2]
.sym 21538 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21541 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 21542 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21543 ball_display
.sym 21549 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[6]
.sym 21551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[7]
.sym 21557 row[9]
.sym 21558 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 21559 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 21561 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21562 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 21563 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 21566 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 21567 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 21568 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21569 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21574 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 21577 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21578 $PACKER_VCC_NET
.sym 21579 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21583 ball_display_SB_DFFE_Q_E
.sym 21584 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21587 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 21588 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[8]
.sym 21590 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21591 $PACKER_VCC_NET
.sym 21594 $nextpnr_ICESTORM_LC_149$I3
.sym 21597 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21604 $nextpnr_ICESTORM_LC_149$I3
.sym 21607 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 21608 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 21609 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21610 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 21613 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 21614 row[9]
.sym 21615 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21616 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 21625 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 21626 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21627 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 21628 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 21633 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21635 ball_display_SB_DFFE_Q_E
.sym 21636 clk_pxl$SB_IO_OUT
.sym 21640 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 21641 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 21642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 21643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 21660 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21662 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 21663 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21664 right_SB_LUT4_I3_O[3]
.sym 21665 ballvga.ballx[6]
.sym 21666 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21667 row[7]
.sym 21668 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21670 row[6]
.sym 21671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 21673 row[9]
.sym 21681 ballvga.ballx[6]
.sym 21686 ballvga.ballx[8]
.sym 21693 ballvga.ballx[4]
.sym 21696 ballvga.ballx[7]
.sym 21697 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21702 ballvga.ballx[5]
.sym 21703 ballvga.ballx[3]
.sym 21705 ballvga.ballx[9]
.sym 21711 $nextpnr_ICESTORM_LC_165$O
.sym 21714 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21717 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 21720 ballvga.ballx[3]
.sym 21721 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21723 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21725 ballvga.ballx[4]
.sym 21727 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 21729 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 21732 ballvga.ballx[5]
.sym 21733 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21735 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 21738 ballvga.ballx[6]
.sym 21739 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 21741 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 21744 ballvga.ballx[7]
.sym 21745 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 21747 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 21749 ballvga.ballx[8]
.sym 21751 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 21756 ballvga.ballx[9]
.sym 21757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 21777 $PACKER_VCC_NET
.sym 21780 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21784 $PACKER_VCC_NET
.sym 21788 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21804 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21806 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21807 $PACKER_VCC_NET
.sym 21815 $PACKER_VCC_NET
.sym 21822 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 21823 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21824 right_SB_LUT4_I3_O[3]
.sym 21826 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21827 row[7]
.sym 21830 row[6]
.sym 21834 $nextpnr_ICESTORM_LC_80$O
.sym 21837 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21840 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 21842 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21846 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 21848 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 21852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 21854 right_SB_LUT4_I3_O[3]
.sym 21855 $PACKER_VCC_NET
.sym 21856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 21858 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 21860 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21861 $PACKER_VCC_NET
.sym 21862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 21864 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 21866 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 21868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 21870 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 21872 row[6]
.sym 21874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 21876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 21878 row[7]
.sym 21879 $PACKER_VCC_NET
.sym 21880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 21902 ball_display
.sym 21903 lives_display_SB_LUT4_I1_O[2]
.sym 21909 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21911 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 21913 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 21918 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 21919 livevga.livescount_SB_DFFE_D_Q[0]
.sym 21920 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 21931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 21932 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 21936 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 21939 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 21940 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21943 row[9]
.sym 21949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 21955 $PACKER_VCC_NET
.sym 21957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 21959 $PACKER_VCC_NET
.sym 21960 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21961 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 21963 $nextpnr_ICESTORM_LC_81$I3
.sym 21965 row[9]
.sym 21966 $PACKER_VCC_NET
.sym 21967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 21973 $nextpnr_ICESTORM_LC_81$I3
.sym 21976 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 21985 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 21988 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 21996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 22001 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 22011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 22012 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 22014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 22029 col[8]
.sym 22030 col[9]
.sym 22031 ball_display
.sym 22035 brickvga.del_SB_DFFESR_Q_R
.sym 22049 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 22050 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 22051 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 22062 ballvga.ballx_SB_LUT4_O_1_I3[1]
.sym 22063 $PACKER_VCC_NET
.sym 22066 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 22070 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 22073 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 22077 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 22080 $nextpnr_ICESTORM_LC_76$O
.sym 22083 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 22086 ballvga.ballx_SB_LUT4_O_1_I3_SB_CARRY_CI_CO[2]
.sym 22089 ballvga.ballx_SB_LUT4_O_1_I3[1]
.sym 22092 ballvga.ballx_SB_LUT4_O_1_I3_SB_CARRY_CI_CO[3]
.sym 22094 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 22095 $PACKER_VCC_NET
.sym 22098 ballvga.ballx_SB_LUT4_O_1_I3_SB_CARRY_CI_CO[4]
.sym 22100 $PACKER_VCC_NET
.sym 22101 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 22104 ballvga.ballx_SB_LUT4_O_1_I3_SB_CARRY_CI_CO[5]
.sym 22107 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 22110 ballvga.ballx_SB_LUT4_O_1_I3_SB_CARRY_CI_CO[6]
.sym 22112 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 22116 ballvga.ballx_SB_LUT4_O_1_I3_SB_CARRY_CI_CO[7]
.sym 22119 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 22122 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 22124 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 22130 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 22131 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 22133 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 22135 livevga.livescount_SB_DFFE_D_Q[0]
.sym 22148 ballvga.ballx[9]
.sym 22157 ballvga.ballx[6]
.sym 22166 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 22172 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 22177 ballvga.ballx[4]
.sym 22179 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 22182 changey
.sym 22183 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 22184 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 22185 ballvga.ballx[4]
.sym 22186 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22187 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 22188 ballvga.ballx[3]
.sym 22190 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 22191 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 22192 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 22194 ballvga.ballx[5]
.sym 22198 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 22200 ballvga.ballx[7]
.sym 22204 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 22205 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 22206 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22207 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 22210 ballvga.ballx[5]
.sym 22216 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 22217 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 22222 ballvga.ballx[4]
.sym 22228 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 22229 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 22230 ballvga.ballx[4]
.sym 22231 ballvga.ballx[5]
.sym 22234 ballvga.ballx[3]
.sym 22236 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 22237 ballvga.ballx[7]
.sym 22243 ballvga.ballx[3]
.sym 22246 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 22247 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 22249 changey
.sym 22250 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 22251 clk_pxl$SB_IO_OUT
.sym 22253 brickvga.del_SB_DFFESR_Q_R
.sym 22254 del
.sym 22258 brickvga.del_SB_DFFESR_Q_E
.sym 22260 ballvga.changey_SB_DFFESR_Q_E
.sym 22272 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 22305 ballvga.changey_SB_DFFESR_Q_E
.sym 22307 brickvga.del_SB_DFFESR_Q_R
.sym 22309 $PACKER_VCC_NET
.sym 22311 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 22346 $PACKER_VCC_NET
.sym 22369 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 22373 ballvga.changey_SB_DFFESR_Q_E
.sym 22374 clk_pxl$SB_IO_OUT
.sym 22375 brickvga.del_SB_DFFESR_Q_R
.sym 22391 lives_display_SB_LUT4_I1_O[2]
.sym 22395 brickvga.del_SB_DFFESR_Q_R
.sym 22401 brick_display
.sym 22419 ballvga.ballx[7]
.sym 22420 ballvga.ballx[8]
.sym 22422 ballvga.ballx[4]
.sym 22424 ballvga.ballx[6]
.sym 22425 ballvga.ballx[9]
.sym 22428 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 22429 ballvga.ballx[3]
.sym 22432 ballvga.ballx[5]
.sym 22434 $PACKER_VCC_NET
.sym 22442 $PACKER_VCC_NET
.sym 22449 $nextpnr_ICESTORM_LC_112$O
.sym 22452 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 22455 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22457 $PACKER_VCC_NET
.sym 22458 ballvga.ballx[3]
.sym 22461 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 22463 ballvga.ballx[4]
.sym 22464 $PACKER_VCC_NET
.sym 22467 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 22469 ballvga.ballx[5]
.sym 22470 $PACKER_VCC_NET
.sym 22473 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 22475 ballvga.ballx[6]
.sym 22479 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 22481 ballvga.ballx[7]
.sym 22482 $PACKER_VCC_NET
.sym 22485 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 22487 ballvga.ballx[8]
.sym 22488 $PACKER_VCC_NET
.sym 22491 $nextpnr_ICESTORM_LC_113$I3
.sym 22494 ballvga.ballx[9]
.sym 22535 $nextpnr_ICESTORM_LC_113$I3
.sym 22576 $nextpnr_ICESTORM_LC_113$I3
.sym 22738 left$SB_IO_IN
.sym 22757 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 24130 col[9]
.sym 24133 row[6]
.sym 24136 row[7]
.sym 24137 $PACKER_VCC_NET
.sym 24157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24159 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 24160 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 24161 col[5]
.sym 24162 col[9]
.sym 24163 col[8]
.sym 24164 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24165 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24168 col[6]
.sym 24169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 24170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 24171 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 24172 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 24180 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 24184 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24189 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 24191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24192 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24195 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 24197 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24198 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 24201 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 24203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24204 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 24207 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 24209 col[5]
.sym 24210 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 24213 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[4]
.sym 24215 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 24216 col[6]
.sym 24219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[5]
.sym 24221 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 24222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24225 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[6]
.sym 24227 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 24228 col[8]
.sym 24231 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 24233 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 24234 col[9]
.sym 24251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24257 col[5]
.sym 24261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24265 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 24275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 24280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 24281 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 24282 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[8]
.sym 24315 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 24318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[9]
.sym 24321 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 24324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[10]
.sym 24327 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24330 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[11]
.sym 24332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[12]
.sym 24339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24342 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[13]
.sym 24344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24348 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[14]
.sym 24351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24354 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 24356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24374 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24375 col[6]
.sym 24376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24378 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 24382 col[8]
.sym 24384 col[9]
.sym 24385 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24387 col[5]
.sym 24389 col[6]
.sym 24390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24393 $PACKER_VCC_NET
.sym 24395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24398 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 24403 col[5]
.sym 24404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 24406 col[8]
.sym 24412 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24413 col[6]
.sym 24415 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24416 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24418 col[9]
.sym 24419 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24421 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 24422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 24426 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 24427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 24429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24430 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 24431 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 24432 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 24435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[16]
.sym 24437 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24441 $nextpnr_ICESTORM_LC_17$I3
.sym 24444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 24451 $nextpnr_ICESTORM_LC_17$I3
.sym 24454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 24455 col[5]
.sym 24456 col[6]
.sym 24457 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24460 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 24461 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 24462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 24463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 24468 col[8]
.sym 24469 col[9]
.sym 24472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 24474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24475 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 24478 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 24479 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 24480 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24481 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 24499 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24500 col[8]
.sym 24501 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 24502 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 24503 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24506 col[9]
.sym 24507 col[5]
.sym 24508 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 24509 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 24510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24511 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24515 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24517 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24520 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24528 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24529 $PACKER_VCC_NET
.sym 24534 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24535 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24536 $PACKER_VCC_NET
.sym 24537 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24539 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24553 $PACKER_VCC_NET
.sym 24558 $nextpnr_ICESTORM_LC_158$O
.sym 24561 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 24566 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24567 $PACKER_VCC_NET
.sym 24568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24570 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 24572 $PACKER_VCC_NET
.sym 24573 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 24576 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 24578 $PACKER_VCC_NET
.sym 24579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 24582 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 24584 $PACKER_VCC_NET
.sym 24585 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 24588 $nextpnr_ICESTORM_LC_159$I3
.sym 24590 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 24598 $nextpnr_ICESTORM_LC_159$I3
.sym 24620 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24621 row[6]
.sym 24622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24624 row[9]
.sym 24625 $PACKER_VCC_NET
.sym 24626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 24627 right_SB_LUT4_I3_O[3]
.sym 24628 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24630 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 24631 row[7]
.sym 24632 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24635 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 24638 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24640 row[6]
.sym 24642 row[7]
.sym 24643 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 24649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24650 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24651 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24657 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 24664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24667 $PACKER_VCC_NET
.sym 24670 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 24674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24675 $PACKER_VCC_NET
.sym 24680 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24681 $nextpnr_ICESTORM_LC_4$O
.sym 24684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 24689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24693 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 24695 $PACKER_VCC_NET
.sym 24696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 24701 $PACKER_VCC_NET
.sym 24702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 24705 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 24707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 24708 $PACKER_VCC_NET
.sym 24711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 24713 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24714 $PACKER_VCC_NET
.sym 24717 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 24719 $PACKER_VCC_NET
.sym 24720 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3[7]
.sym 24726 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24744 col[5]
.sym 24746 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 24751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 24754 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24755 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 24760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 24767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3[7]
.sym 24772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 24778 col[6]
.sym 24779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 24781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 24782 col[9]
.sym 24783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 24784 col[8]
.sym 24786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24787 col[5]
.sym 24788 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24791 $PACKER_VCC_NET
.sym 24794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24797 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 24806 $PACKER_VCC_NET
.sym 24807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 24812 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24819 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 24820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 24829 col[5]
.sym 24830 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24831 col[6]
.sym 24832 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 24841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24847 col[8]
.sym 24848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 24849 col[9]
.sym 24850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 24863 del
.sym 24864 del
.sym 24868 col[9]
.sym 24872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 24874 col[6]
.sym 24875 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24877 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24878 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24880 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 24883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24884 col[5]
.sym 24886 col[6]
.sym 24888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24897 right_SB_LUT4_I3_O[3]
.sym 24899 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24901 $PACKER_VCC_NET
.sym 24902 row[9]
.sym 24904 row[6]
.sym 24909 row[7]
.sym 24910 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24913 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 24914 $PACKER_VCC_NET
.sym 24927 $nextpnr_ICESTORM_LC_52$O
.sym 24930 right_SB_LUT4_I3_O[3]
.sym 24933 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 24935 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 24939 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 24941 $PACKER_VCC_NET
.sym 24942 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 24945 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 24947 row[6]
.sym 24949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 24951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 24953 row[7]
.sym 24954 $PACKER_VCC_NET
.sym 24955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 24957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 24959 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24960 $PACKER_VCC_NET
.sym 24961 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 24963 $nextpnr_ICESTORM_LC_53$I3
.sym 24965 row[9]
.sym 24966 $PACKER_VCC_NET
.sym 24967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 24973 $nextpnr_ICESTORM_LC_53$I3
.sym 24989 col[9]
.sym 24990 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24992 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 24993 col[5]
.sym 24995 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 24999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25006 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25008 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25019 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25021 $PACKER_VCC_NET
.sym 25022 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25029 $PACKER_VCC_NET
.sym 25030 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 25032 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25033 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25050 $nextpnr_ICESTORM_LC_31$O
.sym 25053 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25056 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 25058 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25059 $PACKER_VCC_NET
.sym 25062 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 25064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25065 $PACKER_VCC_NET
.sym 25068 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 25071 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25074 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 25076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 25077 $PACKER_VCC_NET
.sym 25080 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 25083 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25086 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[6]
.sym 25088 $PACKER_VCC_NET
.sym 25089 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25092 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 25094 $PACKER_VCC_NET
.sym 25095 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25112 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25113 col[8]
.sym 25114 col[9]
.sym 25116 row[9]
.sym 25117 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25119 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 25122 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25126 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25128 row[7]
.sym 25130 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25131 ball_display_SB_DFFE_Q_E
.sym 25132 row[6]
.sym 25133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25134 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25135 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 25136 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 25148 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 25153 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25154 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25159 $PACKER_VCC_NET
.sym 25170 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 25173 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[8]
.sym 25175 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25176 $PACKER_VCC_NET
.sym 25179 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 25181 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25186 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 25187 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 25189 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 25235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 25241 lives_display_SB_DFFSR_Q_R
.sym 25244 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 25247 row[7]
.sym 25248 row[6]
.sym 25253 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25255 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25258 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25266 row[9]
.sym 25273 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25275 right_SB_LUT4_I3_O[3]
.sym 25283 $PACKER_VCC_NET
.sym 25288 row[7]
.sym 25290 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25291 $PACKER_VCC_NET
.sym 25292 row[6]
.sym 25294 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25296 $nextpnr_ICESTORM_LC_45$O
.sym 25299 right_SB_LUT4_I3_O[3]
.sym 25302 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[1]
.sym 25304 $PACKER_VCC_NET
.sym 25305 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25308 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[2]
.sym 25310 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25311 $PACKER_VCC_NET
.sym 25314 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[3]
.sym 25316 $PACKER_VCC_NET
.sym 25317 row[6]
.sym 25320 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[4]
.sym 25322 row[7]
.sym 25323 $PACKER_VCC_NET
.sym 25326 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[5]
.sym 25328 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25329 $PACKER_VCC_NET
.sym 25332 $nextpnr_ICESTORM_LC_46$I3
.sym 25335 row[9]
.sym 25342 $nextpnr_ICESTORM_LC_46$I3
.sym 25359 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25360 row[9]
.sym 25362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 25363 right_SB_LUT4_I3_O[3]
.sym 25364 row[7]
.sym 25365 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25366 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25367 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25369 row[6]
.sym 25370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 25371 col[6]
.sym 25374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25376 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 25377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 25378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25379 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 25381 col[5]
.sym 25387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25388 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25389 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25390 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25393 $PACKER_VCC_NET
.sym 25398 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25401 $PACKER_VCC_NET
.sym 25403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 25405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 25419 $nextpnr_ICESTORM_LC_54$O
.sym 25422 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 25425 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[1]
.sym 25427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25428 $PACKER_VCC_NET
.sym 25431 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[2]
.sym 25433 $PACKER_VCC_NET
.sym 25434 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25437 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[3]
.sym 25439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25440 $PACKER_VCC_NET
.sym 25443 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[4]
.sym 25445 $PACKER_VCC_NET
.sym 25446 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 25449 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[5]
.sym 25451 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25452 $PACKER_VCC_NET
.sym 25455 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[6]
.sym 25457 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25458 $PACKER_VCC_NET
.sym 25461 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[7]
.sym 25463 $PACKER_VCC_NET
.sym 25464 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 25491 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25505 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[7]
.sym 25511 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25512 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 25517 $PACKER_VCC_NET
.sym 25521 livevga.livescount_SB_DFFE_D_Q[0]
.sym 25524 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[6]
.sym 25525 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 25536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 25539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 25542 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[8]
.sym 25544 $PACKER_VCC_NET
.sym 25545 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25548 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[9]
.sym 25551 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25555 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 25556 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[6]
.sym 25557 livevga.livescount_SB_DFFE_D_Q[0]
.sym 25558 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[9]
.sym 25562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 25569 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 25573 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 25607 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 25608 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 25609 livevga.livescount_SB_DFFE_D_Q[0]
.sym 25610 right_SB_LUT4_I3_O[3]
.sym 25612 $PACKER_VCC_NET
.sym 25624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 25636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 25641 col[6]
.sym 25642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 25644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 25645 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 25646 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 25647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 25648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 25650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25651 col[5]
.sym 25652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 25659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 25664 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 25665 $nextpnr_ICESTORM_LC_61$O
.sym 25667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 25671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25674 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25677 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 25679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25680 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 25683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 25685 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 25686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 25689 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 25691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 25692 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 25695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 25697 col[5]
.sym 25698 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 25701 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 25703 col[6]
.sym 25704 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 25707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 25709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 25710 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 25731 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 25733 lives_display_SB_DFFSR_Q_R
.sym 25737 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 25751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 25760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 25761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 25766 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25768 col[9]
.sym 25769 col[8]
.sym 25771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 25788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 25790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 25791 col[8]
.sym 25794 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 25796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 25797 col[9]
.sym 25800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 25803 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 25806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 25809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 25814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25818 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 25821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25824 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 25826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25830 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 25833 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25867 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25869 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 25874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 25888 ballvga.ballx[9]
.sym 25897 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 25911 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 25914 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25917 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 25919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 25926 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25929 $nextpnr_ICESTORM_LC_62$I3
.sym 25931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 25939 $nextpnr_ICESTORM_LC_62$I3
.sym 25943 ballvga.ballx[9]
.sym 25955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 25993 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 26004 livevga.livescount_SB_DFFE_D_E
.sym 26010 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 26011 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 26013 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26023 livevga.livescount_SB_DFFE_D_Q[0]
.sym 26036 livevga.livescount_SB_DFFE_D_Q[0]
.sym 26037 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 26041 livevga.livescount_SB_DFFE_D_Q[0]
.sym 26042 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 26053 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 26054 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26065 livevga.livescount_SB_DFFE_D_Q[0]
.sym 26081 livevga.livescount_SB_DFFE_D_E
.sym 26082 clk_pxl$SB_IO_OUT
.sym 26096 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 26099 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 26104 brick_display
.sym 26118 del
.sym 26127 brickvga.del_SB_DFFESR_Q_E
.sym 26134 ball_display
.sym 26138 brickvga.del_SB_DFFESR_Q_R
.sym 26139 lives_display_SB_LUT4_I1_O[2]
.sym 26146 brick_display
.sym 26150 del
.sym 26151 $PACKER_VCC_NET
.sym 26158 ball_display
.sym 26159 lives_display_SB_LUT4_I1_O[2]
.sym 26161 brick_display
.sym 26164 $PACKER_VCC_NET
.sym 26188 brick_display
.sym 26189 ball_display
.sym 26190 lives_display_SB_LUT4_I1_O[2]
.sym 26191 del
.sym 26200 lives_display_SB_LUT4_I1_O[2]
.sym 26202 brick_display
.sym 26203 ball_display
.sym 26204 brickvga.del_SB_DFFESR_Q_E
.sym 26205 clk_pxl$SB_IO_OUT
.sym 26206 brickvga.del_SB_DFFESR_Q_R
.sym 26219 brickvga.del_SB_DFFESR_Q_R
.sym 26221 brickvga.del_SB_DFFESR_Q_E
.sym 26241 ballvga.inverty
.sym 26531 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 26544 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 27538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 27539 col[5]
.sym 27541 col[6]
.sym 27542 $PACKER_VCC_NET
.sym 27544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 27647 col[8]
.sym 27685 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 27727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 27732 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 27789 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 27790 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 27791 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 27792 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 27793 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 27794 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 27836 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 27889 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 27890 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 27891 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 27946 col[5]
.sym 27947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 27948 col[6]
.sym 27953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 27954 $PACKER_VCC_NET
.sym 28033 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28036 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28037 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 28040 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28042 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28044 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28048 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28050 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28051 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 28052 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28053 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28054 col[8]
.sym 28056 col[9]
.sym 28136 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28137 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28140 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 28141 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 28144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28145 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 28147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28151 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28156 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 28197 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 28202 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28243 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 28246 col[5]
.sym 28248 col[6]
.sym 28252 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 28253 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 28254 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 28258 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28339 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28341 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28343 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 28344 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 28345 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28348 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 28349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28350 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28351 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28354 $PACKER_VCC_NET
.sym 28358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 28359 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28360 col[5]
.sym 28361 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28401 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[9]
.sym 28441 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28443 col[6]
.sym 28444 row[7]
.sym 28445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28446 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 28448 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28450 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 28452 row[6]
.sym 28453 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 28454 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 28458 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28462 col[8]
.sym 28463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28543 row[6]
.sym 28544 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28546 col[5]
.sym 28547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 28548 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28549 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 28552 row[7]
.sym 28556 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28558 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 28566 $PACKER_VCC_NET
.sym 28603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 28604 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 28645 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 28649 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 28652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 28659 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28666 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28712 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 28764 col[5]
.sym 28766 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 28849 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28850 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 28851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28862 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28863 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[2]
.sym 28865 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 28870 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28871 col[8]
.sym 28910 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 28914 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 28915 lives_display
.sym 28951 row[6]
.sym 28957 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28958 row[7]
.sym 28960 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 28961 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28968 $PACKER_VCC_NET
.sym 28972 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28974 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29054 lives_display
.sym 29057 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29059 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29061 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 29074 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29165 col[6]
.sym 29167 $PACKER_VCC_NET
.sym 29168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 29172 col[5]
.sym 29219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 29220 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 29221 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 29263 del
.sym 29264 col[9]
.sym 29270 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[2]
.sym 29279 col[8]
.sym 29367 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 29373 $PACKER_VCC_NET
.sym 29382 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29419 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[2]
.sym 29467 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29472 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29483 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29568 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29697 ballvga.inverty
.sym 29710 ballvga.inverty
.sym 29877 right$SB_IO_IN
.sym 29940 right$SB_IO_IN
.sym 30433 right$SB_IO_IN
.sym 30928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31025 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 31026 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 31027 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 31028 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 31029 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 31030 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 31031 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 31049 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31056 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31065 col[5]
.sym 31067 col[6]
.sym 31068 $PACKER_VCC_NET
.sym 31072 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 31083 col[9]
.sym 31084 col[8]
.sym 31088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31096 $PACKER_VCC_NET
.sym 31097 $nextpnr_ICESTORM_LC_43$O
.sym 31099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31103 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 31106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31109 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 31111 $PACKER_VCC_NET
.sym 31112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 31115 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[3]
.sym 31117 col[5]
.sym 31118 $PACKER_VCC_NET
.sym 31121 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[4]
.sym 31123 $PACKER_VCC_NET
.sym 31124 col[6]
.sym 31127 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[5]
.sym 31129 $PACKER_VCC_NET
.sym 31130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31133 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[6]
.sym 31135 col[8]
.sym 31136 $PACKER_VCC_NET
.sym 31139 $nextpnr_ICESTORM_LC_44$I3
.sym 31141 col[9]
.sym 31147 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 31148 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 31176 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31181 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 31183 $nextpnr_ICESTORM_LC_44$I3
.sym 31224 $nextpnr_ICESTORM_LC_44$I3
.sym 31287 $PACKER_VCC_NET
.sym 31297 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31298 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31314 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31320 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31329 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31334 $PACKER_VCC_NET
.sym 31336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31337 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 31339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 31341 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 31343 $nextpnr_ICESTORM_LC_47$O
.sym 31345 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 31349 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 31351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31352 $PACKER_VCC_NET
.sym 31355 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 31357 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 31359 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 31361 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 31364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31365 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 31367 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 31369 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 31371 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 31373 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 31375 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31376 $PACKER_VCC_NET
.sym 31377 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 31379 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 31382 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31383 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 31385 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 31387 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31389 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 31408 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31413 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31415 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31416 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31429 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 31452 $PACKER_VCC_NET
.sym 31457 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31458 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31466 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 31468 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31469 $PACKER_VCC_NET
.sym 31470 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 31472 $nextpnr_ICESTORM_LC_48$I3
.sym 31475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31476 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 31482 $nextpnr_ICESTORM_LC_48$I3
.sym 31518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 31532 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 31535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31548 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 31558 col[6]
.sym 31562 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31564 col[5]
.sym 31571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 31573 col[8]
.sym 31575 col[9]
.sym 31579 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31583 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31585 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 31586 right_SB_LUT4_I3_O[3]
.sym 31587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 31588 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 31589 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 31591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31592 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 31597 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31598 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 31603 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 31607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 31609 right_SB_LUT4_I3_O[3]
.sym 31610 col[5]
.sym 31613 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 31615 col[6]
.sym 31616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 31619 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 31621 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31622 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 31625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 31627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 31628 col[8]
.sym 31631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 31633 col[9]
.sym 31634 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 31647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 31650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 31655 VSYNC1_SB_DFFE_Q_E
.sym 31657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 31659 VSYNC1_SB_DFFE_Q_E
.sym 31663 right_SB_LUT4_I1_O[0]
.sym 31664 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31666 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 31672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31673 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 31675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 31696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 31705 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 31712 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 31715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 31718 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[9]
.sym 31720 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 31724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[10]
.sym 31727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[11]
.sym 31732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[12]
.sym 31739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[13]
.sym 31744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[14]
.sym 31751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31754 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 31756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31763 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 31764 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 31765 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 31766 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 31767 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 31768 right_SB_LUT4_I1_O[0]
.sym 31769 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 31771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 31775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31778 col[5]
.sym 31779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31780 col[6]
.sym 31781 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31783 $PACKER_VCC_NET
.sym 31784 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31787 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 31788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 31789 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31791 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31793 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31796 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 31798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 31816 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 31823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 31830 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 31831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 31835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[16]
.sym 31838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31841 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 31843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31848 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 31849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 31851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 31879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 31881 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 31897 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31899 col[9]
.sym 31901 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 31903 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 31907 col[8]
.sym 31908 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31909 col[6]
.sym 31910 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31911 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31915 col[6]
.sym 31916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31919 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31920 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31939 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31944 $PACKER_VCC_NET
.sym 31946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31952 $PACKER_VCC_NET
.sym 31956 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31958 $nextpnr_ICESTORM_LC_110$O
.sym 31961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[1]
.sym 31967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31970 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[2]
.sym 31973 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31976 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[3]
.sym 31978 $PACKER_VCC_NET
.sym 31979 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31982 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[4]
.sym 31984 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31988 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[5]
.sym 31990 $PACKER_VCC_NET
.sym 31991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[6]
.sym 31996 $PACKER_VCC_NET
.sym 31997 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32000 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[7]
.sym 32003 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32010 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3[2]
.sym 32011 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32015 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 32016 row[6]
.sym 32019 row[6]
.sym 32020 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 32022 $PACKER_VCC_NET
.sym 32024 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32026 row[6]
.sym 32028 row[7]
.sym 32030 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 32031 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 32032 col[9]
.sym 32036 col[8]
.sym 32037 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 32042 col[8]
.sym 32043 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[7]
.sym 32053 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32063 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32064 $PACKER_VCC_NET
.sym 32081 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[8]
.sym 32083 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32084 $PACKER_VCC_NET
.sym 32087 $nextpnr_ICESTORM_LC_111$I3
.sym 32089 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32097 $nextpnr_ICESTORM_LC_111$I3
.sym 32131 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 32134 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32136 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 32137 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 32138 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32145 row[9]
.sym 32146 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32147 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32148 HSYNC1_SB_DFFE_Q_E
.sym 32149 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 32153 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 32154 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32155 row[6]
.sym 32157 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32161 row[6]
.sym 32163 row[7]
.sym 32165 right_SB_LUT4_I3_O[3]
.sym 32174 $PACKER_VCC_NET
.sym 32175 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32177 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32179 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32181 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32183 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32187 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 32200 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32204 $nextpnr_ICESTORM_LC_151$O
.sym 32207 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32210 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32212 $PACKER_VCC_NET
.sym 32213 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 32222 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 32225 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 32231 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 32236 $PACKER_VCC_NET
.sym 32237 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 32242 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32243 $PACKER_VCC_NET
.sym 32246 $nextpnr_ICESTORM_LC_152$I3
.sym 32248 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32269 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32270 $PACKER_VCC_NET
.sym 32279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32280 $PACKER_VCC_NET
.sym 32281 $PACKER_VCC_NET
.sym 32282 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32284 row[9]
.sym 32285 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 32286 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32287 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 32288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 32290 $nextpnr_ICESTORM_LC_152$I3
.sym 32296 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 32301 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 32302 $PACKER_VCC_NET
.sym 32312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 32327 $nextpnr_ICESTORM_LC_152$COUT
.sym 32329 $PACKER_VCC_NET
.sym 32331 $nextpnr_ICESTORM_LC_152$I3
.sym 32334 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 32335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 32336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 32337 $nextpnr_ICESTORM_LC_152$COUT
.sym 32392 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32401 col[6]
.sym 32403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 32404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32405 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32406 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 32407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32411 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32425 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 32429 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32430 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32440 $PACKER_VCC_NET
.sym 32441 $PACKER_VCC_NET
.sym 32442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 32445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 32447 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32450 $nextpnr_ICESTORM_LC_86$O
.sym 32452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 32462 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32464 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32465 $PACKER_VCC_NET
.sym 32468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 32471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32474 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 32477 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 32482 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32483 $PACKER_VCC_NET
.sym 32486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 32489 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 32494 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 32496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 32504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 32507 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 32513 $PACKER_VCC_NET
.sym 32514 $PACKER_VCC_NET
.sym 32520 $PACKER_VCC_NET
.sym 32521 valid1_SB_LUT4_I3_O
.sym 32524 lives_display_SB_LUT4_I1_O[2]
.sym 32530 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32531 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32532 col[9]
.sym 32533 col[8]
.sym 32534 col[8]
.sym 32541 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 32542 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32546 row[6]
.sym 32549 row[7]
.sym 32554 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32561 right_SB_LUT4_I3_O[3]
.sym 32563 $PACKER_VCC_NET
.sym 32570 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 32571 $PACKER_VCC_NET
.sym 32572 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32573 $nextpnr_ICESTORM_LC_41$O
.sym 32575 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32579 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I3[1]
.sym 32581 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32582 $PACKER_VCC_NET
.sym 32585 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I3[2]
.sym 32587 $PACKER_VCC_NET
.sym 32588 right_SB_LUT4_I3_O[3]
.sym 32591 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I3[3]
.sym 32593 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 32597 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I3[4]
.sym 32599 $PACKER_VCC_NET
.sym 32600 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32603 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I3[5]
.sym 32605 $PACKER_VCC_NET
.sym 32606 row[6]
.sym 32609 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I3[6]
.sym 32611 row[7]
.sym 32612 $PACKER_VCC_NET
.sym 32615 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I3[7]
.sym 32617 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 32618 $PACKER_VCC_NET
.sym 32623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 32628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 32629 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 32630 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[0]
.sym 32636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 32640 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32647 row[6]
.sym 32648 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 32651 row[7]
.sym 32657 right_SB_LUT4_I3_O[3]
.sym 32659 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I3[7]
.sym 32667 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 32671 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 32678 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[2]
.sym 32680 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 32684 lives_display_SB_DFFSR_Q_R
.sym 32686 row[9]
.sym 32688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32689 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 32695 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[0]
.sym 32696 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[3]
.sym 32699 row[9]
.sym 32703 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 32704 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[0]
.sym 32705 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[2]
.sym 32706 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[3]
.sym 32727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32733 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 32734 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 32735 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 32744 clk_pxl$SB_IO_OUT
.sym 32745 lives_display_SB_DFFSR_Q_R
.sym 32746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32747 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 32748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32749 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 32750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 32751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 32753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32760 $PACKER_VCC_NET
.sym 32764 $PACKER_VCC_NET
.sym 32768 valid1_SB_LUT4_I3_O
.sym 32769 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 32770 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32772 row[9]
.sym 32773 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 32775 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 32777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 32778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 32781 row[9]
.sym 32787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32788 $PACKER_VCC_NET
.sym 32792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 32796 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 32800 col[6]
.sym 32804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 32807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 32808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 32809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32812 col[5]
.sym 32814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 32816 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32817 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 32819 $nextpnr_ICESTORM_LC_18$O
.sym 32822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 32825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 32827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32828 $PACKER_VCC_NET
.sym 32831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32834 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32837 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32840 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 32843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 32845 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 32846 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 32849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 32851 col[5]
.sym 32852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 32855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 32857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 32858 col[6]
.sym 32861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 32863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32864 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 32871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 32887 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 32897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32898 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32901 ball_display
.sym 32902 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 32910 col[9]
.sym 32915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 32916 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 32928 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32932 col[8]
.sym 32938 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 32939 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 32942 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 32944 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 32945 col[8]
.sym 32948 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 32950 col[9]
.sym 32951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 32954 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 32957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 32960 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 32962 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 32966 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 32969 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 32974 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32978 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 32981 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32984 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 32986 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 32993 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 32994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 32996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 32997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 32998 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 32999 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 33005 $PACKER_VCC_NET
.sym 33006 $PACKER_VCC_NET
.sym 33016 lives_display_SB_LUT4_I1_O[2]
.sym 33028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 33048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 33051 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 33058 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 33065 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 33068 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 33071 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 33073 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 33077 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 33080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 33083 $nextpnr_ICESTORM_LC_19$I3
.sym 33085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 33093 $nextpnr_ICESTORM_LC_19$I3
.sym 33097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 33104 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 33121 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 33134 ballvga.invertx
.sym 33139 row[7]
.sym 33142 right_SB_LUT4_I3_O[3]
.sym 33147 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 33158 right_SB_LUT4_I3_O[3]
.sym 33160 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33165 row[7]
.sym 33168 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 33174 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33175 $PACKER_VCC_NET
.sym 33176 row[6]
.sym 33178 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 33186 row[9]
.sym 33188 $nextpnr_ICESTORM_LC_37$O
.sym 33191 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33194 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I2[1]
.sym 33196 right_SB_LUT4_I3_O[3]
.sym 33200 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I2[2]
.sym 33202 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 33206 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I2[3]
.sym 33208 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33209 $PACKER_VCC_NET
.sym 33212 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I2[4]
.sym 33214 $PACKER_VCC_NET
.sym 33215 row[6]
.sym 33218 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I2[5]
.sym 33220 row[7]
.sym 33221 $PACKER_VCC_NET
.sym 33224 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I2[6]
.sym 33226 $PACKER_VCC_NET
.sym 33227 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 33230 $nextpnr_ICESTORM_LC_38$I3
.sym 33233 row[9]
.sym 33251 $PACKER_VCC_NET
.sym 33272 row[9]
.sym 33274 $nextpnr_ICESTORM_LC_38$I3
.sym 33315 $nextpnr_ICESTORM_LC_38$I3
.sym 34636 row[7]
.sym 34637 row[6]
.sym 34639 right_SB_LUT4_I3_O[3]
.sym 34759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34761 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34763 col[5]
.sym 34880 col[8]
.sym 34881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 34883 col[9]
.sym 34887 col[6]
.sym 34890 col[9]
.sym 34906 row[7]
.sym 34909 row[6]
.sym 34911 right_SB_LUT4_I3_O[3]
.sym 34912 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 34913 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 34914 $PACKER_VCC_NET
.sym 34915 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 34921 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34922 $PACKER_VCC_NET
.sym 34923 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34925 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 34928 $nextpnr_ICESTORM_LC_160$O
.sym 34930 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 34934 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 34936 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34938 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 34940 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 34942 $PACKER_VCC_NET
.sym 34943 right_SB_LUT4_I3_O[3]
.sym 34944 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 34946 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 34948 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 34950 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 34952 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 34954 $PACKER_VCC_NET
.sym 34955 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34956 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 34958 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 34960 row[6]
.sym 34961 $PACKER_VCC_NET
.sym 34962 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 34964 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 34966 row[7]
.sym 34968 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 34970 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 34972 $PACKER_VCC_NET
.sym 34973 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 34974 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 34989 right_SB_LUT4_I1_O[0]
.sym 35003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35007 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 35009 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35011 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35014 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 35025 $PACKER_VCC_NET
.sym 35042 row[9]
.sym 35051 $nextpnr_ICESTORM_LC_161$I3
.sym 35053 row[9]
.sym 35054 $PACKER_VCC_NET
.sym 35055 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 35061 $nextpnr_ICESTORM_LC_161$I3
.sym 35103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 35126 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35127 $PACKER_VCC_NET
.sym 35128 row[9]
.sym 35129 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 35130 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 35131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35132 row[7]
.sym 35133 row[6]
.sym 35135 right_SB_LUT4_I3_O[3]
.sym 35136 col[9]
.sym 35143 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 35145 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 35146 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 35147 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 35148 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 35149 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 35150 col[8]
.sym 35152 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 35153 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35159 col[6]
.sym 35160 col[9]
.sym 35167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 35169 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35173 col[5]
.sym 35174 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 35176 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 35177 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35180 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 35182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35183 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 35186 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 35188 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 35189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35192 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 35194 col[5]
.sym 35195 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 35198 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[4]
.sym 35200 col[6]
.sym 35201 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 35204 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 35206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35207 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 35210 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[6]
.sym 35212 col[8]
.sym 35213 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 35216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[7]
.sym 35218 col[9]
.sym 35219 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 35247 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 35248 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 35250 VSYNC1_SB_DFFE_Q_E
.sym 35253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35256 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 35257 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35259 col[5]
.sym 35260 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[7]
.sym 35266 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 35267 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35273 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 35297 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[8]
.sym 35299 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 35303 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[9]
.sym 35306 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 35309 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[10]
.sym 35312 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35315 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[11]
.sym 35317 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35321 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[12]
.sym 35324 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35327 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[13]
.sym 35329 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[14]
.sym 35336 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[15]
.sym 35341 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35349 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 35353 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 35354 VSYNC1_SB_DFFE_Q_E
.sym 35359 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35362 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 35368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 35371 col[6]
.sym 35372 col[8]
.sym 35373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35374 col[9]
.sym 35376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 35378 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35380 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35381 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35382 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 35383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[15]
.sym 35414 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35420 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[16]
.sym 35422 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35426 $nextpnr_ICESTORM_LC_67$I3
.sym 35429 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 35436 $nextpnr_ICESTORM_LC_67$I3
.sym 35472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35475 col[5]
.sym 35476 col[6]
.sym 35477 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35483 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 35485 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35487 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35490 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 35494 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35497 col[5]
.sym 35498 col[8]
.sym 35499 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35500 col[9]
.sym 35501 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 35503 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35505 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35511 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35513 $PACKER_VCC_NET
.sym 35521 $PACKER_VCC_NET
.sym 35529 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 35531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35533 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35536 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35538 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 35543 $nextpnr_ICESTORM_LC_22$O
.sym 35546 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35549 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 35555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35558 $PACKER_VCC_NET
.sym 35561 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 35563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 35564 $PACKER_VCC_NET
.sym 35567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 35570 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35573 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 35575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35576 $PACKER_VCC_NET
.sym 35579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 35582 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35585 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 35587 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35588 $PACKER_VCC_NET
.sym 35593 col[8]
.sym 35594 col[9]
.sym 35595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 35596 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35597 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35598 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 35599 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35604 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35605 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35606 col[6]
.sym 35607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35608 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35611 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 35613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 35614 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35617 row[6]
.sym 35618 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35619 row[7]
.sym 35620 row[9]
.sym 35621 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35622 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35624 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35625 col[6]
.sym 35626 col[8]
.sym 35627 right_SB_LUT4_I3_O[3]
.sym 35628 col[9]
.sym 35629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 35636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35640 col[6]
.sym 35641 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35644 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 35645 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 35646 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35647 col[5]
.sym 35651 col[9]
.sym 35657 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 35658 col[8]
.sym 35661 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35662 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 35664 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35666 $nextpnr_ICESTORM_LC_23$I3
.sym 35668 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35676 $nextpnr_ICESTORM_LC_23$I3
.sym 35679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35682 col[9]
.sym 35686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35692 col[9]
.sym 35694 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 35697 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 35698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35699 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 35700 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 35703 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35704 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 35705 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 35706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35710 col[5]
.sym 35711 col[8]
.sym 35712 col[6]
.sym 35717 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35718 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35719 right_SB_LUT4_I3_O[3]
.sym 35720 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35721 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35722 row[6]
.sym 35723 row[7]
.sym 35724 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35727 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35729 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35732 HSYNC1_SB_DFFE_Q_E
.sym 35733 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 35734 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35735 col[8]
.sym 35737 col[9]
.sym 35738 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 35739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 35741 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35742 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 35744 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35745 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 35746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 35747 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 35748 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35751 col[5]
.sym 35757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35760 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 35763 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35764 $PACKER_VCC_NET
.sym 35765 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35770 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35772 $PACKER_VCC_NET
.sym 35789 $nextpnr_ICESTORM_LC_101$O
.sym 35792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 35797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35801 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 35803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35804 $PACKER_VCC_NET
.sym 35807 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 35810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35813 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[4]
.sym 35815 $PACKER_VCC_NET
.sym 35816 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 35819 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[5]
.sym 35821 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[6]
.sym 35827 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35828 $PACKER_VCC_NET
.sym 35831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[7]
.sym 35834 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35839 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 35840 row[9]
.sym 35841 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 35844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35845 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 35852 row[6]
.sym 35853 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35854 right_SB_LUT4_I3_O[3]
.sym 35856 row[7]
.sym 35862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35863 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35865 right_SB_LUT4_I3_O[3]
.sym 35866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35867 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 35869 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35871 row[6]
.sym 35872 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 35873 row[7]
.sym 35874 row[9]
.sym 35875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[7]
.sym 35882 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[9]
.sym 35883 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 35884 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35886 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 35890 $PACKER_VCC_NET
.sym 35895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35897 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 35905 row[9]
.sym 35906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3[2]
.sym 35912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[8]
.sym 35914 $PACKER_VCC_NET
.sym 35915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35918 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 35920 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35926 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 35927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 35928 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 35932 row[9]
.sym 35955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3[2]
.sym 35957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 35958 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[9]
.sym 35975 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 35977 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35978 $PACKER_VCC_NET
.sym 35982 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35983 row[9]
.sym 35985 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35986 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 35987 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 35988 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35989 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35990 col[5]
.sym 35991 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35994 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 35995 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35997 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36007 col[9]
.sym 36008 col[5]
.sym 36009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36010 col[6]
.sym 36011 col[8]
.sym 36014 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36018 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 36019 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36020 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 36022 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36030 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36033 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36036 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36054 col[5]
.sym 36055 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36056 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 36057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36066 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 36069 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 36072 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36073 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36074 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 36075 col[6]
.sym 36078 col[8]
.sym 36079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36081 col[9]
.sym 36085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 36086 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 36089 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 36091 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36099 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 36100 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 36109 col[9]
.sym 36110 $PACKER_VCC_NET
.sym 36111 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36112 row[9]
.sym 36113 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36114 col[8]
.sym 36116 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36117 col[6]
.sym 36118 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36119 right_SB_LUT4_I3_O[3]
.sym 36120 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36130 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36135 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36137 right_SB_LUT4_I3_O[3]
.sym 36139 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36141 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36143 col[6]
.sym 36147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36148 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36150 col[5]
.sym 36152 $PACKER_VCC_NET
.sym 36154 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 36157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36158 $nextpnr_ICESTORM_LC_98$O
.sym 36160 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 36164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 36166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36167 $PACKER_VCC_NET
.sym 36170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 36172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36173 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36176 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 36178 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36182 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 36184 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36185 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36188 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 36190 right_SB_LUT4_I3_O[3]
.sym 36191 col[5]
.sym 36194 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 36196 col[6]
.sym 36197 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36200 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 36202 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36233 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 36234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 36236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 36237 lives_display_SB_DFFSR_Q_R
.sym 36238 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 36239 col[5]
.sym 36241 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 36250 row[7]
.sym 36256 row[6]
.sym 36259 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36269 col[9]
.sym 36274 col[8]
.sym 36276 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36281 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 36283 row[6]
.sym 36284 col[8]
.sym 36287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 36289 col[9]
.sym 36290 row[7]
.sym 36293 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[10]
.sym 36296 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36299 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[11]
.sym 36302 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[12]
.sym 36307 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36311 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[13]
.sym 36314 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36317 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[14]
.sym 36319 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36323 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 36326 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36332 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 36333 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36334 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 36335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 36336 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 36354 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36355 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36357 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36358 row[7]
.sym 36359 row[6]
.sym 36360 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36361 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36362 right_SB_LUT4_I3_O[3]
.sym 36363 row[6]
.sym 36364 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36366 row[9]
.sym 36367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 36373 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 36374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 36375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 36376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 36380 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 36395 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36396 right_SB_LUT4_I1_O[0]
.sym 36401 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 36404 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[16]
.sym 36406 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36410 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[17]
.sym 36413 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36416 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[18]
.sym 36418 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36422 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 36425 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36430 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 36431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 36432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 36442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 36443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 36444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 36447 right_SB_LUT4_I1_O[0]
.sym 36448 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 36449 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36468 $PACKER_VCC_NET
.sym 36470 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 36477 $PACKER_VCC_NET
.sym 36478 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36480 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 36481 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36482 col[5]
.sym 36483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36484 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36485 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 36487 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36488 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36489 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36495 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36496 col[6]
.sym 36497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 36500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36501 col[8]
.sym 36503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36505 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36506 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36508 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 36509 col[5]
.sym 36511 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 36512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 36515 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 36517 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36519 row[6]
.sym 36520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36521 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36522 right_SB_LUT4_I3_O[3]
.sym 36523 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 36524 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36525 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 36529 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36530 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 36535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 36536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 36537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 36540 col[8]
.sym 36541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36542 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 36547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36549 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36552 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36553 col[6]
.sym 36554 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36558 col[5]
.sym 36559 col[8]
.sym 36560 row[6]
.sym 36561 right_SB_LUT4_I3_O[3]
.sym 36564 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36565 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36566 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36570 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 36571 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 36572 row[6]
.sym 36573 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 36581 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 36584 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36597 rgb[2]$SB_IO_OUT
.sym 36598 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36599 lives_display_SB_LUT4_I1_O[2]
.sym 36600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36601 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36604 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 36606 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36608 brick_display
.sym 36610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36611 $PACKER_VCC_NET
.sym 36618 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36621 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 36627 col[9]
.sym 36628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36630 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36634 col[6]
.sym 36636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 36641 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36642 col[5]
.sym 36645 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 36651 col[9]
.sym 36652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 36653 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36664 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36665 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36666 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 36676 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 36677 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36678 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36681 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36682 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36683 col[5]
.sym 36684 col[6]
.sym 36688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36693 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 36694 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36695 col[5]
.sym 36696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36706 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36707 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 36725 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 36726 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 36727 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36729 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36742 row[6]
.sym 36750 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36752 right_SB_LUT4_I3_O[3]
.sym 36753 $PACKER_VCC_NET
.sym 36754 row[7]
.sym 36757 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36759 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36760 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36772 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36773 $nextpnr_ICESTORM_LC_72$O
.sym 36775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 36781 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36785 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 36787 $PACKER_VCC_NET
.sym 36788 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36789 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 36791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 36793 right_SB_LUT4_I3_O[3]
.sym 36794 $PACKER_VCC_NET
.sym 36795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 36797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 36800 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36801 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 36803 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 36805 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36806 $PACKER_VCC_NET
.sym 36807 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 36809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 36811 row[6]
.sym 36813 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 36815 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 36817 row[7]
.sym 36818 $PACKER_VCC_NET
.sym 36819 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 36847 row[9]
.sym 36848 row[6]
.sym 36849 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36853 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36854 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36857 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36858 row[7]
.sym 36859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 36864 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36867 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36870 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36871 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36873 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36874 row[9]
.sym 36875 row[9]
.sym 36878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36879 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 36881 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 36882 row[7]
.sym 36883 $PACKER_VCC_NET
.sym 36896 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 36899 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36900 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 36902 $nextpnr_ICESTORM_LC_73$I3
.sym 36904 row[9]
.sym 36905 $PACKER_VCC_NET
.sym 36906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 36908 $nextpnr_ICESTORM_LC_73$COUT
.sym 36910 $PACKER_VCC_NET
.sym 36912 $nextpnr_ICESTORM_LC_73$I3
.sym 36915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36916 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 36917 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 36918 $nextpnr_ICESTORM_LC_73$COUT
.sym 36923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36930 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 36933 row[7]
.sym 36934 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36935 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36936 row[9]
.sym 36939 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36940 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36947 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36948 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36949 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 36951 lives_display_SB_LUT4_I2_O[1]
.sym 36953 lives_display_SB_LUT4_I1_O[1]
.sym 36959 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36962 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 36964 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 36981 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 36991 $PACKER_VCC_NET
.sym 36999 $PACKER_VCC_NET
.sym 37007 row[9]
.sym 37008 row[6]
.sym 37013 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 37014 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 37017 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 37018 row[7]
.sym 37019 $nextpnr_ICESTORM_LC_2$O
.sym 37021 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 37025 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 37027 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 37031 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 37033 row[6]
.sym 37034 $PACKER_VCC_NET
.sym 37037 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 37039 row[7]
.sym 37040 $PACKER_VCC_NET
.sym 37043 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 37045 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 37046 $PACKER_VCC_NET
.sym 37049 $nextpnr_ICESTORM_LC_3$I3
.sym 37051 row[9]
.sym 37059 $nextpnr_ICESTORM_LC_3$I3
.sym 37084 lives_display_SB_LUT4_I1_O[2]
.sym 37086 ball_display
.sym 37101 brick_display
.sym 37204 rgb[4]$SB_IO_OUT
.sym 37205 lives_display_SB_LUT4_I1_O[2]
.sym 37214 rgb[3]$SB_IO_OUT
.sym 38082 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 38573 col[5]
.sym 38574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 38588 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 38696 VSYNC1_SB_DFFE_Q_E
.sym 38697 col[6]
.sym 38728 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 38729 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 38730 col[5]
.sym 38733 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 38734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 38738 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 38739 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 38740 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 38744 col[6]
.sym 38747 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 38748 col[9]
.sym 38751 col[8]
.sym 38753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 38754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 38756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 38759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 38761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 38762 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 38765 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 38767 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 38768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 38773 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 38774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 38777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 38779 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 38780 col[5]
.sym 38783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[4]
.sym 38785 col[6]
.sym 38786 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 38789 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[5]
.sym 38791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 38792 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 38795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[6]
.sym 38797 col[8]
.sym 38798 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 38801 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 38803 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 38804 col[9]
.sym 38811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 38820 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38824 row[7]
.sym 38825 row[6]
.sym 38833 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 38842 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 38844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 38845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 38851 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38858 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 38873 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 38882 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 38884 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 38888 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[9]
.sym 38891 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 38894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[10]
.sym 38896 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38900 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[11]
.sym 38903 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[12]
.sym 38908 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[13]
.sym 38915 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38918 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[14]
.sym 38920 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38924 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[15]
.sym 38927 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 38958 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38964 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 38966 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 38968 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[15]
.sym 38997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 38998 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 39002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 39005 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[16]
.sym 39008 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 39011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[17]
.sym 39013 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 39018 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 39019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 39021 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[17]
.sym 39057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 39059 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39066 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 39069 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 39073 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 39075 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 39082 VSYNC1_SB_DFFE_Q_E
.sym 39083 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39084 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39085 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39086 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 39090 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 39097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 39106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 39108 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39109 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39110 $PACKER_VCC_NET
.sym 39116 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39117 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39118 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 39128 $nextpnr_ICESTORM_LC_63$O
.sym 39130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39134 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 39137 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 39140 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 39142 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 39146 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 39148 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39152 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 39154 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 39158 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 39160 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39164 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 39166 $PACKER_VCC_NET
.sym 39167 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39170 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 39173 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 39195 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39197 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 39199 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 39203 col[6]
.sym 39204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39205 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39206 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39208 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39209 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39210 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39211 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 39212 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39213 HSYNC1_SB_DFFE_Q_E
.sym 39214 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 39222 $PACKER_VCC_NET
.sym 39223 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 39224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39225 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39231 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 39237 VSYNC1_SB_DFFE_Q_E
.sym 39239 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39246 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39250 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 39251 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 39253 $PACKER_VCC_NET
.sym 39254 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39257 $nextpnr_ICESTORM_LC_64$I3
.sym 39259 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39267 $nextpnr_ICESTORM_LC_64$I3
.sym 39289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39295 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 39296 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 39297 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39298 VSYNC1_SB_DFFE_Q_E
.sym 39299 clk_pxl$SB_IO_OUT
.sym 39300 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 39302 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 39303 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39304 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39305 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39308 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39311 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39312 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39313 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39316 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 39318 $PACKER_VCC_NET
.sym 39319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 39321 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39322 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39323 col[8]
.sym 39325 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39326 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39327 col[5]
.sym 39328 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39329 col[6]
.sym 39330 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 39331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39332 col[9]
.sym 39333 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 39334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39335 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 39336 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39347 col[5]
.sym 39348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39353 VSYNC1_SB_DFFE_Q_E
.sym 39356 col[6]
.sym 39368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 39371 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 39373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39374 $nextpnr_ICESTORM_LC_153$O
.sym 39377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39380 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 39382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39386 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 39388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39390 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 39392 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 39395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39396 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 39398 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 39400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 39402 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 39404 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 39407 col[5]
.sym 39408 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 39410 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 39412 col[6]
.sym 39414 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 39416 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 39419 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39420 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 39421 VSYNC1_SB_DFFE_Q_E
.sym 39422 clk_pxl$SB_IO_OUT
.sym 39423 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 39429 HSYNC1_SB_DFFE_Q_E
.sym 39430 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39431 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 39434 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39435 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39437 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39438 col[5]
.sym 39439 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39440 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39441 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39445 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39446 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 39447 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39448 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39449 row[6]
.sym 39450 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39451 row[7]
.sym 39452 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39453 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39454 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39455 col[5]
.sym 39456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 39457 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39458 col[9]
.sym 39459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39460 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 39465 col[8]
.sym 39469 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 39470 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 39472 row[7]
.sym 39475 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39476 right_SB_LUT4_I3_O[3]
.sym 39478 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 39479 row[6]
.sym 39483 VSYNC1_SB_DFFE_Q_E
.sym 39490 col[9]
.sym 39497 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 39500 col[8]
.sym 39501 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 39505 col[9]
.sym 39507 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 39513 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39518 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 39525 row[7]
.sym 39531 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 39535 row[6]
.sym 39541 right_SB_LUT4_I3_O[3]
.sym 39544 VSYNC1_SB_DFFE_Q_E
.sym 39545 clk_pxl$SB_IO_OUT
.sym 39546 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 39554 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39557 right_SB_LUT4_I3_O[3]
.sym 39558 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 39559 col[8]
.sym 39560 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39561 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 39563 col[9]
.sym 39564 right_SB_LUT4_I3_O[3]
.sym 39565 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 39567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39569 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39570 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39571 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 39572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 39573 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 39574 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39575 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39576 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 39577 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 39579 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39580 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39581 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 39582 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39591 right_SB_LUT4_I3_O[3]
.sym 39594 row[6]
.sym 39599 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39601 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39602 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39606 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39609 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 39615 HSYNC1_SB_DFFE_Q_E
.sym 39616 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 39619 row[7]
.sym 39620 $nextpnr_ICESTORM_LC_155$O
.sym 39623 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39626 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 39629 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39632 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 39635 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39636 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 39638 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 39641 right_SB_LUT4_I3_O[3]
.sym 39642 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 39644 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 39646 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 39648 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 39650 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 39653 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 39654 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 39656 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 39659 row[6]
.sym 39660 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 39662 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 39664 row[7]
.sym 39666 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 39667 HSYNC1_SB_DFFE_Q_E
.sym 39668 clk_pxl$SB_IO_OUT
.sym 39669 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39684 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 39686 col[5]
.sym 39688 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39689 col[8]
.sym 39690 right_SB_LUT4_I3_O[3]
.sym 39692 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 39694 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 39695 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39696 col[6]
.sym 39697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39698 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39699 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 39700 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 39701 HSYNC1_SB_DFFE_Q_E
.sym 39702 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39703 row[6]
.sym 39704 row[9]
.sym 39705 row[7]
.sym 39706 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 39711 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39712 col[6]
.sym 39716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 39717 row[6]
.sym 39718 row[7]
.sym 39724 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39725 col[5]
.sym 39726 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 39729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39736 row[9]
.sym 39738 HSYNC1_SB_DFFE_Q_E
.sym 39740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39743 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 39746 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39747 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 39751 row[9]
.sym 39753 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 39756 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39763 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 39769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 39770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39771 col[5]
.sym 39774 col[6]
.sym 39775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39780 row[6]
.sym 39781 row[7]
.sym 39790 HSYNC1_SB_DFFE_Q_E
.sym 39791 clk_pxl$SB_IO_OUT
.sym 39792 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39795 valid1
.sym 39796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 39797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[0]
.sym 39798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 39799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 39805 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39809 row[9]
.sym 39811 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 39813 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39814 row[6]
.sym 39816 col[6]
.sym 39817 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39818 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39820 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39822 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 39823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 39824 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 39825 col[9]
.sym 39826 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 39827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39828 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39836 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39837 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39841 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 39842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 39844 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39852 $PACKER_VCC_NET
.sym 39853 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39866 $nextpnr_ICESTORM_LC_108$O
.sym 39868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 39872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 39875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 39884 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 39887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39890 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 39892 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39893 $PACKER_VCC_NET
.sym 39896 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 39898 $PACKER_VCC_NET
.sym 39899 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 39905 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39908 $nextpnr_ICESTORM_LC_109$I3
.sym 39911 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39932 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 39934 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 39937 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 39941 row[6]
.sym 39942 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 39943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 39944 row[7]
.sym 39945 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39947 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39948 col[5]
.sym 39949 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 39951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39952 $nextpnr_ICESTORM_LC_109$I3
.sym 39961 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[0]
.sym 39965 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39969 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 39970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 39971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39973 $PACKER_VCC_NET
.sym 39974 col[5]
.sym 39981 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39982 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[8]
.sym 39983 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 39984 col[6]
.sym 39989 $nextpnr_ICESTORM_LC_109$COUT
.sym 39992 $PACKER_VCC_NET
.sym 39993 $nextpnr_ICESTORM_LC_109$I3
.sym 39996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 39997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[8]
.sym 39998 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 39999 $nextpnr_ICESTORM_LC_109$COUT
.sym 40014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[0]
.sym 40015 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 40016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 40017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40026 col[6]
.sym 40027 col[5]
.sym 40028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 40029 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[8]
.sym 40044 valid1_SB_LUT4_I3_O
.sym 40046 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 40052 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40054 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40062 row[6]
.sym 40063 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40064 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40067 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 40068 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 40070 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 40071 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 40072 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40073 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40083 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40085 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40088 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 40089 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 40093 $PACKER_VCC_NET
.sym 40096 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40099 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 40106 $PACKER_VCC_NET
.sym 40111 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40112 $nextpnr_ICESTORM_LC_124$O
.sym 40114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40118 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[1]
.sym 40120 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40121 $PACKER_VCC_NET
.sym 40124 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]
.sym 40127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40130 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]
.sym 40133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 40136 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[4]
.sym 40138 $PACKER_VCC_NET
.sym 40139 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 40142 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[5]
.sym 40144 $PACKER_VCC_NET
.sym 40145 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40148 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[6]
.sym 40150 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40151 $PACKER_VCC_NET
.sym 40154 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[7]
.sym 40156 $PACKER_VCC_NET
.sym 40157 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 40172 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40178 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40179 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 40183 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40185 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40188 col[6]
.sym 40190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40191 row[6]
.sym 40192 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40195 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40196 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 40197 row[7]
.sym 40198 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[7]
.sym 40205 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40208 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 40209 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40213 row[9]
.sym 40214 right_SB_LUT4_I3_O[3]
.sym 40216 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40217 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40219 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40220 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40222 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40223 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 40229 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40230 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40231 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 40235 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40238 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40242 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40244 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40245 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40248 right_SB_LUT4_I3_O[3]
.sym 40250 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40251 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 40256 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40257 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40260 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40263 row[9]
.sym 40266 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40267 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 40268 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 40269 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40286 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40288 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 40289 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40290 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 40291 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 40292 rgb[2]$SB_IO_OUT
.sym 40297 brick_display
.sym 40301 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40302 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40305 $PACKER_VCC_NET
.sym 40306 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 40307 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 40308 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 40309 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 40310 col[9]
.sym 40311 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 40312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 40313 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40314 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 40317 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 40319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40320 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40330 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40333 row[7]
.sym 40334 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40337 right_SB_LUT4_I3_O[3]
.sym 40338 row[6]
.sym 40339 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40340 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40345 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40346 $PACKER_VCC_NET
.sym 40352 $PACKER_VCC_NET
.sym 40354 $PACKER_VCC_NET
.sym 40358 $nextpnr_ICESTORM_LC_36$O
.sym 40360 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 40366 $PACKER_VCC_NET
.sym 40367 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40370 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 40372 $PACKER_VCC_NET
.sym 40373 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 40378 right_SB_LUT4_I3_O[3]
.sym 40379 $PACKER_VCC_NET
.sym 40382 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 40384 $PACKER_VCC_NET
.sym 40385 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40388 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 40391 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 40396 row[6]
.sym 40397 $PACKER_VCC_NET
.sym 40400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 40402 $PACKER_VCC_NET
.sym 40403 row[7]
.sym 40422 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 40423 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 40432 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40433 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 40435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 40436 row[7]
.sym 40439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 40441 row[6]
.sym 40443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 40453 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40455 right_SB_LUT4_I3_O[3]
.sym 40458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40459 row[9]
.sym 40460 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 40461 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40463 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40464 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40476 $PACKER_VCC_NET
.sym 40478 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 40483 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40484 $PACKER_VCC_NET
.sym 40487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 40490 row[9]
.sym 40494 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40495 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40496 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40497 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 40506 right_SB_LUT4_I3_O[3]
.sym 40508 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40524 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40525 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 40526 row[9]
.sym 40527 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40533 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 40534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 40535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 40537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40538 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40551 right_SB_LUT4_I3_O[3]
.sym 40553 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40554 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40555 lives_display
.sym 40556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 40557 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40558 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40560 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40565 lives_display_SB_LUT4_I2_O[1]
.sym 40566 clk_12M$SB_IO_IN
.sym 40579 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40581 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40582 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40583 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 40584 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40589 $PACKER_VCC_NET
.sym 40590 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40593 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 40595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 40597 $PACKER_VCC_NET
.sym 40598 $PACKER_VCC_NET
.sym 40599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 40604 $nextpnr_ICESTORM_LC_28$O
.sym 40607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 40610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 40612 $PACKER_VCC_NET
.sym 40613 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 40616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 40618 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40619 $PACKER_VCC_NET
.sym 40622 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 40624 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40625 $PACKER_VCC_NET
.sym 40628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 40630 $PACKER_VCC_NET
.sym 40631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 40634 $nextpnr_ICESTORM_LC_29$I3
.sym 40637 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40640 $nextpnr_ICESTORM_LC_29$COUT
.sym 40642 $PACKER_VCC_NET
.sym 40644 $nextpnr_ICESTORM_LC_29$I3
.sym 40647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 40648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40649 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40650 $nextpnr_ICESTORM_LC_29$COUT
.sym 40654 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 40655 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[0]
.sym 40656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 40658 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40659 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 40660 startdisplay_SB_DFFESS_Q_3_D[1]
.sym 40661 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40666 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40667 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40668 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 40670 brickvga.brick0_SB_DFFE_Q_3_E
.sym 40696 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40698 $PACKER_VCC_NET
.sym 40706 $PACKER_VCC_NET
.sym 40708 row[7]
.sym 40711 row[6]
.sym 40714 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40717 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40719 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40724 right_SB_LUT4_I3_O[3]
.sym 40725 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40727 $nextpnr_ICESTORM_LC_6$O
.sym 40730 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40733 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40736 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40739 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40741 $PACKER_VCC_NET
.sym 40742 right_SB_LUT4_I3_O[3]
.sym 40745 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 40747 $PACKER_VCC_NET
.sym 40748 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40751 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 40753 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40757 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 40759 row[6]
.sym 40760 $PACKER_VCC_NET
.sym 40763 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 40765 $PACKER_VCC_NET
.sym 40766 row[7]
.sym 40769 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 40771 $PACKER_VCC_NET
.sym 40772 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40777 startdisplay[4]
.sym 40778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 40779 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 40780 lives_display_SB_LUT4_I2_O[2]
.sym 40781 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 40783 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 40784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 40790 startdisplay_SB_DFFESS_Q_3_D[1]
.sym 40794 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40800 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 40813 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 40822 row[9]
.sym 40824 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40827 lives_display
.sym 40828 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40829 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40831 row[6]
.sym 40832 ball_display
.sym 40835 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40837 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40844 right_SB_LUT4_I3_O[3]
.sym 40846 brick_display
.sym 40847 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40848 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40850 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40853 row[9]
.sym 40857 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40858 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40859 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40860 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40864 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40865 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40866 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40869 right_SB_LUT4_I3_O[3]
.sym 40870 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40872 row[6]
.sym 40881 ball_display
.sym 40882 lives_display
.sym 40883 brick_display
.sym 40893 ball_display
.sym 40895 brick_display
.sym 40896 lives_display
.sym 40900 rgb[3]$SB_IO_OUT
.sym 40902 rgb[5]$SB_IO_OUT
.sym 40904 rgb[4]$SB_IO_OUT
.sym 40920 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 40923 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 41046 rgb[5]$SB_IO_OUT
.sym 41058 clk_12M$SB_IO_IN
.sym 41790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 42158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42282 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 42305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 42419 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42422 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 42423 $PACKER_VCC_NET
.sym 42424 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 42426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 42428 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 42551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 42552 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42571 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 42572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 42577 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 42583 $PACKER_VCC_NET
.sym 42586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 42587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 42588 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42590 $nextpnr_ICESTORM_LC_106$O
.sym 42593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42596 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 42599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42602 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 42604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 42605 $PACKER_VCC_NET
.sym 42608 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 42610 $PACKER_VCC_NET
.sym 42611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 42614 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[4]
.sym 42616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 42620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[5]
.sym 42622 $PACKER_VCC_NET
.sym 42623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[6]
.sym 42629 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 42632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[7]
.sym 42634 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 42650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 42651 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 42662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 42668 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 42672 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 42674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42676 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[7]
.sym 42689 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42692 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42703 $PACKER_VCC_NET
.sym 42713 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[8]
.sym 42715 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42716 $PACKER_VCC_NET
.sym 42719 $nextpnr_ICESTORM_LC_107$I3
.sym 42721 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42729 $nextpnr_ICESTORM_LC_107$I3
.sym 42765 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 42769 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 42778 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42781 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 42782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42784 VSYNC1_SB_DFFE_Q_E
.sym 42788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 42794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 42798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 42816 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 42817 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 42821 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 42822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 42824 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 42826 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42829 $PACKER_VCC_NET
.sym 42834 $PACKER_VCC_NET
.sym 42836 $nextpnr_ICESTORM_LC_120$O
.sym 42839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 42845 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42848 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 42851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 42854 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 42856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 42860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 42862 $PACKER_VCC_NET
.sym 42863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 42866 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 42868 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 42874 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 42878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 42880 $PACKER_VCC_NET
.sym 42881 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 42902 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42910 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 42912 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42913 col[5]
.sym 42914 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 42915 $PACKER_VCC_NET
.sym 42916 $PACKER_VCC_NET
.sym 42917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 42918 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42919 $PACKER_VCC_NET
.sym 42920 $PACKER_VCC_NET
.sym 42921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 42922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 42929 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42939 $PACKER_VCC_NET
.sym 42940 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 42948 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 42949 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 42956 col[6]
.sym 42957 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42958 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 42959 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 42961 $PACKER_VCC_NET
.sym 42962 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42965 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 42968 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 42973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 42974 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 42975 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 42986 col[6]
.sym 42991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 43012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43013 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43015 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 43016 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43021 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43025 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 43027 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 43029 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 43030 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43031 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43034 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43036 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43038 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43040 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43042 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43044 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43052 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43054 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43062 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43071 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43076 $PACKER_VCC_NET
.sym 43077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43078 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 43081 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43082 $nextpnr_ICESTORM_LC_150$O
.sym 43085 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43094 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43096 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43100 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 43103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 43106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 43109 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43112 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 43115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43118 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 43120 $PACKER_VCC_NET
.sym 43121 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43124 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 43126 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43127 $PACKER_VCC_NET
.sym 43145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 43146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43148 row[7]
.sym 43149 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43150 col[9]
.sym 43151 row[6]
.sym 43153 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43157 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43159 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 43160 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 43164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 43166 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 43175 VSYNC1_SB_DFFE_Q_E
.sym 43176 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43183 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 43186 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 43190 col[9]
.sym 43195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43197 col[8]
.sym 43204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43205 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 43207 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43214 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 43215 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 43221 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43224 col[9]
.sym 43233 col[8]
.sym 43249 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43252 VSYNC1_SB_DFFE_Q_E
.sym 43253 clk_pxl$SB_IO_OUT
.sym 43254 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 43256 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 43257 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[6]
.sym 43258 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43259 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 43261 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43262 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[5]
.sym 43266 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 43273 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43275 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43277 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43280 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43281 HSYNC1_SB_DFFE_Q_E
.sym 43282 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43284 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43286 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43300 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 43301 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43302 col[5]
.sym 43308 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43310 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43314 HSYNC1_SB_DFFE_Q_E
.sym 43317 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43318 col[6]
.sym 43319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 43325 $PACKER_VCC_NET
.sym 43326 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43327 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43328 $nextpnr_ICESTORM_LC_9$O
.sym 43330 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43334 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 43337 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43340 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 43342 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43346 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 43348 $PACKER_VCC_NET
.sym 43349 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43352 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 43354 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43355 $PACKER_VCC_NET
.sym 43360 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 43362 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 43365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43368 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43372 col[5]
.sym 43373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 43374 col[6]
.sym 43375 HSYNC1_SB_DFFE_Q_E
.sym 43376 clk_pxl$SB_IO_OUT
.sym 43377 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 43390 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 43393 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 43396 row[9]
.sym 43397 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43398 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 43399 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 43401 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 43404 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43405 $PACKER_VCC_NET
.sym 43406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 43407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 43408 col[5]
.sym 43409 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43410 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43411 $PACKER_VCC_NET
.sym 43412 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 43413 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 43422 $PACKER_VCC_NET
.sym 43435 $PACKER_VCC_NET
.sym 43439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43441 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43443 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43445 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43446 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43451 $nextpnr_ICESTORM_LC_122$O
.sym 43453 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43457 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 43459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43463 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 43466 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43469 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 43471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43472 $PACKER_VCC_NET
.sym 43475 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I2[4]
.sym 43477 $PACKER_VCC_NET
.sym 43478 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43481 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I2[5]
.sym 43483 $PACKER_VCC_NET
.sym 43484 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43487 $nextpnr_ICESTORM_LC_123$I3
.sym 43489 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43497 $nextpnr_ICESTORM_LC_123$I3
.sym 43513 col[9]
.sym 43514 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 43515 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 43516 col[6]
.sym 43517 row[7]
.sym 43520 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[4]
.sym 43522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43524 row[6]
.sym 43525 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43526 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43527 col[9]
.sym 43528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43530 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43531 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43534 col[8]
.sym 43535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43536 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43549 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43550 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43558 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43565 $PACKER_VCC_NET
.sym 43567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 43569 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43571 $PACKER_VCC_NET
.sym 43574 $nextpnr_ICESTORM_LC_39$O
.sym 43576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43580 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 43582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43586 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 43588 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43592 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 43594 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43598 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 43601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 43604 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 43606 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43607 $PACKER_VCC_NET
.sym 43610 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 43612 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43613 $PACKER_VCC_NET
.sym 43616 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 43618 $PACKER_VCC_NET
.sym 43619 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 43629 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 43630 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 43631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43636 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[10]
.sym 43637 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 43642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43643 col[9]
.sym 43644 col[5]
.sym 43646 row[7]
.sym 43648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 43649 $PACKER_VCC_NET
.sym 43650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43651 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 43654 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[8]
.sym 43655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43657 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43659 $PACKER_VCC_NET
.sym 43660 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 43665 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43666 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43668 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 43669 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 43676 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 43678 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 43680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 43681 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43682 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43684 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 43685 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43686 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43688 $PACKER_VCC_NET
.sym 43689 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 43692 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43693 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 43696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43697 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 43699 $PACKER_VCC_NET
.sym 43700 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43703 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 43705 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43710 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 43711 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 43712 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43713 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 43716 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 43717 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 43718 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 43719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 43723 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43724 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 43729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 43731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43737 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43745 clk_pxl$SB_IO_OUT
.sym 43762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 43767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 43769 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[0]
.sym 43771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43772 valid1
.sym 43773 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43777 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43780 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43782 row[9]
.sym 43790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43792 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43796 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 43798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43800 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43801 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43809 $PACKER_VCC_NET
.sym 43819 $PACKER_VCC_NET
.sym 43820 $nextpnr_ICESTORM_LC_118$O
.sym 43823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[1]
.sym 43828 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 43829 $PACKER_VCC_NET
.sym 43832 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[2]
.sym 43834 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[3]
.sym 43841 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[4]
.sym 43846 $PACKER_VCC_NET
.sym 43847 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[5]
.sym 43853 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[6]
.sym 43858 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43859 $PACKER_VCC_NET
.sym 43862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[7]
.sym 43864 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 43872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43874 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 43875 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43877 startdisplay[2]
.sym 43880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43882 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 43883 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 43884 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 43885 row[9]
.sym 43886 row[6]
.sym 43888 row[7]
.sym 43894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 43895 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 43896 valid1_SB_LUT4_I3_O
.sym 43897 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 43899 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 43900 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 43901 startdisplay[2]
.sym 43902 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 43903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 43904 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[7]
.sym 43913 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43918 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43930 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43932 valid1
.sym 43938 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43943 $nextpnr_ICESTORM_LC_119$I3
.sym 43945 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43953 $nextpnr_ICESTORM_LC_119$I3
.sym 43974 valid1
.sym 43986 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43987 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43989 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44000 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 44007 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 44009 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 44010 col[9]
.sym 44011 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 44012 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 44015 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 44016 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44017 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 44018 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44019 col[9]
.sym 44020 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 44021 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 44022 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44023 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 44024 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 44025 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44027 col[8]
.sym 44028 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 44037 $PACKER_VCC_NET
.sym 44040 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44042 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44045 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 44046 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44047 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44048 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44052 $PACKER_VCC_NET
.sym 44056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44059 $PACKER_VCC_NET
.sym 44066 $nextpnr_ICESTORM_LC_65$O
.sym 44069 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44072 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44074 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44075 $PACKER_VCC_NET
.sym 44078 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44081 $PACKER_VCC_NET
.sym 44084 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44086 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 44087 $PACKER_VCC_NET
.sym 44090 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 44092 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44093 $PACKER_VCC_NET
.sym 44096 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 44098 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44102 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 44104 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44105 $PACKER_VCC_NET
.sym 44108 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 44110 $PACKER_VCC_NET
.sym 44111 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44136 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 44139 col[5]
.sym 44140 $PACKER_VCC_NET
.sym 44141 valid1_SB_LUT4_I3_O
.sym 44145 $PACKER_VCC_NET
.sym 44146 $PACKER_VCC_NET
.sym 44147 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 44148 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 44149 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44150 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 44151 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 44152 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 44157 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44164 row[7]
.sym 44166 row[6]
.sym 44168 lives_display_SB_LUT4_I2_O[1]
.sym 44169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 44170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 44171 startdisplay[2]
.sym 44172 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 44174 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 44178 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44179 col[9]
.sym 44180 $PACKER_VCC_NET
.sym 44181 lives_display_SB_LUT4_I1_O[2]
.sym 44182 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 44186 valid1_SB_LUT4_I3_O
.sym 44187 col[8]
.sym 44188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44189 $nextpnr_ICESTORM_LC_66$I3
.sym 44192 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44195 $nextpnr_ICESTORM_LC_66$COUT
.sym 44198 $PACKER_VCC_NET
.sym 44199 $nextpnr_ICESTORM_LC_66$I3
.sym 44203 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44205 $nextpnr_ICESTORM_LC_66$COUT
.sym 44208 row[7]
.sym 44211 row[6]
.sym 44214 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 44215 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 44216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44217 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 44221 col[9]
.sym 44222 row[7]
.sym 44226 row[6]
.sym 44227 col[8]
.sym 44228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 44229 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 44232 lives_display_SB_LUT4_I1_O[2]
.sym 44233 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44234 startdisplay[2]
.sym 44235 lives_display_SB_LUT4_I2_O[1]
.sym 44237 clk_pxl$SB_IO_OUT
.sym 44238 valid1_SB_LUT4_I3_O
.sym 44240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44241 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 44242 brickvga.brick0[2]
.sym 44243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 44244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44245 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 44246 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 44251 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44253 clk_12M$SB_IO_IN
.sym 44254 lives_display_SB_LUT4_I2_O[1]
.sym 44255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44259 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 44260 brickvga.brick0_SB_DFFE_Q_D
.sym 44261 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44262 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 44263 row[9]
.sym 44266 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 44267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 44270 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44272 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 44274 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44280 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44282 row[7]
.sym 44283 right_SB_LUT4_I3_O[3]
.sym 44284 row[6]
.sym 44288 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44292 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44295 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44300 $PACKER_VCC_NET
.sym 44305 $PACKER_VCC_NET
.sym 44306 $PACKER_VCC_NET
.sym 44309 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44312 $nextpnr_ICESTORM_LC_11$O
.sym 44315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44320 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 44326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44327 $PACKER_VCC_NET
.sym 44330 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 44332 $PACKER_VCC_NET
.sym 44333 right_SB_LUT4_I3_O[3]
.sym 44336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 44338 $PACKER_VCC_NET
.sym 44339 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44342 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 44344 $PACKER_VCC_NET
.sym 44345 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44348 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 44350 $PACKER_VCC_NET
.sym 44351 row[6]
.sym 44354 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 44356 row[7]
.sym 44357 $PACKER_VCC_NET
.sym 44367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44368 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 44369 brickvga.brick0[6]
.sym 44377 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 44381 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44385 col[6]
.sym 44386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 44389 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 44390 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 44394 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44395 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 44398 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 44404 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 44408 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44410 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 44412 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44413 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 44414 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 44415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 44416 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 44417 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44421 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 44423 row[9]
.sym 44425 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 44426 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44431 $PACKER_VCC_NET
.sym 44432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 44433 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 44435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 44437 $PACKER_VCC_NET
.sym 44438 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 44441 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44443 row[9]
.sym 44448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 44449 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44454 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 44455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 44456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 44457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 44461 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 44462 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 44466 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 44467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 44468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 44472 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 44473 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44475 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44478 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 44481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 44485 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 44486 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44489 startdisplay[1]
.sym 44490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 44491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 44492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 44497 del
.sym 44498 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 44501 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 44502 brickvga.brick0[6]
.sym 44508 brickvga.brick0_SB_DFFE_Q_D
.sym 44509 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 44510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44515 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44518 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 44531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 44533 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44536 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 44537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 44538 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 44540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44541 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44545 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 44546 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 44549 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 44550 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44552 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 44556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 44560 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44561 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 44562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 44565 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44566 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44568 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 44583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44585 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 44586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44589 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 44591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 44596 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 44598 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 44601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44602 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44604 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 44608 startdisplay[3]
.sym 44609 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 44610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44611 startdisplay_SB_DFFESS_Q_E
.sym 44612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44613 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44614 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 44615 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44621 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 44624 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 44633 valid1_SB_LUT4_I3_O
.sym 44636 startdisplay[1]
.sym 44641 valid1_SB_LUT4_I3_O
.sym 44649 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44654 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 44656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 44657 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44658 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[0]
.sym 44659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 44660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44662 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 44664 lives_display_SB_LUT4_I1_O[1]
.sym 44668 lives_display_SB_LUT4_I1_O[2]
.sym 44672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44674 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 44676 startdisplay_SB_DFFESS_Q_E
.sym 44677 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44678 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44679 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 44682 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 44683 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 44684 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[0]
.sym 44685 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 44688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44690 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44694 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44696 lives_display_SB_LUT4_I1_O[1]
.sym 44697 lives_display_SB_LUT4_I1_O[2]
.sym 44700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 44701 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 44702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 44703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 44706 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44708 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44709 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44719 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 44721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44726 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 44728 startdisplay_SB_DFFESS_Q_E
.sym 44729 clk_pxl$SB_IO_OUT
.sym 44730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44733 rgb[0]$SB_IO_OUT
.sym 44737 rgb[1]$SB_IO_OUT
.sym 44743 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44772 startdisplay[3]
.sym 44775 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44778 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44780 startdisplay[4]
.sym 44783 lives_display_SB_LUT4_I2_O[2]
.sym 44793 lives_display_SB_LUT4_I2_O[1]
.sym 44797 lives_display_SB_LUT4_I1_O[2]
.sym 44801 valid1_SB_LUT4_I3_O
.sym 44805 startdisplay[3]
.sym 44806 lives_display_SB_LUT4_I2_O[1]
.sym 44807 lives_display_SB_LUT4_I1_O[2]
.sym 44808 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44817 lives_display_SB_LUT4_I1_O[2]
.sym 44818 lives_display_SB_LUT4_I2_O[1]
.sym 44819 lives_display_SB_LUT4_I2_O[2]
.sym 44820 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44829 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44830 startdisplay[4]
.sym 44831 lives_display_SB_LUT4_I1_O[2]
.sym 44832 lives_display_SB_LUT4_I2_O[1]
.sym 44852 clk_pxl$SB_IO_OUT
.sym 44853 valid1_SB_LUT4_I3_O
.sym 44867 rgb[1]$SB_IO_OUT
.sym 44871 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44874 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44877 rgb[0]$SB_IO_OUT
.sym 45021 clk_12M$SB_IO_IN
.sym 45038 clk_12M$SB_IO_IN
.sym 46006 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46126 $PACKER_VCC_NET
.sym 46128 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 46129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46131 $PACKER_VCC_NET
.sym 46132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46134 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46226 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 46240 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 46252 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46257 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 46258 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46267 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46272 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46273 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46277 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46285 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46286 $PACKER_VCC_NET
.sym 46287 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 46290 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 46291 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46298 $nextpnr_ICESTORM_LC_10$O
.sym 46300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46304 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 46306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46310 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 46313 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46316 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 46318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46322 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 46324 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46325 $PACKER_VCC_NET
.sym 46328 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 46330 $PACKER_VCC_NET
.sym 46331 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46334 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 46336 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 46337 $PACKER_VCC_NET
.sym 46340 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 46343 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 46371 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46373 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 46384 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 46390 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 46397 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 46407 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 46421 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 46424 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 46428 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 46430 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 46431 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 46473 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 46485 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46502 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 46506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 46515 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46516 $PACKER_VCC_NET
.sym 46522 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 46524 $PACKER_VCC_NET
.sym 46526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46531 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46537 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46539 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 46541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46544 $nextpnr_ICESTORM_LC_134$O
.sym 46547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 46550 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46552 $PACKER_VCC_NET
.sym 46553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46556 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 46559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46562 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 46564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46568 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 46570 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46571 $PACKER_VCC_NET
.sym 46574 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 46577 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46580 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 46582 $PACKER_VCC_NET
.sym 46583 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46586 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 46588 $PACKER_VCC_NET
.sym 46589 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 46608 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 46610 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 46611 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46612 $PACKER_VCC_NET
.sym 46614 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46618 $PACKER_VCC_NET
.sym 46619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46622 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46623 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 46624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 46626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46629 $PACKER_VCC_NET
.sym 46630 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 46645 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 46655 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 46656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 46660 $PACKER_VCC_NET
.sym 46663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46667 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 46670 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 46673 $nextpnr_ICESTORM_LC_135$I3
.sym 46676 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 46683 $nextpnr_ICESTORM_LC_135$I3
.sym 46704 $PACKER_VCC_NET
.sym 46705 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 46707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46719 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 46721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 46724 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 46731 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 46736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46744 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46747 col[6]
.sym 46748 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 46751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46765 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46770 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 46778 $PACKER_VCC_NET
.sym 46779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 46786 $PACKER_VCC_NET
.sym 46790 $nextpnr_ICESTORM_LC_139$O
.sym 46793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 46796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 46798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46799 $PACKER_VCC_NET
.sym 46802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 46808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 46810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 46816 $PACKER_VCC_NET
.sym 46817 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 46822 $PACKER_VCC_NET
.sym 46823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 46828 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46829 $PACKER_VCC_NET
.sym 46832 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 46835 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 46841 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 46843 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 46844 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 46846 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 46847 brickvga.brick1[7]
.sym 46850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 46852 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46854 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 46860 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 46868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46870 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46872 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 46876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 46887 $PACKER_VCC_NET
.sym 46892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 46896 col[5]
.sym 46903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46908 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 46909 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 46911 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46912 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 46913 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 46915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 46916 $PACKER_VCC_NET
.sym 46919 $nextpnr_ICESTORM_LC_140$I3
.sym 46921 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 46929 $nextpnr_ICESTORM_LC_140$I3
.sym 46935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 46941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 46959 col[5]
.sym 46980 brickvga.brick1[7]
.sym 46983 VSYNC1_SB_DFFE_Q_E
.sym 46985 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46988 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 46992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 46993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 46994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 46996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 46998 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47004 $PACKER_VCC_NET
.sym 47005 $PACKER_VCC_NET
.sym 47006 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47008 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47011 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47013 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47015 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47016 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47018 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 47036 $nextpnr_ICESTORM_LC_125$O
.sym 47039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47042 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 47044 $PACKER_VCC_NET
.sym 47045 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 47050 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47051 $PACKER_VCC_NET
.sym 47054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 47056 $PACKER_VCC_NET
.sym 47057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 47060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 47062 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47063 $PACKER_VCC_NET
.sym 47066 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 47068 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47072 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 47075 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47078 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 47080 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47081 $PACKER_VCC_NET
.sym 47098 col[6]
.sym 47099 $PACKER_VCC_NET
.sym 47100 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 47101 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 47102 col[5]
.sym 47105 col[5]
.sym 47107 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 47108 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 47110 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 47113 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 47114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47117 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47118 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47121 $PACKER_VCC_NET
.sym 47122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 47131 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 47133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47134 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 47141 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 47144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47150 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 47152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47154 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47155 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47159 $nextpnr_ICESTORM_LC_126$I3
.sym 47162 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47169 $nextpnr_ICESTORM_LC_126$I3
.sym 47173 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 47178 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47184 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47185 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 47187 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 47196 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47197 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47203 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 47213 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 47214 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[11]
.sym 47215 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[9]
.sym 47216 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[7]
.sym 47221 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47223 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 47225 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47227 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47229 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47231 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47232 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47233 col[6]
.sym 47234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 47235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47236 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47237 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47241 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 47243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47250 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[4]
.sym 47252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47256 col[6]
.sym 47257 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[5]
.sym 47260 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[6]
.sym 47264 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 47265 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47268 col[5]
.sym 47269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 47272 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47274 $PACKER_VCC_NET
.sym 47277 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47281 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[7]
.sym 47282 $nextpnr_ICESTORM_LC_16$O
.sym 47285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 47290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47291 $PACKER_VCC_NET
.sym 47294 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 47296 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 47297 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47300 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 47302 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 47308 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 47309 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[4]
.sym 47312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 47314 col[5]
.sym 47315 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[5]
.sym 47318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 47320 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[6]
.sym 47321 col[6]
.sym 47324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 47326 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[7]
.sym 47327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47344 row[6]
.sym 47348 row[7]
.sym 47351 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 47352 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47353 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[8]
.sym 47356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47357 col[9]
.sym 47358 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47360 col[8]
.sym 47361 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47363 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 47365 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 47366 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47367 col[8]
.sym 47368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 47378 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[11]
.sym 47379 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[9]
.sym 47381 col[9]
.sym 47386 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[10]
.sym 47387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47391 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[8]
.sym 47397 col[8]
.sym 47405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 47407 col[8]
.sym 47408 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[8]
.sym 47411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[9]
.sym 47413 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[9]
.sym 47414 col[9]
.sym 47417 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[10]
.sym 47420 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[10]
.sym 47423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[11]
.sym 47426 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[11]
.sym 47429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[12]
.sym 47431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[13]
.sym 47438 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47441 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[14]
.sym 47443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 47450 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47457 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47460 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 47462 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47465 startdisplay_SB_DFFESS_Q_E
.sym 47472 HSYNC1_SB_DFFE_Q_E
.sym 47473 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 47475 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47476 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47479 row[6]
.sym 47481 row[7]
.sym 47484 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 47485 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47488 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47490 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 47502 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 47503 col[5]
.sym 47504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 47507 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47509 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 47510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47517 col[9]
.sym 47525 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 47527 col[8]
.sym 47528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[16]
.sym 47530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 47537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[18]
.sym 47542 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47546 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 47549 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 47553 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 47554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 47556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 47560 col[8]
.sym 47561 col[9]
.sym 47565 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47566 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47567 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 47568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47571 col[5]
.sym 47572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 47573 col[9]
.sym 47574 col[8]
.sym 47592 $PACKER_VCC_NET
.sym 47594 $PACKER_VCC_NET
.sym 47595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47597 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 47599 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 47602 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 47604 $PACKER_VCC_NET
.sym 47605 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47606 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 47607 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47608 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47609 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 47610 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47612 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47613 $PACKER_VCC_NET
.sym 47620 $PACKER_VCC_NET
.sym 47621 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 47625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47629 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47633 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 47637 $PACKER_VCC_NET
.sym 47638 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47651 $nextpnr_ICESTORM_LC_114$O
.sym 47654 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47657 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 47660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 47663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 47666 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47669 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 47671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 47672 $PACKER_VCC_NET
.sym 47675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 47677 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47681 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 47684 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 47689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47690 $PACKER_VCC_NET
.sym 47693 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 47696 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 47706 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47707 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 47721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47725 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47727 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47730 col[6]
.sym 47731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47734 brickvga.brick0_SB_DFFE_Q_1_E
.sym 47735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47736 brickvga.brick0_SB_DFFE_Q_4_E
.sym 47737 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 47744 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47746 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 47748 col[9]
.sym 47749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47755 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 47760 startdisplay_SB_DFFESS_Q_E
.sym 47761 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47763 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47764 $PACKER_VCC_NET
.sym 47766 col[8]
.sym 47768 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 47772 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47773 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47774 $nextpnr_ICESTORM_LC_115$I3
.sym 47776 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47780 $nextpnr_ICESTORM_LC_115$COUT
.sym 47782 $PACKER_VCC_NET
.sym 47784 $nextpnr_ICESTORM_LC_115$I3
.sym 47787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 47790 $nextpnr_ICESTORM_LC_115$COUT
.sym 47799 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47800 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47801 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47802 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47806 col[9]
.sym 47807 col[8]
.sym 47808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47819 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 47821 startdisplay_SB_DFFESS_Q_E
.sym 47822 clk_pxl$SB_IO_OUT
.sym 47823 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 47837 $PACKER_VCC_NET
.sym 47840 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 47846 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 47848 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 47851 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47852 col[8]
.sym 47853 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 47854 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47856 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47857 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 47858 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 47866 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 47869 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47870 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47872 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 47876 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47880 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47887 $PACKER_VCC_NET
.sym 47893 $PACKER_VCC_NET
.sym 47895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 47897 $nextpnr_ICESTORM_LC_136$O
.sym 47900 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 47909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47912 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47917 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47918 $PACKER_VCC_NET
.sym 47921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47924 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47929 $PACKER_VCC_NET
.sym 47930 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47933 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47940 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 47942 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 47943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47948 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 47949 brickvga.brick0[8]
.sym 47950 brickvga.brick0_SB_LUT4_I1_O[1]
.sym 47951 brickvga.brick0_SB_DFFE_Q_1_E
.sym 47952 brickvga.brick0_SB_DFFE_Q_4_E
.sym 47953 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 47954 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 47971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 47973 row[7]
.sym 47974 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47976 row[6]
.sym 47977 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 47978 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 47979 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 47981 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 47982 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 47988 $PACKER_VCC_NET
.sym 47992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47993 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 48008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 48009 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 48016 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 48018 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 48019 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 48020 $nextpnr_ICESTORM_LC_26$O
.sym 48023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 48026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48028 $PACKER_VCC_NET
.sym 48029 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 48032 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 48035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 48038 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 48040 $PACKER_VCC_NET
.sym 48041 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 48044 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 48046 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 48047 $PACKER_VCC_NET
.sym 48050 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48052 $PACKER_VCC_NET
.sym 48053 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 48056 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48058 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 48059 $PACKER_VCC_NET
.sym 48062 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 48064 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 48076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48077 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48082 $PACKER_VCC_NET
.sym 48083 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 48084 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48088 $PACKER_VCC_NET
.sym 48092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 48095 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 48096 $PACKER_VCC_NET
.sym 48098 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 48102 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 48103 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 48104 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 48105 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 48106 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 48111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48112 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48113 $PACKER_VCC_NET
.sym 48116 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48120 brickvga.brick0_SB_DFFE_Q_D
.sym 48122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 48123 col[6]
.sym 48125 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 48126 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 48128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48129 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 48131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 48133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 48134 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 48136 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48137 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48138 brickvga.brick0_SB_DFFE_Q_4_E
.sym 48139 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 48141 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 48143 $nextpnr_ICESTORM_LC_27$I3
.sym 48145 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 48149 $nextpnr_ICESTORM_LC_27$COUT
.sym 48151 $PACKER_VCC_NET
.sym 48153 $nextpnr_ICESTORM_LC_27$I3
.sym 48157 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48159 $nextpnr_ICESTORM_LC_27$COUT
.sym 48163 brickvga.brick0_SB_DFFE_Q_D
.sym 48168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 48169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48171 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 48174 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 48175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 48176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48177 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48181 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 48182 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 48183 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 48186 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48188 col[6]
.sym 48189 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 48190 brickvga.brick0_SB_DFFE_Q_4_E
.sym 48191 clk_pxl$SB_IO_OUT
.sym 48193 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48194 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 48195 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48196 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 48197 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 48198 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 48199 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 48200 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 48205 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 48206 brickvga.brick0_SB_DFFE_Q_D
.sym 48211 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 48213 brickvga.brick0[2]
.sym 48214 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 48217 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 48222 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 48224 brickvga.brick0_SB_DFFE_Q_4_E
.sym 48225 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48227 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 48228 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 48235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 48236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48238 brickvga.brick0_SB_DFFE_Q_D
.sym 48240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48241 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 48243 $PACKER_VCC_NET
.sym 48244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48246 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 48251 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 48252 brickvga.brick0_SB_DFFE_Q_3_E
.sym 48255 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 48259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 48264 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 48265 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 48266 $nextpnr_ICESTORM_LC_104$O
.sym 48268 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 48272 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 48274 $PACKER_VCC_NET
.sym 48275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 48278 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 48280 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 48284 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 48286 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 48290 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48292 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 48297 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48298 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48300 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48303 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 48305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 48306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 48310 brickvga.brick0_SB_DFFE_Q_D
.sym 48313 brickvga.brick0_SB_DFFE_Q_3_E
.sym 48314 clk_pxl$SB_IO_OUT
.sym 48316 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48317 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48318 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 48319 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48320 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 48321 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 48322 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 48323 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48329 $PACKER_VCC_NET
.sym 48330 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 48333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 48338 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 48345 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 48351 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 48358 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 48361 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 48362 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 48363 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 48365 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 48368 startdisplay_SB_DFFESS_Q_E
.sym 48370 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 48371 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 48375 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 48381 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 48382 startdisplay_SB_DFFESS_Q_3_D[1]
.sym 48384 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48385 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48386 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 48390 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 48391 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 48392 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 48393 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 48396 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48397 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 48398 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 48402 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 48404 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 48405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48408 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 48411 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 48414 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 48415 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 48416 startdisplay_SB_DFFESS_Q_3_D[1]
.sym 48417 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 48420 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 48421 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 48428 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 48433 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 48435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 48436 startdisplay_SB_DFFESS_Q_E
.sym 48437 clk_pxl$SB_IO_OUT
.sym 48438 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 48443 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 48444 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 48445 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 48452 ballvga.invertx
.sym 48455 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 48459 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 48470 row[7]
.sym 48481 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 48482 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48484 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 48485 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 48486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48488 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 48489 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48492 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 48494 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 48495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 48497 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 48500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48501 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 48505 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 48506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48507 startdisplay_SB_DFFESS_Q_E
.sym 48509 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 48514 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48516 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 48519 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48521 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 48522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48525 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 48527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 48528 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 48531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48533 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 48537 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48543 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 48546 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 48549 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48550 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 48551 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48552 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 48557 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 48559 startdisplay_SB_DFFESS_Q_E
.sym 48560 clk_pxl$SB_IO_OUT
.sym 48561 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 48568 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48580 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 48593 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48610 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 48611 startdisplay[1]
.sym 48616 valid1_SB_LUT4_I3_O
.sym 48617 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48621 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 48648 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 48649 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 48651 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48672 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 48673 startdisplay[1]
.sym 48675 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48683 clk_pxl$SB_IO_OUT
.sym 48684 valid1_SB_LUT4_I3_O
.sym 48686 $PACKER_GND_NET
.sym 48690 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 48716 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 48825 $PACKER_GND_NET
.sym 48828 rgb[3]$SB_IO_OUT
.sym 49980 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 49981 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 49991 $PACKER_VCC_NET
.sym 49994 $PACKER_VCC_NET
.sym 49995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 49997 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50000 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 50002 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 50005 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50006 $nextpnr_ICESTORM_LC_70$O
.sym 50009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50012 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 50014 $PACKER_VCC_NET
.sym 50015 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 50018 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 50020 $PACKER_VCC_NET
.sym 50021 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50024 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 50027 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 50030 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 50032 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50036 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 50038 $PACKER_VCC_NET
.sym 50039 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 50042 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 50044 $PACKER_VCC_NET
.sym 50045 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 50048 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 50051 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 50083 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 50088 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 50092 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 50107 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 50129 $nextpnr_ICESTORM_LC_71$I3
.sym 50131 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 50139 $nextpnr_ICESTORM_LC_71$I3
.sym 50190 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 50221 $PACKER_VCC_NET
.sym 50224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 50225 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 50227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50229 $PACKER_VCC_NET
.sym 50230 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50235 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50239 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 50241 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 50248 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 50252 $nextpnr_ICESTORM_LC_94$O
.sym 50254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 50258 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 50261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50264 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 50266 $PACKER_VCC_NET
.sym 50267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 50270 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 50273 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50276 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 50278 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 50279 $PACKER_VCC_NET
.sym 50282 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 50284 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50285 $PACKER_VCC_NET
.sym 50288 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 50290 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 50294 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 50296 $PACKER_VCC_NET
.sym 50297 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 50304 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 50315 $PACKER_VCC_NET
.sym 50318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50320 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 50322 $PACKER_VCC_NET
.sym 50323 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50325 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 50328 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 50338 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 50350 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 50362 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 50375 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 50377 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 50381 $nextpnr_ICESTORM_LC_95$I3
.sym 50384 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 50391 $nextpnr_ICESTORM_LC_95$I3
.sym 50426 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 50436 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 50441 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 50449 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 50450 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50451 $PACKER_VCC_NET
.sym 50453 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 50455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50456 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50459 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 50470 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 50481 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50483 $PACKER_VCC_NET
.sym 50484 $PACKER_VCC_NET
.sym 50485 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 50492 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50498 $nextpnr_ICESTORM_LC_145$O
.sym 50501 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 50504 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 50506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50510 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 50513 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 50516 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 50518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50519 $PACKER_VCC_NET
.sym 50522 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 50524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50528 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 50530 $PACKER_VCC_NET
.sym 50531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50534 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 50536 $PACKER_VCC_NET
.sym 50537 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50540 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 50543 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50550 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 50551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 50552 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 50554 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 50555 brickvga.brick1_SB_DFFE_Q_1_E
.sym 50569 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 50578 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 50579 brickvga.brick1_SB_DFFE_Q_1_E
.sym 50580 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 50581 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50582 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 50584 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 50590 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 50593 $PACKER_VCC_NET
.sym 50594 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50597 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50602 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50607 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 50609 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 50615 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 50619 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50621 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 50623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50624 $PACKER_VCC_NET
.sym 50627 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 50629 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50634 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 50635 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 50636 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 50637 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 50649 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50654 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50664 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 50673 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 50674 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 50675 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 50676 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 50677 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 50678 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 50685 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 50693 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50696 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50698 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 50700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 50704 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50706 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 50723 brickvga.brick1_SB_DFFE_Q_D
.sym 50730 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 50731 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 50732 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 50739 brickvga.brick1_SB_DFFE_Q_1_E
.sym 50741 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 50751 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 50764 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 50769 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 50781 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 50788 brickvga.brick1_SB_DFFE_Q_D
.sym 50791 brickvga.brick1_SB_DFFE_Q_1_E
.sym 50792 clk_pxl$SB_IO_OUT
.sym 50794 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 50795 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 50796 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 50797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 50798 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 50799 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 50800 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 50801 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 50802 brickvga.brick1_SB_DFFE_Q_3_E
.sym 50804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 50807 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 50809 brickvga.brick1_SB_DFFE_Q_D
.sym 50814 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50818 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 50820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 50823 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50825 right_SB_LUT4_I3_O[3]
.sym 50827 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 50829 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 50835 col[5]
.sym 50836 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 50838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50839 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 50842 col[6]
.sym 50846 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 50847 $PACKER_VCC_NET
.sym 50848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 50849 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 50850 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 50852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 50857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 50862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 50867 $nextpnr_ICESTORM_LC_59$O
.sym 50870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 50873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 50875 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 50876 $PACKER_VCC_NET
.sym 50879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 50881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50882 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 50885 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 50887 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 50888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[4]
.sym 50893 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 50894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 50897 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[5]
.sym 50899 col[5]
.sym 50900 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 50903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[6]
.sym 50905 col[6]
.sym 50906 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 50909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 50911 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 50912 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 50920 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 50921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 50922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 50923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 50924 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 50929 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50941 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 50942 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 50943 $PACKER_VCC_NET
.sym 50945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 50947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 50948 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50950 row[9]
.sym 50951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50952 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50953 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 50964 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 50968 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 50970 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 50971 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 50973 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 50979 col[8]
.sym 50981 col[9]
.sym 50990 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[8]
.sym 50992 col[8]
.sym 50993 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 50996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[9]
.sym 50998 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 50999 col[9]
.sym 51002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[10]
.sym 51004 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 51008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[11]
.sym 51010 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 51014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[12]
.sym 51016 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 51020 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[13]
.sym 51023 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 51026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[14]
.sym 51028 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 51032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 51035 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 51040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 51041 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 51042 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[3]
.sym 51043 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[2]
.sym 51044 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[4]
.sym 51045 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 51046 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[10]
.sym 51047 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 51052 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51061 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51062 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 51063 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51066 col[5]
.sym 51067 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51069 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 51072 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51074 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 51075 col[5]
.sym 51076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 51093 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 51095 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 51097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 51101 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 51113 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[16]
.sym 51116 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 51119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 51121 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 51125 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[18]
.sym 51128 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 51131 $nextpnr_ICESTORM_LC_60$I3
.sym 51133 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 51141 $nextpnr_ICESTORM_LC_60$I3
.sym 51145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 51153 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 51158 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 51174 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51178 row[7]
.sym 51181 row[6]
.sym 51186 row[6]
.sym 51187 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51189 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 51190 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 51192 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51193 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51194 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 51195 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 51197 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51206 $PACKER_VCC_NET
.sym 51207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51209 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51214 $PACKER_VCC_NET
.sym 51215 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 51217 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 51219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51223 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51225 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 51236 $nextpnr_ICESTORM_LC_97$O
.sym 51239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51242 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51248 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 51250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51254 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 51256 $PACKER_VCC_NET
.sym 51257 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51260 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 51263 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 51266 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 51269 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51272 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 51274 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 51275 $PACKER_VCC_NET
.sym 51278 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 51280 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 51281 $PACKER_VCC_NET
.sym 51288 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51298 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51299 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 51300 $PACKER_VCC_NET
.sym 51306 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51310 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 51312 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 51315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51316 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 51320 right_SB_LUT4_I3_O[3]
.sym 51321 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 51322 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 51327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 51328 col[6]
.sym 51330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51333 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 51339 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51340 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51344 row[6]
.sym 51345 col[5]
.sym 51354 row[7]
.sym 51355 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 51356 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 51359 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 51362 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51365 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 51368 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51372 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 51373 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 51374 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 51375 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 51390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 51392 col[6]
.sym 51393 col[5]
.sym 51402 row[6]
.sym 51403 row[7]
.sym 51425 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51432 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 51433 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51434 $PACKER_VCC_NET
.sym 51435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51436 row[9]
.sym 51437 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51438 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51439 row[6]
.sym 51440 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51441 col[6]
.sym 51442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 51444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51450 $PACKER_VCC_NET
.sym 51451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51453 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51456 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51458 $PACKER_VCC_NET
.sym 51459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51461 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 51462 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51469 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51482 $nextpnr_ICESTORM_LC_130$O
.sym 51484 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51490 $PACKER_VCC_NET
.sym 51491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51494 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51497 $PACKER_VCC_NET
.sym 51500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 51502 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 51503 $PACKER_VCC_NET
.sym 51506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 51508 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51509 $PACKER_VCC_NET
.sym 51512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 51514 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51515 $PACKER_VCC_NET
.sym 51518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 51521 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 51526 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51534 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51537 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 51538 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 51544 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51550 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 51557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 51558 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 51559 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 51560 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 51561 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 51562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 51563 col[5]
.sym 51564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51566 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 51579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51585 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 51592 right_SB_LUT4_I3_O[3]
.sym 51593 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51595 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 51602 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 51603 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 51605 $nextpnr_ICESTORM_LC_131$I3
.sym 51608 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51615 $nextpnr_ICESTORM_LC_131$I3
.sym 51636 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 51637 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 51638 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 51639 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 51643 right_SB_LUT4_I3_O[3]
.sym 51645 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51672 row[7]
.sym 51674 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51676 row[6]
.sym 51678 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51679 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 51681 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 51682 row[6]
.sym 51683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 51684 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 51685 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 51687 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 51688 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 51689 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 51690 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 51706 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51712 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51713 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51714 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51715 $PACKER_VCC_NET
.sym 51717 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 51718 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51723 $PACKER_VCC_NET
.sym 51724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51726 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51728 $nextpnr_ICESTORM_LC_25$O
.sym 51730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51734 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
.sym 51736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51737 $PACKER_VCC_NET
.sym 51740 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 51742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51743 $PACKER_VCC_NET
.sym 51746 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 51748 $PACKER_VCC_NET
.sym 51749 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 51752 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3[4]
.sym 51755 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51758 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3[5]
.sym 51761 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51764 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3[6]
.sym 51767 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51770 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3[7]
.sym 51772 $PACKER_VCC_NET
.sym 51773 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 51780 brickvga.brick0_SB_DFFE_Q_E
.sym 51781 brickvga.brick0[0]
.sym 51782 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 51783 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 51784 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 51785 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 51790 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 51791 $PACKER_VCC_NET
.sym 51798 $PACKER_VCC_NET
.sym 51804 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 51807 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51808 right_SB_LUT4_I3_O[3]
.sym 51810 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 51812 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 51813 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 51814 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3[7]
.sym 51820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 51821 brickvga.brick0_SB_DFFE_Q_1_E
.sym 51822 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51823 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 51824 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 51825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 51827 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 51830 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51831 col[6]
.sym 51832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 51833 col[5]
.sym 51834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 51836 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 51837 brickvga.brick0[8]
.sym 51839 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 51840 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 51841 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 51842 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 51843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 51844 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 51845 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51847 row[6]
.sym 51850 brickvga.brick0_SB_DFFE_Q_D
.sym 51851 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 51853 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51858 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 51859 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 51860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 51861 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 51866 brickvga.brick0_SB_DFFE_Q_D
.sym 51870 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 51871 brickvga.brick0[8]
.sym 51872 row[6]
.sym 51873 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 51876 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 51877 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 51878 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 51879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 51882 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 51883 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 51884 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 51885 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 51888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 51889 col[5]
.sym 51890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51891 col[6]
.sym 51894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 51895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 51896 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 51898 brickvga.brick0_SB_DFFE_Q_1_E
.sym 51899 clk_pxl$SB_IO_OUT
.sym 51904 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 51905 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 51906 brickvga.brick2_SB_LUT4_I1_I0[0]
.sym 51907 brickvga.brick0_SB_LUT4_I1_O[0]
.sym 51908 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 51913 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 51916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51917 brickvga.brick0_SB_DFFE_Q_1_E
.sym 51919 col[6]
.sym 51920 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 51924 rgb[2]$SB_IO_OUT
.sym 51925 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51926 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 51927 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 51928 row[9]
.sym 51929 row[9]
.sym 51930 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51932 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51934 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 51935 $PACKER_VCC_NET
.sym 51936 row[6]
.sym 51942 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 51943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 51944 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 51946 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51947 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 51952 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 51955 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51956 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 51957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 51959 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51961 $PACKER_VCC_NET
.sym 51969 $PACKER_VCC_NET
.sym 51974 $nextpnr_ICESTORM_LC_77$O
.sym 51976 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 51980 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 51982 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51983 $PACKER_VCC_NET
.sym 51986 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 51988 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 51992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 51994 $PACKER_VCC_NET
.sym 51995 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 51998 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 52000 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 52004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 52006 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 52011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 52013 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 52014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 52017 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52021 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 52022 clk_pxl$SB_IO_OUT
.sym 52024 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 52025 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 52026 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 52027 brickvga.brick0_SB_DFFE_Q_3_E
.sym 52028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 52029 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 52030 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 52031 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52040 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 52046 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 52049 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 52050 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 52053 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52055 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 52059 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 52066 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 52067 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 52070 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 52071 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 52072 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52073 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 52074 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52077 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52079 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52080 right_SB_LUT4_I3_O[3]
.sym 52083 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 52084 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 52085 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 52086 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 52088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 52089 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52090 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 52091 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 52092 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52093 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 52094 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 52096 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 52098 right_SB_LUT4_I3_O[3]
.sym 52099 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 52100 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52101 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52104 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 52106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 52107 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 52113 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52117 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 52118 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 52123 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 52124 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 52125 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 52128 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 52129 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52130 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52131 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 52134 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52135 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 52136 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 52137 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 52140 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52141 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 52142 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 52143 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 52144 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 52145 clk_pxl$SB_IO_OUT
.sym 52151 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52154 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 52161 row[6]
.sym 52162 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 52164 row[7]
.sym 52166 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 52167 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52168 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 52170 row[7]
.sym 52171 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 52172 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 52173 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 52174 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 52178 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 52182 row[6]
.sym 52188 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52189 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 52190 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 52191 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 52194 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 52195 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52197 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 52198 row[9]
.sym 52199 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 52201 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 52202 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 52203 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52204 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52205 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 52206 row[6]
.sym 52207 row[7]
.sym 52209 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 52213 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52214 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 52215 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 52218 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 52219 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52221 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 52222 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 52223 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52224 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 52227 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 52229 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52230 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52233 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 52235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 52236 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 52239 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 52242 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52245 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52252 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 52254 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52257 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52258 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 52259 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 52260 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 52263 row[7]
.sym 52264 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 52265 row[9]
.sym 52266 row[6]
.sym 52267 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 52268 clk_pxl$SB_IO_OUT
.sym 52270 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 52271 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52272 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52273 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 52275 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 52276 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52277 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 52282 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 52287 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 52288 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 52290 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 52304 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 52319 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 52320 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 52322 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 52323 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52328 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52338 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 52371 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52374 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 52375 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 52376 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52377 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 52380 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 52381 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52382 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 52383 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 52390 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 52391 clk_pxl$SB_IO_OUT
.sym 52396 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 52410 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 52414 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 52416 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 52418 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 52419 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52435 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52461 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 52504 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 52513 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 52514 clk_pxl$SB_IO_OUT
.sym 52538 rgb[4]$SB_IO_OUT
.sym 52578 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 52579 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52620 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 52621 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52662 rgb[5]$SB_IO_OUT
.sym 52683 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52694 rgb[3]$SB_IO_OUT
.sym 52707 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 53788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 53795 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 53915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 53916 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 53917 VSYNC1_SB_DFFE_Q_E
.sym 53921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53922 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 54011 VSYNC1$SB_IO_OUT
.sym 54028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 54035 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 54051 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 54054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 54055 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 54058 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54061 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54062 $PACKER_VCC_NET
.sym 54063 $PACKER_VCC_NET
.sym 54074 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 54082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 54083 $nextpnr_ICESTORM_LC_141$O
.sym 54086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 54089 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 54092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54095 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 54097 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 54098 $PACKER_VCC_NET
.sym 54101 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 54103 $PACKER_VCC_NET
.sym 54104 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54107 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 54109 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 54110 $PACKER_VCC_NET
.sym 54113 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 54115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54119 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 54121 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 54122 $PACKER_VCC_NET
.sym 54125 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 54127 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 54128 $PACKER_VCC_NET
.sym 54145 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54149 row[7]
.sym 54150 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 54152 row[6]
.sym 54160 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 54163 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54165 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 54166 brickvga.brick3_SB_DFFE_Q_2_E
.sym 54168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 54169 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 54192 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 54204 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 54206 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 54209 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 54212 $nextpnr_ICESTORM_LC_142$I3
.sym 54215 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 54222 $nextpnr_ICESTORM_LC_142$I3
.sym 54256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 54257 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 54262 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 54280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 54281 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54282 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54284 row[6]
.sym 54289 row[7]
.sym 54300 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 54305 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54307 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54316 $PACKER_VCC_NET
.sym 54317 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 54320 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54323 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54324 $PACKER_VCC_NET
.sym 54326 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 54329 $nextpnr_ICESTORM_LC_137$O
.sym 54331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 54335 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 54337 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54338 $PACKER_VCC_NET
.sym 54339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 54341 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 54343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 54344 $PACKER_VCC_NET
.sym 54347 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 54349 $PACKER_VCC_NET
.sym 54350 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54353 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 54355 $PACKER_VCC_NET
.sym 54356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54359 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 54362 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54365 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 54367 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54368 $PACKER_VCC_NET
.sym 54371 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 54374 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54381 brickvga.brick1_SB_LUT4_I0_O[1]
.sym 54383 brickvga.brick3_SB_DFFE_Q_2_E
.sym 54384 brickvga.brick3[5]
.sym 54391 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54392 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 54396 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 54400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 54407 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54410 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 54412 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 54413 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 54415 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 54420 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 54421 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 54422 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 54423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 54429 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 54430 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54434 $PACKER_VCC_NET
.sym 54436 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54437 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 54438 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 54444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54447 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 54450 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 54452 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 54454 $PACKER_VCC_NET
.sym 54455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54458 $nextpnr_ICESTORM_LC_138$I3
.sym 54461 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54468 $nextpnr_ICESTORM_LC_138$I3
.sym 54471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54472 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 54473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 54474 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 54477 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 54478 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 54479 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54480 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 54491 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 54495 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 54496 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 54497 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 54498 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54499 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 54500 clk_pxl$SB_IO_OUT
.sym 54502 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54503 brickvga.brick1_SB_DFFE_Q_2_E
.sym 54504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 54505 brickvga.brick1[5]
.sym 54506 brickvga.brick1_SB_LUT4_I0_O[0]
.sym 54507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 54508 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 54509 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54515 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 54519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 54525 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 54526 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 54546 $PACKER_VCC_NET
.sym 54548 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54554 $PACKER_VCC_NET
.sym 54559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54560 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54561 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54569 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 54572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 54575 $nextpnr_ICESTORM_LC_82$O
.sym 54578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 54581 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 54583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54584 $PACKER_VCC_NET
.sym 54587 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 54589 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 54591 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 54593 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 54595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54597 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 54599 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 54601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54602 $PACKER_VCC_NET
.sym 54603 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 54605 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 54607 $PACKER_VCC_NET
.sym 54608 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54609 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 54611 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 54613 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54615 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 54617 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 54619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54621 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 54628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 54632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 54637 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 54642 $PACKER_VCC_NET
.sym 54644 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54647 col[8]
.sym 54648 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 54649 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 54652 row[7]
.sym 54653 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54655 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54657 row[6]
.sym 54658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 54661 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 54667 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 54671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54672 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 54673 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 54682 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 54689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54691 $PACKER_VCC_NET
.sym 54698 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 54700 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54701 $PACKER_VCC_NET
.sym 54702 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 54704 $nextpnr_ICESTORM_LC_83$I3
.sym 54707 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54708 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 54710 $nextpnr_ICESTORM_LC_83$COUT
.sym 54713 $PACKER_VCC_NET
.sym 54714 $nextpnr_ICESTORM_LC_83$I3
.sym 54718 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 54719 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 54720 $nextpnr_ICESTORM_LC_83$COUT
.sym 54725 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 54730 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 54736 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 54741 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 54772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 54773 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[10]
.sym 54774 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 54777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 54781 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54790 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54792 right_SB_LUT4_I3_O[3]
.sym 54798 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54802 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54804 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 54808 $PACKER_VCC_NET
.sym 54812 row[7]
.sym 54816 $PACKER_VCC_NET
.sym 54817 row[6]
.sym 54819 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 54821 $nextpnr_ICESTORM_LC_99$O
.sym 54824 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 54830 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54833 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 54835 right_SB_LUT4_I3_O[3]
.sym 54836 $PACKER_VCC_NET
.sym 54837 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 54839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 54841 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54842 $PACKER_VCC_NET
.sym 54843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 54845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 54847 $PACKER_VCC_NET
.sym 54848 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 54849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 54851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 54853 $PACKER_VCC_NET
.sym 54854 row[6]
.sym 54855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 54857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 54859 row[7]
.sym 54861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 54863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 54865 $PACKER_VCC_NET
.sym 54866 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 54867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 54871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 54872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[1]
.sym 54875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 54876 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[8]
.sym 54878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 54884 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54886 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54889 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 54891 right_SB_LUT4_I3_O[3]
.sym 54894 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54896 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 54897 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 54898 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[0]
.sym 54900 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 54902 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 54903 clk_12M$SB_IO_IN
.sym 54904 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 54905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 54907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 54914 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 54916 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 54917 row[9]
.sym 54918 $PACKER_VCC_NET
.sym 54920 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 54923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 54924 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 54931 col[5]
.sym 54934 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54936 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 54938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54941 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 54942 col[6]
.sym 54944 $nextpnr_ICESTORM_LC_100$I3
.sym 54946 row[9]
.sym 54947 $PACKER_VCC_NET
.sym 54948 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 54950 $nextpnr_ICESTORM_LC_100$COUT
.sym 54952 $PACKER_VCC_NET
.sym 54954 $nextpnr_ICESTORM_LC_100$I3
.sym 54957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 54958 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 54960 $nextpnr_ICESTORM_LC_100$COUT
.sym 54963 col[5]
.sym 54964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 54965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54966 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 54971 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 54975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54976 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 54983 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 54987 col[6]
.sym 54988 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 54989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 54990 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 55012 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55013 col[8]
.sym 55019 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 55028 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55029 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55035 $PACKER_VCC_NET
.sym 55041 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 55042 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55043 $PACKER_VCC_NET
.sym 55047 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55052 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 55055 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55062 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55063 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55067 $nextpnr_ICESTORM_LC_102$O
.sym 55070 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 55073 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 55076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
.sym 55081 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55085 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1[3]
.sym 55087 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55088 $PACKER_VCC_NET
.sym 55091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1[4]
.sym 55093 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 55097 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1[5]
.sym 55099 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1[6]
.sym 55105 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55106 $PACKER_VCC_NET
.sym 55109 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1[7]
.sym 55111 $PACKER_VCC_NET
.sym 55112 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55117 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 55119 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 55122 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 55129 $PACKER_VCC_NET
.sym 55135 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55141 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 55143 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55144 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 55145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55146 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 55149 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55151 col[6]
.sym 55153 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1[7]
.sym 55165 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55190 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1[8]
.sym 55192 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55196 $nextpnr_ICESTORM_LC_103$I3
.sym 55199 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55206 $nextpnr_ICESTORM_LC_103$I3
.sym 55242 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55247 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 55259 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 55263 brickvga.brick5_SB_DFFE_Q_2_E
.sym 55264 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 55269 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55272 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55273 row[7]
.sym 55274 col[5]
.sym 55284 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 55288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55290 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55292 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55293 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55294 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55295 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 55297 $PACKER_VCC_NET
.sym 55303 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55305 $PACKER_VCC_NET
.sym 55313 $nextpnr_ICESTORM_LC_68$O
.sym 55315 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 55319 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 55322 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55325 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 55327 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55331 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 55333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55337 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 55339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 55340 $PACKER_VCC_NET
.sym 55343 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[5]
.sym 55345 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55346 $PACKER_VCC_NET
.sym 55349 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[6]
.sym 55351 $PACKER_VCC_NET
.sym 55352 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55355 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[7]
.sym 55357 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55358 $PACKER_VCC_NET
.sym 55376 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55377 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55381 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55384 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55385 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55386 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55388 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55389 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 55390 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55391 clk_12M$SB_IO_IN
.sym 55392 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 55396 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55397 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55399 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[7]
.sym 55406 row[6]
.sym 55412 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55413 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55415 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55418 row[7]
.sym 55422 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55436 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 55439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55442 $nextpnr_ICESTORM_LC_69$I3
.sym 55445 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55452 $nextpnr_ICESTORM_LC_69$I3
.sym 55467 row[7]
.sym 55470 row[6]
.sym 55473 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55475 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55488 HSYNC1$SB_IO_OUT
.sym 55489 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 55491 brick_display_SB_DFFSR_Q_R
.sym 55493 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 55499 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55500 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 55501 right_SB_LUT4_I3_O[3]
.sym 55504 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55505 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55509 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55510 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55511 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 55512 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55513 row[6]
.sym 55516 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 55518 row[7]
.sym 55519 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 55520 row[9]
.sym 55521 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55533 $PACKER_VCC_NET
.sym 55536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 55539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55541 $PACKER_VCC_NET
.sym 55542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 55552 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 55556 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55559 $nextpnr_ICESTORM_LC_143$O
.sym 55562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55565 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 55567 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 55573 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55574 $PACKER_VCC_NET
.sym 55577 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 55579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 55580 $PACKER_VCC_NET
.sym 55583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[4]
.sym 55585 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55589 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 55591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 55592 $PACKER_VCC_NET
.sym 55595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[6]
.sym 55598 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 55601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[7]
.sym 55603 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55604 $PACKER_VCC_NET
.sym 55621 brick_display
.sym 55625 row[9]
.sym 55628 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 55629 $PACKER_VCC_NET
.sym 55632 col[6]
.sym 55633 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 55635 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55640 del
.sym 55641 brickvga.brick0_SB_DFFE_Q_D
.sym 55642 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 55645 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[7]
.sym 55650 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55651 col[6]
.sym 55652 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 55654 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 55655 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55656 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55659 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55660 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55662 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 55664 col[5]
.sym 55668 brickvga.brick0_SB_DFFE_Q_E
.sym 55669 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55673 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 55675 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55676 brickvga.brick0_SB_DFFE_Q_D
.sym 55677 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55678 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 55679 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 55680 row[9]
.sym 55681 right_SB_LUT4_I3_O[3]
.sym 55682 $nextpnr_ICESTORM_LC_144$I3
.sym 55684 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55692 $nextpnr_ICESTORM_LC_144$I3
.sym 55695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55696 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 55697 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55698 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55703 brickvga.brick0_SB_DFFE_Q_D
.sym 55707 right_SB_LUT4_I3_O[3]
.sym 55708 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 55709 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55710 row[9]
.sym 55713 col[5]
.sym 55714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55715 col[6]
.sym 55716 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 55719 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 55720 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 55721 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 55725 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55726 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55728 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55729 brickvga.brick0_SB_DFFE_Q_E
.sym 55730 clk_pxl$SB_IO_OUT
.sym 55732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 55733 brickvga.brick2_SB_LUT4_I1_O[1]
.sym 55734 brickvga.brick0_SB_DFFE_Q_D
.sym 55735 brickvga.brick2_SB_DFFE_Q_E
.sym 55736 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 55737 brickvga.531.Y_B_SB_LUT4_O_I1[0]
.sym 55738 brickvga.brick2[8]
.sym 55739 brickvga.brick2_SB_DFFE_Q_D
.sym 55746 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55747 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55748 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55763 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55766 row[7]
.sym 55775 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 55776 brickvga.brick0[0]
.sym 55777 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55778 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55784 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55787 brickvga.brick0_SB_LUT4_I1_O[0]
.sym 55790 row[7]
.sym 55792 $PACKER_VCC_NET
.sym 55794 row[9]
.sym 55795 brickvga.brick0[2]
.sym 55796 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 55797 brickvga.brick0_SB_LUT4_I0_1_O[3]
.sym 55798 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 55800 brickvga.brick0_SB_LUT4_I1_O[1]
.sym 55803 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55804 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 55805 $nextpnr_ICESTORM_LC_12$O
.sym 55807 row[7]
.sym 55811 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 55813 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 55814 $PACKER_VCC_NET
.sym 55817 $nextpnr_ICESTORM_LC_13$I3
.sym 55819 row[9]
.sym 55827 $nextpnr_ICESTORM_LC_13$I3
.sym 55830 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55831 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55832 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55833 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55839 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 55842 brickvga.brick0[2]
.sym 55843 brickvga.brick0[0]
.sym 55844 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55845 brickvga.brick0_SB_LUT4_I0_1_O[3]
.sym 55848 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 55849 brickvga.brick0_SB_LUT4_I1_O[1]
.sym 55850 brickvga.brick0_SB_LUT4_I1_O[0]
.sym 55851 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55852 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 55853 clk_pxl$SB_IO_OUT
.sym 55855 brickvga.brick0_SB_LUT4_I0_1_O[3]
.sym 55856 brickvga.brick4[2]
.sym 55857 brickvga.brick4_SB_DFFE_Q_3_E
.sym 55861 brickvga.brick2_SB_LUT4_I1_O[2]
.sym 55862 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 55871 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 55872 brickvga.brick2_SB_DFFE_Q_D
.sym 55874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 55879 brickvga.brick0_SB_DFFE_Q_D
.sym 55882 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55886 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 55889 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55890 brickvga.brick0[4]
.sym 55897 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55898 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55900 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 55902 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55903 row[6]
.sym 55906 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 55907 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55908 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 55909 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 55910 row[7]
.sym 55911 row[9]
.sym 55912 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 55914 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 55915 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55919 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 55920 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 55922 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55923 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55927 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55929 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55930 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 55931 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55932 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55935 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55936 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55937 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 55938 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55941 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55942 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 55943 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 55944 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55947 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 55948 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 55949 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 55950 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 55953 row[9]
.sym 55954 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55955 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55956 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 55959 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 55965 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 55966 row[7]
.sym 55967 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55968 row[6]
.sym 55971 row[7]
.sym 55972 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55973 row[6]
.sym 55974 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 55975 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 55976 clk_pxl$SB_IO_OUT
.sym 55979 brickvga.brick4[0]
.sym 55981 brickvga.brick4_SB_DFFE_Q_4_E
.sym 55982 brickvga.brick0_SB_DFFE_Q_2_E
.sym 55998 brickvga.brick0_SB_DFFE_Q_3_E
.sym 56001 brickvga.brick4_SB_DFFE_Q_E
.sym 56003 row[7]
.sym 56009 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 56013 row[6]
.sym 56025 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 56030 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 56032 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 56033 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 56034 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 56049 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56076 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 56094 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 56095 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 56096 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56097 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 56098 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 56099 clk_pxl$SB_IO_OUT
.sym 56104 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 56106 brickvga.brick0[4]
.sym 56144 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 56145 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 56146 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 56150 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 56151 brickvga.brick0_SB_DFFE_Q_D
.sym 56152 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56153 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 56156 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 56157 row[6]
.sym 56163 row[7]
.sym 56164 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 56166 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 56167 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 56169 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 56172 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 56173 row[6]
.sym 56175 row[6]
.sym 56176 row[7]
.sym 56177 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 56178 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 56184 brickvga.brick0_SB_DFFE_Q_D
.sym 56187 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 56188 row[7]
.sym 56189 row[6]
.sym 56190 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 56193 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 56194 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 56195 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 56196 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 56205 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 56206 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 56207 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56211 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 56217 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 56218 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 56219 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 56220 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 56221 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 56222 clk_pxl$SB_IO_OUT
.sym 56224 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 56274 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 56276 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 56317 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 56344 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 56345 clk_pxl$SB_IO_OUT
.sym 56514 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56526 rgb[5]$SB_IO_OUT
.sym 56529 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 56576 clk_pxl$SB_IO_OUT
.sym 57621 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 57628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 57718 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 57722 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 57744 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 57745 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 57750 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 57752 $PACKER_VCC_NET
.sym 57759 $PACKER_VCC_NET
.sym 57769 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 57770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 57776 $PACKER_VCC_NET
.sym 57778 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 57781 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 57784 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 57786 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 57788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57789 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 57790 $nextpnr_ICESTORM_LC_42$O
.sym 57792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 57798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 57799 $PACKER_VCC_NET
.sym 57802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 57804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 57805 $PACKER_VCC_NET
.sym 57808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 57811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 57814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 57816 $PACKER_VCC_NET
.sym 57817 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 57820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 57822 $PACKER_VCC_NET
.sym 57823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 57826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 57828 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 57829 $PACKER_VCC_NET
.sym 57832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 57834 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 57835 $PACKER_VCC_NET
.sym 57841 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 57843 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 57844 brickvga.brick3_SB_LUT4_I0_O[2]
.sym 57864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 57865 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 57866 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 57868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 57874 VSYNC1$SB_IO_OUT
.sym 57876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 57881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 57883 VSYNC1_SB_DFFE_Q_E
.sym 57889 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 57895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 57913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 57915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 57920 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 57921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 57922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 57960 VSYNC1_SB_DFFE_Q_E
.sym 57961 clk_pxl$SB_IO_OUT
.sym 57964 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 57967 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 57968 brickvga.brick3_SB_LUT4_I0_1_I3[3]
.sym 57969 brickvga.brick3_SB_LUT4_I0_O[1]
.sym 57970 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 57985 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 57990 brickvga.brick3_SB_LUT4_I0_O[0]
.sym 57992 row[7]
.sym 57995 row[6]
.sym 57998 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58015 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 58021 $PACKER_VCC_NET
.sym 58022 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 58027 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 58028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 58029 $PACKER_VCC_NET
.sym 58030 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 58033 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 58035 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 58036 $nextpnr_ICESTORM_LC_14$O
.sym 58039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 58042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 58044 $PACKER_VCC_NET
.sym 58045 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 58048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 58051 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 58054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 58056 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58057 $PACKER_VCC_NET
.sym 58060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 58062 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 58063 $PACKER_VCC_NET
.sym 58066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 58068 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 58069 $PACKER_VCC_NET
.sym 58072 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 58074 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 58075 $PACKER_VCC_NET
.sym 58078 $nextpnr_ICESTORM_LC_15$I3
.sym 58080 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 58091 brickvga.brick3_SB_LUT4_I0_2_O[0]
.sym 58092 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 58093 brickvga.brick3[3]
.sym 58101 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 58110 brickvga.brick3_SB_DFFE_Q_D
.sym 58115 brickvga.brick3[1]
.sym 58119 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 58122 $nextpnr_ICESTORM_LC_15$I3
.sym 58129 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 58135 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58142 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 58143 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 58151 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 58158 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58163 $nextpnr_ICESTORM_LC_15$I3
.sym 58166 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58167 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58168 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 58169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 58198 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 58206 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 58207 clk_pxl$SB_IO_OUT
.sym 58209 brickvga.brick1_SB_LUT4_I0_1_I3[3]
.sym 58210 brickvga.brick3_SB_LUT4_I0_O[0]
.sym 58211 brickvga.brick3[7]
.sym 58212 brickvga.brick3_SB_DFFE_Q_1_E
.sym 58213 brickvga.brick3_SB_DFFE_Q_3_E
.sym 58215 brickvga.brick3_SB_DFFE_Q_D
.sym 58225 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 58229 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 58234 col[6]
.sym 58236 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 58238 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 58240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 58241 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 58242 col[5]
.sym 58252 brickvga.brick3_SB_DFFE_Q_2_E
.sym 58256 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 58257 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 58258 row[6]
.sym 58263 row[7]
.sym 58264 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 58268 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58269 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 58272 brickvga.brick3_SB_DFFE_Q_D
.sym 58275 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58295 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 58296 row[6]
.sym 58297 row[7]
.sym 58298 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 58307 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58308 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 58309 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58310 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 58316 brickvga.brick3_SB_DFFE_Q_D
.sym 58329 brickvga.brick3_SB_DFFE_Q_2_E
.sym 58330 clk_pxl$SB_IO_OUT
.sym 58332 brickvga.531.Y_B_SB_LUT4_O_I1[2]
.sym 58333 brickvga.brick1_SB_LUT4_I0_2_O[3]
.sym 58334 brickvga.brick3[1]
.sym 58335 brickvga.brick3_SB_DFFE_Q_4_E
.sym 58336 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 58337 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 58338 brickvga.brick1_SB_LUT4_I0_2_O[0]
.sym 58339 brickvga.brick1_SB_DFFE_Q_D
.sym 58343 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 58348 brickvga.brick3_SB_DFFE_Q_2_E
.sym 58349 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 58358 del
.sym 58360 brickvga.brick3_SB_DFFE_Q_3_E
.sym 58361 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58364 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 58367 del
.sym 58373 col[9]
.sym 58375 brickvga.brick1_SB_DFFE_Q_2_E
.sym 58376 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 58377 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 58378 col[8]
.sym 58379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 58382 row[6]
.sym 58383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58384 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 58385 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58386 row[7]
.sym 58387 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 58388 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 58392 brickvga.brick1[5]
.sym 58394 col[6]
.sym 58395 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58397 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 58398 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 58400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 58402 col[5]
.sym 58403 brickvga.brick1[7]
.sym 58404 brickvga.brick1_SB_DFFE_Q_D
.sym 58406 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 58407 col[6]
.sym 58408 col[5]
.sym 58409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58412 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58413 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 58414 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 58415 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58418 col[5]
.sym 58419 col[6]
.sym 58420 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 58421 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 58425 brickvga.brick1_SB_DFFE_Q_D
.sym 58430 row[6]
.sym 58431 brickvga.brick1[7]
.sym 58432 row[7]
.sym 58433 brickvga.brick1[5]
.sym 58437 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 58439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 58442 col[9]
.sym 58443 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 58444 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 58445 col[8]
.sym 58448 col[6]
.sym 58449 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 58450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58451 col[5]
.sym 58452 brickvga.brick1_SB_DFFE_Q_2_E
.sym 58453 clk_pxl$SB_IO_OUT
.sym 58456 brickvga.brick1[9]
.sym 58457 brickvga.brick1_SB_DFFE_Q_E
.sym 58467 col[9]
.sym 58468 row[6]
.sym 58469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58471 brickvga.brick1_SB_DFFE_Q_2_E
.sym 58472 brickvga.brick1_SB_DFFE_Q_D
.sym 58474 row[7]
.sym 58480 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58481 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58483 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58486 row[6]
.sym 58488 row[7]
.sym 58490 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 58501 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 58506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 58507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 58512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 58523 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58525 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 58526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 58547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 58548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 58549 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 58550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 58572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 58573 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 58574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 58597 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 58600 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 58601 clk_12M$SB_IO_IN
.sym 58621 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 58622 right_SB_LUT4_I3_O[3]
.sym 58626 row[9]
.sym 58627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58632 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58642 $PACKER_VCC_NET
.sym 58643 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58644 $PACKER_VCC_NET
.sym 58646 row[6]
.sym 58648 row[7]
.sym 58651 $nextpnr_ICESTORM_LC_0$O
.sym 58653 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58657 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 58659 $PACKER_VCC_NET
.sym 58660 right_SB_LUT4_I3_O[3]
.sym 58663 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 58666 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 58669 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 58672 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58675 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 58678 row[6]
.sym 58681 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 58683 row[7]
.sym 58687 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 58689 $PACKER_VCC_NET
.sym 58690 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58693 $nextpnr_ICESTORM_LC_1$I3
.sym 58696 row[9]
.sym 58702 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 58720 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58722 row[9]
.sym 58723 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58725 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 58727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 58728 $PACKER_VCC_NET
.sym 58730 $PACKER_VCC_NET
.sym 58731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 58734 $PACKER_VCC_NET
.sym 58736 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 58737 $nextpnr_ICESTORM_LC_1$I3
.sym 58742 col[9]
.sym 58745 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[2]
.sym 58750 col[8]
.sym 58751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[1]
.sym 58752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[3]
.sym 58757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[0]
.sym 58763 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 58772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 58778 $nextpnr_ICESTORM_LC_1$I3
.sym 58782 col[9]
.sym 58783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 58799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[1]
.sym 58800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[3]
.sym 58801 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[0]
.sym 58802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[2]
.sym 58807 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 58817 col[8]
.sym 58818 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58819 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 58846 col[9]
.sym 58848 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 58851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 58852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 58853 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 58855 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58856 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 58866 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58869 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 58870 $PACKER_VCC_NET
.sym 58874 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 58878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 58887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58888 $PACKER_VCC_NET
.sym 58890 $PACKER_VCC_NET
.sym 58891 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58892 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58894 $PACKER_VCC_NET
.sym 58897 $nextpnr_ICESTORM_LC_129$O
.sym 58900 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 58903 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 58905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 58906 $PACKER_VCC_NET
.sym 58909 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 58911 $PACKER_VCC_NET
.sym 58912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 58915 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 58917 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58921 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 58923 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58924 $PACKER_VCC_NET
.sym 58927 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 58929 $PACKER_VCC_NET
.sym 58930 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58933 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 58935 $PACKER_VCC_NET
.sym 58936 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58939 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 58941 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58947 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 58951 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 58952 brickvga.brick5_SB_LUT4_I0_O[1]
.sym 58953 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 58965 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 58972 row[6]
.sym 58975 row[6]
.sym 58977 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 58978 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 58979 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 58980 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 58983 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 58990 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 58995 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 58998 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59006 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 59008 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 59010 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59013 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59014 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59018 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 59021 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 59022 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 59023 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 59024 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 59033 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59034 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59035 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59036 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59053 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 59067 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 59068 clk_pxl$SB_IO_OUT
.sym 59071 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59072 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59073 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 59076 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 59077 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 59092 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 59095 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59096 HSYNC1_SB_DFFE_Q_E
.sym 59099 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 59105 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59112 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59113 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59118 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 59125 col[6]
.sym 59128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59133 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 59138 col[5]
.sym 59140 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 59156 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 59157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59158 col[5]
.sym 59159 col[6]
.sym 59186 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 59187 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59188 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59189 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 59196 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 59199 brickvga.brick5_SB_LUT4_I0_2_I1[1]
.sym 59200 brickvga.brick5_SB_DFFE_Q_D
.sym 59211 row[7]
.sym 59214 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59216 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59217 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59218 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 59226 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59228 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59234 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59238 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59240 right_SB_LUT4_I3_O[3]
.sym 59243 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59246 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59248 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59253 row[7]
.sym 59254 $PACKER_VCC_NET
.sym 59257 row[6]
.sym 59262 $PACKER_VCC_NET
.sym 59266 $nextpnr_ICESTORM_LC_5$O
.sym 59269 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59272 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59275 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59280 $PACKER_VCC_NET
.sym 59281 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59284 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59286 right_SB_LUT4_I3_O[3]
.sym 59287 $PACKER_VCC_NET
.sym 59290 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 59292 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59296 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 59298 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59299 $PACKER_VCC_NET
.sym 59302 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 59304 row[6]
.sym 59305 $PACKER_VCC_NET
.sym 59308 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 59311 row[7]
.sym 59320 brick_display
.sym 59323 brickvga.531.Y_B_SB_LUT4_O_I1[1]
.sym 59331 del
.sym 59333 brickvga.brick5_SB_DFFE_Q_D
.sym 59334 brickvga.brick5_SB_DFFE_Q_3_E
.sym 59339 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59343 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59345 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59348 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 59349 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59350 brickvga.531.Y_B_SB_LUT4_O_I1[0]
.sym 59351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59352 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 59358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59361 col[6]
.sym 59364 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59365 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 59366 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 59368 HSYNC1_SB_DFFE_Q_E
.sym 59370 col[5]
.sym 59372 row[9]
.sym 59377 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59379 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 59381 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 59382 $PACKER_VCC_NET
.sym 59383 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59386 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 59387 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59388 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59389 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 59391 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 59392 $PACKER_VCC_NET
.sym 59395 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59397 row[9]
.sym 59402 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59403 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59404 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59405 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59408 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59409 col[6]
.sym 59410 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 59411 col[5]
.sym 59414 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 59416 row[9]
.sym 59417 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 59420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59421 col[6]
.sym 59422 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 59432 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59433 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 59434 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59435 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 59436 HSYNC1_SB_DFFE_Q_E
.sym 59437 clk_pxl$SB_IO_OUT
.sym 59440 brickvga.brick2[0]
.sym 59444 brickvga.brick2_SB_LUT4_I1_O[0]
.sym 59446 brickvga.brick2_SB_DFFE_Q_4_E
.sym 59458 col[5]
.sym 59462 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 59464 HSYNC1$SB_IO_OUT
.sym 59465 row[6]
.sym 59466 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59467 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59472 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 59474 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 59488 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 59490 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 59491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 59492 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 59497 $PACKER_VCC_NET
.sym 59503 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59505 $PACKER_VCC_NET
.sym 59508 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 59511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59512 $nextpnr_ICESTORM_LC_92$O
.sym 59515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 59520 $PACKER_VCC_NET
.sym 59521 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 59526 $PACKER_VCC_NET
.sym 59527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 59530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 59533 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 59538 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 59542 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[5]
.sym 59544 $PACKER_VCC_NET
.sym 59545 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 59548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 59550 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 59554 $nextpnr_ICESTORM_LC_93$I3
.sym 59557 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 59579 brickvga.brick2_SB_DFFE_Q_4_E
.sym 59582 brickvga.brick2_SB_DFFE_Q_4_E
.sym 59589 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 59593 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59595 brickvga.brick4_SB_DFFE_Q_2_E
.sym 59597 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59598 $nextpnr_ICESTORM_LC_93$I3
.sym 59603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59604 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59605 row[6]
.sym 59606 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59608 brickvga.brick2_SB_LUT4_I1_I0[0]
.sym 59609 brickvga.brick2_SB_LUT4_I1_O[2]
.sym 59610 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 59614 del
.sym 59616 brickvga.brick2_SB_LUT4_I1_O[0]
.sym 59618 brickvga.brick2_SB_DFFE_Q_D
.sym 59620 brickvga.brick2_SB_LUT4_I1_O[1]
.sym 59621 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 59623 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 59624 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59625 brickvga.brick2[8]
.sym 59630 brickvga.brick2_SB_DFFE_Q_E
.sym 59632 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59639 $nextpnr_ICESTORM_LC_93$I3
.sym 59642 brickvga.brick2_SB_LUT4_I1_I0[0]
.sym 59643 brickvga.brick2[8]
.sym 59644 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59645 row[6]
.sym 59649 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 59650 del
.sym 59654 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59656 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59657 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59660 brickvga.brick2_SB_LUT4_I1_O[0]
.sym 59661 brickvga.brick2_SB_LUT4_I1_O[1]
.sym 59662 brickvga.brick2_SB_LUT4_I1_O[2]
.sym 59663 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59666 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59667 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 59668 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 59669 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 59674 brickvga.brick2_SB_DFFE_Q_D
.sym 59679 del
.sym 59681 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 59682 brickvga.brick2_SB_DFFE_Q_E
.sym 59683 clk_pxl$SB_IO_OUT
.sym 59685 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 59686 brickvga.brick4_SB_LUT4_I1_O[0]
.sym 59688 brickvga.brick4_SB_DFFE_Q_D
.sym 59689 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 59690 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 59691 brickvga.brick4_SB_LUT4_I1_O[1]
.sym 59692 brickvga.brick4_SB_LUT4_I1_I0[0]
.sym 59710 brickvga.brick4_SB_LUT4_I1_O[2]
.sym 59714 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59716 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59718 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59720 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 59728 brickvga.brick4_SB_DFFE_Q_3_E
.sym 59732 brickvga.brick0[6]
.sym 59733 brickvga.brick2_SB_DFFE_Q_D
.sym 59734 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 59736 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59739 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59740 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 59741 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 59743 row[7]
.sym 59752 brickvga.brick0[4]
.sym 59753 brickvga.brick4_SB_DFFE_Q_D
.sym 59757 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59759 brickvga.brick0[6]
.sym 59760 row[7]
.sym 59761 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59762 brickvga.brick0[4]
.sym 59766 brickvga.brick4_SB_DFFE_Q_D
.sym 59771 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59772 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59773 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59774 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 59795 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59797 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 59798 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 59801 brickvga.brick2_SB_DFFE_Q_D
.sym 59805 brickvga.brick4_SB_DFFE_Q_3_E
.sym 59806 clk_pxl$SB_IO_OUT
.sym 59808 brickvga.brick4_SB_LUT4_I0_1_O[3]
.sym 59811 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 59812 brickvga.brick4_SB_DFFE_Q_2_E
.sym 59815 brickvga.brick4[4]
.sym 59828 brickvga.brick0[6]
.sym 59830 del
.sym 59832 brickvga.brick0_SB_DFFE_Q_2_E
.sym 59837 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59839 brickvga.brick0_SB_DFFE_Q_2_E
.sym 59852 brickvga.brick4_SB_DFFE_Q_D
.sym 59863 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59864 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59869 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 59874 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59876 brickvga.brick4_SB_DFFE_Q_4_E
.sym 59879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59890 brickvga.brick4_SB_DFFE_Q_D
.sym 59900 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59901 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59902 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59903 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59906 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59907 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59908 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 59909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59928 brickvga.brick4_SB_DFFE_Q_4_E
.sym 59929 clk_pxl$SB_IO_OUT
.sym 59931 brickvga.brick4_SB_LUT4_I1_O[2]
.sym 59932 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 59935 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 59936 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 59937 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 59938 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 59946 row[7]
.sym 59957 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 59965 row[6]
.sym 59981 brickvga.brick0_SB_DFFE_Q_D
.sym 59982 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59983 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 59984 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 59997 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 59999 brickvga.brick0_SB_DFFE_Q_2_E
.sym 60023 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 60024 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 60025 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 60026 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 60038 brickvga.brick0_SB_DFFE_Q_D
.sym 60051 brickvga.brick0_SB_DFFE_Q_2_E
.sym 60052 clk_pxl$SB_IO_OUT
.sym 60058 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 60066 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 60076 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 60106 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 60117 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 60128 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 60174 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 60175 clk_pxl$SB_IO_OUT
.sym 60195 rgb[1]$SB_IO_OUT
.sym 60200 rgb[0]$SB_IO_OUT
.sym 60208 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 60437 clk_pxl$SB_IO_OUT
.sym 60445 clk_pxl$SB_IO_OUT
.sym 60517 clk_pxl$SB_IO_OUT
.sym 61455 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61547 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 61554 brickvga.brick3_SB_LUT4_I0_2_I1[1]
.sym 61578 brickvga.brick3_SB_LUT4_I0_2_I1[1]
.sym 61590 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 61606 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61608 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 61609 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 61610 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 61618 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 61627 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 61628 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61629 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 61630 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 61652 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 61667 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 61668 clk_pxl$SB_IO_OUT
.sym 61671 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 61672 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 61686 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 61697 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 61699 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 61704 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 61711 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61722 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 61724 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 61726 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 61730 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 61731 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 61732 row[6]
.sym 61735 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 61736 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 61737 row[7]
.sym 61753 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 61762 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 61763 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61764 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 61765 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 61768 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 61769 row[7]
.sym 61770 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 61771 row[6]
.sym 61790 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 61791 clk_pxl$SB_IO_OUT
.sym 61795 brickvga.brick3_SB_LUT4_I0_2_O[3]
.sym 61796 brickvga.brick3[9]
.sym 61804 brickvga.531.Y_B_SB_LUT4_O_I1[2]
.sym 61819 brickvga.brick3_SB_DFFE_Q_E
.sym 61827 row[6]
.sym 61835 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 61836 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 61838 brickvga.brick3_SB_LUT4_I0_O[2]
.sym 61840 brickvga.brick3_SB_LUT4_I0_O[1]
.sym 61841 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 61847 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 61851 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 61854 row[7]
.sym 61859 row[6]
.sym 61860 brickvga.brick3_SB_LUT4_I0_O[0]
.sym 61862 brickvga.brick3_SB_DFFE_Q_D
.sym 61864 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 61865 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 61874 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 61891 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 61892 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61893 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 61894 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 61897 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 61898 brickvga.brick3_SB_LUT4_I0_O[1]
.sym 61899 brickvga.brick3_SB_LUT4_I0_O[0]
.sym 61900 brickvga.brick3_SB_LUT4_I0_O[2]
.sym 61903 row[6]
.sym 61904 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 61905 row[7]
.sym 61906 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 61911 brickvga.brick3_SB_DFFE_Q_D
.sym 61913 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 61914 clk_pxl$SB_IO_OUT
.sym 61916 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 61921 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 61923 brickvga.brick3_SB_DFFE_Q_E
.sym 61931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 61932 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 61937 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61940 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 61941 brickvga.brick3_SB_DFFE_Q_D
.sym 61944 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 61947 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61948 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 61959 brickvga.brick3_SB_DFFE_Q_3_E
.sym 61962 brickvga.brick3_SB_LUT4_I0_1_I3[3]
.sym 61963 brickvga.brick3_SB_DFFE_Q_D
.sym 61966 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 61967 brickvga.brick3_SB_LUT4_I0_2_O[3]
.sym 61970 brickvga.brick3_SB_LUT4_I0_2_O[0]
.sym 61972 brickvga.brick3[3]
.sym 61976 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 61977 brickvga.brick3[1]
.sym 62020 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62021 brickvga.brick3[1]
.sym 62022 brickvga.brick3_SB_LUT4_I0_1_I3[3]
.sym 62023 brickvga.brick3[3]
.sym 62026 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62027 brickvga.brick3_SB_LUT4_I0_1_I3[3]
.sym 62028 brickvga.brick3_SB_LUT4_I0_2_O[0]
.sym 62029 brickvga.brick3_SB_LUT4_I0_2_O[3]
.sym 62035 brickvga.brick3_SB_DFFE_Q_D
.sym 62036 brickvga.brick3_SB_DFFE_Q_3_E
.sym 62037 clk_pxl$SB_IO_OUT
.sym 62039 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 62045 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 62046 brickvga.brick1_SB_LUT4_I0_O[2]
.sym 62053 brickvga.brick3_SB_DFFE_Q_3_E
.sym 62054 VSYNC1$SB_IO_OUT
.sym 62055 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62062 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62082 brickvga.brick1_SB_LUT4_I0_O[1]
.sym 62083 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62086 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 62088 row[7]
.sym 62091 row[6]
.sym 62093 brickvga.brick3[5]
.sym 62094 brickvga.brick3_SB_DFFE_Q_D
.sym 62097 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62100 brickvga.brick1_SB_LUT4_I0_O[0]
.sym 62102 del
.sym 62103 brickvga.brick1_SB_LUT4_I0_O[2]
.sym 62105 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 62106 brickvga.brick3[7]
.sym 62107 brickvga.brick3_SB_DFFE_Q_1_E
.sym 62110 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62111 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62113 brickvga.brick1_SB_LUT4_I0_O[0]
.sym 62114 brickvga.brick1_SB_LUT4_I0_O[2]
.sym 62115 brickvga.brick1_SB_LUT4_I0_O[1]
.sym 62116 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62119 row[7]
.sym 62120 row[6]
.sym 62121 brickvga.brick3[7]
.sym 62122 brickvga.brick3[5]
.sym 62126 brickvga.brick3_SB_DFFE_Q_D
.sym 62131 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62132 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 62133 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62134 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62137 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62138 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62139 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 62140 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62149 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 62151 del
.sym 62159 brickvga.brick3_SB_DFFE_Q_1_E
.sym 62160 clk_pxl$SB_IO_OUT
.sym 62162 brickvga.brick1_SB_DFFE_Q_3_E
.sym 62163 brickvga.brick1_SB_LUT4_I0_2_I1[1]
.sym 62168 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 62177 row[6]
.sym 62179 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62184 row[7]
.sym 62186 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62195 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 62196 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62203 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62204 brickvga.brick1[9]
.sym 62207 row[6]
.sym 62208 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 62209 brickvga.brick1[3]
.sym 62210 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62211 brickvga.brick1_SB_LUT4_I0_1_I3[3]
.sym 62214 brickvga.brick3_SB_DFFE_Q_4_E
.sym 62215 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 62216 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 62217 brickvga.brick3_SB_DFFE_Q_D
.sym 62220 brickvga.brick1_SB_LUT4_I0_2_O[3]
.sym 62221 brickvga.brick1[1]
.sym 62222 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62223 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62225 brickvga.brick1_SB_LUT4_I0_2_O[0]
.sym 62228 brickvga.brick1_SB_LUT4_I0_2_I1[1]
.sym 62229 del
.sym 62230 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62231 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62234 brickvga.brick1_SB_DFFE_Q_D
.sym 62236 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62237 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 62238 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 62239 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62242 brickvga.brick1[9]
.sym 62243 brickvga.brick1_SB_LUT4_I0_2_I1[1]
.sym 62244 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62245 row[6]
.sym 62249 brickvga.brick3_SB_DFFE_Q_D
.sym 62254 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62255 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62256 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 62257 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62262 brickvga.brick1_SB_DFFE_Q_D
.sym 62266 brickvga.brick1_SB_LUT4_I0_2_O[3]
.sym 62267 brickvga.brick1_SB_LUT4_I0_2_O[0]
.sym 62268 brickvga.brick1_SB_LUT4_I0_1_I3[3]
.sym 62269 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62272 brickvga.brick1[3]
.sym 62273 brickvga.brick1_SB_LUT4_I0_1_I3[3]
.sym 62274 brickvga.brick1[1]
.sym 62275 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62278 del
.sym 62280 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 62282 brickvga.brick3_SB_DFFE_Q_4_E
.sym 62283 clk_pxl$SB_IO_OUT
.sym 62287 brickvga.brick1[1]
.sym 62290 brickvga.brick1_SB_DFFE_Q_4_E
.sym 62305 brickvga.brick1[3]
.sym 62311 row[6]
.sym 62316 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62327 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62332 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 62341 brickvga.brick1_SB_DFFE_Q_D
.sym 62342 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62344 brickvga.brick1_SB_DFFE_Q_E
.sym 62356 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62368 brickvga.brick1_SB_DFFE_Q_D
.sym 62371 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 62372 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62373 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62374 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62405 brickvga.brick1_SB_DFFE_Q_E
.sym 62406 clk_pxl$SB_IO_OUT
.sym 62428 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 62433 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62449 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 62455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62466 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 62468 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62469 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62472 $PACKER_VCC_NET
.sym 62475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62477 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 62478 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62480 $PACKER_VCC_NET
.sym 62481 $nextpnr_ICESTORM_LC_127$O
.sym 62484 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62487 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 62490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 62493 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 62496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 62499 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 62501 $PACKER_VCC_NET
.sym 62502 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 62505 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 62507 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62511 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 62513 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62514 $PACKER_VCC_NET
.sym 62517 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 62519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62520 $PACKER_VCC_NET
.sym 62523 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 62525 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62526 $PACKER_VCC_NET
.sym 62543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 62545 del
.sym 62557 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 62567 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 62593 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62604 $nextpnr_ICESTORM_LC_128$I3
.sym 62606 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62614 $nextpnr_ICESTORM_LC_128$I3
.sym 62664 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 62680 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62681 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62682 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 62684 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 62700 $PACKER_VCC_NET
.sym 62702 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62704 $PACKER_VCC_NET
.sym 62705 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62710 $PACKER_VCC_NET
.sym 62713 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 62714 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62720 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 62723 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62727 $nextpnr_ICESTORM_LC_146$O
.sym 62730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 62733 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 62735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 62739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 62741 $PACKER_VCC_NET
.sym 62742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 62745 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 62747 $PACKER_VCC_NET
.sym 62748 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[4]
.sym 62753 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62754 $PACKER_VCC_NET
.sym 62757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[5]
.sym 62759 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62763 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 62765 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62769 $nextpnr_ICESTORM_LC_147$I3
.sym 62772 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62779 brickvga.brick5_SB_DFFE_Q_1_E
.sym 62780 brickvga.brick5_SB_LUT4_I0_O[0]
.sym 62783 brickvga.brick5_SB_DFFE_Q_2_E
.sym 62784 brickvga.brick5[5]
.sym 62806 row[6]
.sym 62808 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62809 row[6]
.sym 62810 brickvga.brick5_SB_DFFE_Q_4_E
.sym 62811 row[7]
.sym 62813 $nextpnr_ICESTORM_LC_147$I3
.sym 62820 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62822 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 62824 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 62827 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62829 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 62831 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 62835 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 62837 row[7]
.sym 62839 row[6]
.sym 62844 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62854 $nextpnr_ICESTORM_LC_147$I3
.sym 62875 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 62881 row[7]
.sym 62882 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 62883 row[6]
.sym 62884 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 62887 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62888 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62889 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62890 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 62897 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 62898 clk_pxl$SB_IO_OUT
.sym 62900 brickvga.brick5_SB_LUT4_I0_1_I3[3]
.sym 62902 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 62905 brickvga.brick5_SB_LUT4_I0_O[2]
.sym 62906 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 62914 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 62924 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 62927 brickvga.brick5_SB_DFFE_Q_D
.sym 62928 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62931 $PACKER_VCC_NET
.sym 62934 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62943 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 62946 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62947 $PACKER_VCC_NET
.sym 62948 brickvga.brick5_SB_DFFE_Q_D
.sym 62950 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62951 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62957 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62963 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 62965 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 62966 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62968 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 62973 $nextpnr_ICESTORM_LC_162$O
.sym 62976 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62979 ballvga.ballx_SB_LUT4_O_1_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 62982 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62983 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62986 $PACKER_VCC_NET
.sym 62988 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62989 ballvga.ballx_SB_LUT4_O_1_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 62992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 62993 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 62994 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 62995 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63013 brickvga.brick5_SB_DFFE_Q_D
.sym 63019 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 63020 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 63021 clk_pxl$SB_IO_OUT
.sym 63023 brickvga.del_SB_LUT4_I3_I2[0]
.sym 63025 brickvga.brick5_SB_LUT4_I0_2_O[0]
.sym 63027 brickvga.brick5_SB_DFFE_Q_4_E
.sym 63028 brickvga.brick5_SB_LUT4_I0_2_O[3]
.sym 63029 brickvga.brick5_SB_DFFE_Q_3_E
.sym 63030 brickvga.brick5[1]
.sym 63036 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 63039 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63043 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 63048 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63053 brickvga.brick5_SB_DFFE_Q_D
.sym 63056 brickvga.brick2_SB_DFFE_Q_2_E
.sym 63065 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63066 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63070 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 63075 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 63078 del
.sym 63080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 63088 brickvga.del_SB_LUT4_I3_I2[0]
.sym 63090 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63115 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63116 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63117 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63118 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 63135 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 63139 brickvga.del_SB_LUT4_I3_I2[0]
.sym 63141 del
.sym 63143 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 63144 clk_pxl$SB_IO_OUT
.sym 63148 brickvga.brick5[9]
.sym 63153 brickvga.brick5_SB_DFFE_Q_E
.sym 63172 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63174 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 63176 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63177 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63179 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63192 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63195 brickvga.del_SB_LUT4_I3_I2[0]
.sym 63198 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63200 brick_display_SB_DFFSR_Q_R
.sym 63202 brickvga.531.Y_B_SB_LUT4_O_I1[1]
.sym 63203 brickvga.531.Y_B_SB_LUT4_O_I1[2]
.sym 63206 brickvga.531.Y_B_SB_LUT4_O_I1[0]
.sym 63218 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 63244 brickvga.531.Y_B_SB_LUT4_O_I1[1]
.sym 63246 brickvga.531.Y_B_SB_LUT4_O_I1[2]
.sym 63247 brickvga.531.Y_B_SB_LUT4_O_I1[0]
.sym 63262 brickvga.del_SB_LUT4_I3_I2[0]
.sym 63263 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 63264 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63265 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63267 clk_pxl$SB_IO_OUT
.sym 63268 brick_display_SB_DFFSR_Q_R
.sym 63269 brickvga.brick2[4]
.sym 63271 brickvga.brick2_SB_DFFE_Q_1_E
.sym 63273 brickvga.brick2_SB_DFFE_Q_2_E
.sym 63276 brickvga.brick2_SB_LUT4_I0_1_O[3]
.sym 63286 brickvga.brick5_SB_DFFE_Q_E
.sym 63290 brickvga.brick5_SB_DFFE_Q_E
.sym 63295 row[7]
.sym 63297 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 63298 row[6]
.sym 63300 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63310 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 63315 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63318 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63321 brickvga.brick2_SB_DFFE_Q_4_E
.sym 63327 brickvga.brick2[0]
.sym 63328 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63333 brickvga.brick2_SB_DFFE_Q_D
.sym 63337 brickvga.brick2[2]
.sym 63341 brickvga.brick2_SB_LUT4_I0_1_O[3]
.sym 63349 brickvga.brick2_SB_DFFE_Q_D
.sym 63373 brickvga.brick2[0]
.sym 63374 brickvga.brick2[2]
.sym 63375 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63376 brickvga.brick2_SB_LUT4_I0_1_O[3]
.sym 63385 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 63387 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63388 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63389 brickvga.brick2_SB_DFFE_Q_4_E
.sym 63390 clk_pxl$SB_IO_OUT
.sym 63395 brickvga.brick2[2]
.sym 63399 brickvga.brick2_SB_DFFE_Q_3_E
.sym 63408 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 63416 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 63420 brickvga.brick4_SB_DFFE_Q_1_E
.sym 63422 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63423 $PACKER_VCC_NET
.sym 63425 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 63426 $PACKER_VCC_NET
.sym 63433 $PACKER_VCC_NET
.sym 63437 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 63439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63446 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 63447 $PACKER_VCC_NET
.sym 63448 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63449 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 63450 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 63457 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 63465 $nextpnr_ICESTORM_LC_55$O
.sym 63468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 63473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63474 $PACKER_VCC_NET
.sym 63477 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 63479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 63480 $PACKER_VCC_NET
.sym 63483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 63485 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 63492 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 63495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 63497 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 63498 $PACKER_VCC_NET
.sym 63501 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 63504 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 63507 $nextpnr_ICESTORM_LC_56$I3
.sym 63510 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 63515 brickvga.brick4_SB_DFFE_Q_1_E
.sym 63520 brickvga.brick4[8]
.sym 63521 brickvga.brick4_SB_DFFE_Q_E
.sym 63532 brickvga.brick2_SB_DFFE_Q_3_E
.sym 63535 brickvga.brick2_SB_DFFE_Q_3_E
.sym 63540 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63541 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 63547 rgb[2]$SB_IO_OUT
.sym 63551 $nextpnr_ICESTORM_LC_56$I3
.sym 63557 brickvga.brick4[2]
.sym 63558 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 63561 del
.sym 63562 brickvga.brick4_SB_LUT4_I1_O[1]
.sym 63563 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 63564 brickvga.brick4_SB_LUT4_I0_1_O[3]
.sym 63566 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63567 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 63568 row[6]
.sym 63569 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63571 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63573 brickvga.brick4_SB_LUT4_I1_O[0]
.sym 63577 brickvga.brick4[8]
.sym 63580 brickvga.brick4_SB_LUT4_I1_O[2]
.sym 63581 brickvga.brick4[0]
.sym 63585 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 63587 brickvga.brick4_SB_LUT4_I1_I0[0]
.sym 63592 $nextpnr_ICESTORM_LC_56$I3
.sym 63595 brickvga.brick4[2]
.sym 63596 brickvga.brick4[0]
.sym 63597 brickvga.brick4_SB_LUT4_I0_1_O[3]
.sym 63598 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63608 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 63609 del
.sym 63613 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63614 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 63615 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63616 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63619 brickvga.brick4_SB_LUT4_I1_O[0]
.sym 63620 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63621 brickvga.brick4_SB_LUT4_I1_O[2]
.sym 63622 brickvga.brick4_SB_LUT4_I1_O[1]
.sym 63625 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63626 brickvga.brick4[8]
.sym 63627 brickvga.brick4_SB_LUT4_I1_I0[0]
.sym 63628 row[6]
.sym 63632 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 63635 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 63636 clk_pxl$SB_IO_OUT
.sym 63644 brickvga.brick4[6]
.sym 63650 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 63654 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 63658 HSYNC1$SB_IO_OUT
.sym 63660 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63665 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63681 brickvga.brick4_SB_DFFE_Q_2_E
.sym 63682 brickvga.brick4_SB_DFFE_Q_D
.sym 63684 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 63685 row[7]
.sym 63688 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63690 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63693 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63694 brickvga.brick4[4]
.sym 63709 brickvga.brick4[6]
.sym 63712 row[7]
.sym 63713 brickvga.brick4[6]
.sym 63714 brickvga.brick4[4]
.sym 63715 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63732 brickvga.brick4_SB_DFFE_Q_D
.sym 63736 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63737 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 63738 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63739 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63756 brickvga.brick4_SB_DFFE_Q_D
.sym 63758 brickvga.brick4_SB_DFFE_Q_2_E
.sym 63759 clk_pxl$SB_IO_OUT
.sym 63761 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 63764 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 63777 brickvga.brick4_SB_DFFE_Q_2_E
.sym 63779 ballvga.invertx
.sym 63793 row[7]
.sym 63804 row[7]
.sym 63805 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 63806 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63807 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 63809 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 63813 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 63814 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63816 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63818 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 63819 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 63821 row[6]
.sym 63826 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 63829 row[6]
.sym 63830 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63831 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63835 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63836 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 63838 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 63841 row[6]
.sym 63842 row[7]
.sym 63843 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63844 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 63860 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 63865 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63866 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63867 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 63868 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63871 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 63872 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 63873 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 63874 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 63877 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63878 row[6]
.sym 63879 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 63880 row[7]
.sym 63881 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 63882 clk_pxl$SB_IO_OUT
.sym 63916 $PACKER_VCC_NET
.sym 63939 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 63952 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 63983 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 64004 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 64005 clk_pxl$SB_IO_OUT
.sym 64020 brickvga.brick0_SB_DFFE_Q_2_E
.sym 64039 rgb[2]$SB_IO_OUT
.sym 64159 rgb[4]$SB_IO_OUT
.sym 64163 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64189 $PACKER_GND_NET
.sym 64205 clk_pxl$SB_IO_OUT
.sym 64229 clk_pxl$SB_IO_OUT
.sym 65410 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 65421 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 65430 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65436 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 65449 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65450 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 65452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 65453 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65454 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65455 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65495 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 65498 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 65499 clk_pxl$SB_IO_OUT
.sym 65544 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 65545 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65555 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 65561 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65562 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65573 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 65582 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 65587 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 65588 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65589 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65590 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65621 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 65622 clk_pxl$SB_IO_OUT
.sym 65639 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65643 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 65650 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 65668 brickvga.brick3[9]
.sym 65671 brickvga.brick3_SB_LUT4_I0_2_I1[1]
.sym 65674 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65684 row[6]
.sym 65692 brickvga.brick3_SB_DFFE_Q_E
.sym 65694 brickvga.brick3_SB_DFFE_Q_D
.sym 65710 brickvga.brick3_SB_LUT4_I0_2_I1[1]
.sym 65711 row[6]
.sym 65712 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65713 brickvga.brick3[9]
.sym 65719 brickvga.brick3_SB_DFFE_Q_D
.sym 65744 brickvga.brick3_SB_DFFE_Q_E
.sym 65745 clk_pxl$SB_IO_OUT
.sym 65773 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 65775 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65790 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 65795 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65799 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65802 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65805 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 65806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 65810 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65818 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 65822 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 65851 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65852 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65853 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65854 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 65863 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 65864 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65865 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65866 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65867 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 65868 clk_pxl$SB_IO_OUT
.sym 65884 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 65885 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65890 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65911 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 65915 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 65919 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 65922 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 65924 row[7]
.sym 65925 row[6]
.sym 65931 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65935 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65939 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 65941 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65947 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 65980 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 65981 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 65982 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 65983 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65986 row[6]
.sym 65987 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 65988 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 65989 row[7]
.sym 65990 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 65991 clk_pxl$SB_IO_OUT
.sym 66000 brickvga.brick1[3]
.sym 66038 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 66045 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 66050 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 66051 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66058 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66061 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66065 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 66067 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66068 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66069 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 66070 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66074 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 66103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 66104 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66105 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66106 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66113 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_E
.sym 66114 clk_pxl$SB_IO_OUT
.sym 66151 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 66159 brickvga.brick1_SB_DFFE_Q_4_E
.sym 66169 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66171 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66173 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66186 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66188 brickvga.brick1_SB_DFFE_Q_D
.sym 66202 brickvga.brick1_SB_DFFE_Q_D
.sym 66220 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66221 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66222 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66223 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66236 brickvga.brick1_SB_DFFE_Q_4_E
.sym 66237 clk_pxl$SB_IO_OUT
.sym 66253 brickvga.brick1_SB_DFFE_Q_4_E
.sym 66388 brickvga.brick5_SB_DFFE_Q_2_E
.sym 66517 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66610 brickvga.brick5[7]
.sym 66643 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 66656 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66660 brickvga.brick5_SB_DFFE_Q_2_E
.sym 66664 brickvga.brick5[5]
.sym 66667 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66668 row[7]
.sym 66669 row[6]
.sym 66672 brickvga.brick5_SB_DFFE_Q_D
.sym 66673 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 66674 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66675 brickvga.brick5[7]
.sym 66677 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66694 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66695 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 66696 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66697 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66700 brickvga.brick5[7]
.sym 66701 row[6]
.sym 66702 row[7]
.sym 66703 brickvga.brick5[5]
.sym 66718 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66719 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66720 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66721 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66726 brickvga.brick5_SB_DFFE_Q_D
.sym 66728 brickvga.brick5_SB_DFFE_Q_2_E
.sym 66729 clk_pxl$SB_IO_OUT
.sym 66743 brickvga.brick5_SB_DFFE_Q_D
.sym 66774 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 66775 brickvga.brick5_SB_LUT4_I0_O[0]
.sym 66781 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66782 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66783 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 66784 row[6]
.sym 66786 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 66787 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 66789 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 66792 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66793 brickvga.brick5_SB_LUT4_I0_O[2]
.sym 66800 row[7]
.sym 66801 brickvga.brick5_SB_LUT4_I0_O[1]
.sym 66805 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66806 brickvga.brick5_SB_LUT4_I0_O[0]
.sym 66807 brickvga.brick5_SB_LUT4_I0_O[1]
.sym 66808 brickvga.brick5_SB_LUT4_I0_O[2]
.sym 66818 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 66835 row[6]
.sym 66836 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 66837 row[7]
.sym 66838 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 66841 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66842 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66843 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66844 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 66851 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 66852 clk_pxl$SB_IO_OUT
.sym 66860 brickvga.brick5[3]
.sym 66882 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66897 brickvga.brick5_SB_DFFE_Q_4_E
.sym 66901 brickvga.brick5_SB_LUT4_I0_2_I1[1]
.sym 66902 brickvga.brick5_SB_DFFE_Q_D
.sym 66903 brickvga.brick5_SB_LUT4_I0_1_I3[3]
.sym 66904 row[6]
.sym 66905 brickvga.brick5[9]
.sym 66908 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66912 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66913 brickvga.brick5_SB_LUT4_I0_2_O[0]
.sym 66917 brickvga.brick5[3]
.sym 66918 brickvga.brick5[1]
.sym 66920 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66921 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66924 brickvga.brick5_SB_LUT4_I0_2_O[3]
.sym 66926 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 66928 brickvga.brick5_SB_LUT4_I0_2_O[0]
.sym 66929 brickvga.brick5_SB_LUT4_I0_1_I3[3]
.sym 66930 brickvga.brick5_SB_LUT4_I0_2_O[3]
.sym 66931 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66940 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66941 brickvga.brick5[1]
.sym 66942 brickvga.brick5[3]
.sym 66943 brickvga.brick5_SB_LUT4_I0_1_I3[3]
.sym 66952 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66953 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66954 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66955 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66958 brickvga.brick5[9]
.sym 66959 brickvga.brick5_SB_LUT4_I0_2_I1[1]
.sym 66960 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66961 row[6]
.sym 66964 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 66965 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 66966 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 66967 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 66972 brickvga.brick5_SB_DFFE_Q_D
.sym 66974 brickvga.brick5_SB_DFFE_Q_4_E
.sym 66975 clk_pxl$SB_IO_OUT
.sym 66993 brickvga.brick5_SB_DFFE_Q_4_E
.sym 67004 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67009 brickvga.brick2_SB_DFFE_Q_D
.sym 67020 brickvga.brick5_SB_DFFE_Q_E
.sym 67028 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67029 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67031 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67041 brickvga.brick5_SB_DFFE_Q_D
.sym 67042 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67064 brickvga.brick5_SB_DFFE_Q_D
.sym 67093 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67094 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67095 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67096 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67097 brickvga.brick5_SB_DFFE_Q_E
.sym 67098 clk_pxl$SB_IO_OUT
.sym 67102 brickvga.brick2[6]
.sym 67125 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67126 brickvga.brick4_SB_DFFE_Q_E
.sym 67141 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67143 brickvga.brick2_SB_DFFE_Q_2_E
.sym 67144 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67156 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67159 brickvga.brick2[6]
.sym 67161 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 67164 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67165 brickvga.brick2[4]
.sym 67168 row[7]
.sym 67169 brickvga.brick2_SB_DFFE_Q_D
.sym 67175 brickvga.brick2_SB_DFFE_Q_D
.sym 67186 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 67187 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67188 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67189 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67198 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67199 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67200 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67201 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67216 brickvga.brick2[4]
.sym 67217 brickvga.brick2[6]
.sym 67218 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67219 row[7]
.sym 67220 brickvga.brick2_SB_DFFE_Q_2_E
.sym 67221 clk_pxl$SB_IO_OUT
.sym 67239 brickvga.brick2_SB_DFFE_Q_2_E
.sym 67267 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67272 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67275 brickvga.brick2_SB_DFFE_Q_3_E
.sym 67286 brickvga.brick2_SB_DFFE_Q_D
.sym 67289 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 67295 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67316 brickvga.brick2_SB_DFFE_Q_D
.sym 67339 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67340 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 67341 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67342 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67343 brickvga.brick2_SB_DFFE_Q_3_E
.sym 67344 clk_pxl$SB_IO_OUT
.sym 67376 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67381 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67390 brickvga.brick4_SB_DFFE_Q_D
.sym 67395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67397 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67398 brickvga.brick4_SB_DFFE_Q_E
.sym 67399 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 67400 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67403 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67420 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67421 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67422 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67423 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 67452 brickvga.brick4_SB_DFFE_Q_D
.sym 67456 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67458 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67459 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67466 brickvga.brick4_SB_DFFE_Q_E
.sym 67467 clk_pxl$SB_IO_OUT
.sym 67521 brickvga.brick4_SB_DFFE_Q_1_E
.sym 67529 brickvga.brick4_SB_DFFE_Q_D
.sym 67580 brickvga.brick4_SB_DFFE_Q_D
.sym 67589 brickvga.brick4_SB_DFFE_Q_1_E
.sym 67590 clk_pxl$SB_IO_OUT
.sym 67607 brickvga.brick4_SB_DFFE_Q_1_E
.sym 67612 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 67633 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67640 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67644 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 67648 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67657 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67660 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 67666 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 67684 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67685 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67686 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 67687 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67712 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 67713 clk_pxl$SB_IO_OUT
.sym 67730 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68016 $PACKER_VCC_NET
.sym 68019 rgb[2]$SB_IO_OUT
.sym 68023 rgb[4]$SB_IO_OUT
.sym 68185 clk_12M$SB_IO_IN
.sym 68248 clk_12M$SB_IO_IN
.sym 68750 clk_12M$SB_IO_IN
.sym 69238 clk_12M$SB_IO_IN
.sym 69730 clk_12M$SB_IO_IN
.sym 69876 brickvga.brick1_SB_DFFE_Q_3_E
.sym 69895 brickvga.brick1_SB_DFFE_Q_D
.sym 69940 brickvga.brick1_SB_DFFE_Q_D
.sym 69944 brickvga.brick1_SB_DFFE_Q_3_E
.sym 69945 clk_pxl$SB_IO_OUT
.sym 70474 brickvga.brick5_SB_DFFE_Q_3_E
.sym 70482 brickvga.brick5_SB_DFFE_Q_1_E
.sym 70493 brickvga.brick5_SB_DFFE_Q_D
.sym 70525 brickvga.brick5_SB_DFFE_Q_D
.sym 70559 brickvga.brick5_SB_DFFE_Q_1_E
.sym 70560 clk_pxl$SB_IO_OUT
.sym 70744 brickvga.brick5_SB_DFFE_Q_3_E
.sym 70748 brickvga.brick5_SB_DFFE_Q_D
.sym 70795 brickvga.brick5_SB_DFFE_Q_D
.sym 70805 brickvga.brick5_SB_DFFE_Q_3_E
.sym 70806 clk_pxl$SB_IO_OUT
.sym 70974 brickvga.brick2_SB_DFFE_Q_1_E
.sym 70976 brickvga.brick2_SB_DFFE_Q_D
.sym 71019 brickvga.brick2_SB_DFFE_Q_D
.sym 71051 brickvga.brick2_SB_DFFE_Q_1_E
.sym 71052 clk_pxl$SB_IO_OUT
.sym 71817 rgb[1]$SB_IO_OUT
.sym 71820 rgb[0]$SB_IO_OUT
.sym 73684 VSYNC1$SB_IO_OUT
.sym 74171 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 74176 VSYNC1$SB_IO_OUT
.sym 74664 VSYNC1$SB_IO_OUT
.sym 74902 brickvga.brick2_SB_DFFE_Q_4_E
.sym 75164 VSYNC1$SB_IO_OUT
.sym 75285 HSYNC1$SB_IO_OUT
.sym 75409 ballvga.invertx
.sym 75648 VSYNC1$SB_IO_OUT
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75686 rgb[0]$SB_IO_OUT
.sym 75689 rgb[1]$SB_IO_OUT
.sym 78124 brickvga.brick5_SB_DFFE_Q_E
.sym 78330 brickvga.brick2_SB_DFFE_Q_3_E
.sym 78863 HSYNC1$SB_IO_OUT
.sym 78867 ballvga.invertx
.sym 78868 VSYNC1$SB_IO_OUT
.sym 78871 HSYNC1$SB_IO_OUT
.sym 78878 ballvga.invertx
.sym 78881 VSYNC1$SB_IO_OUT
.sym 78889 HSYNC1$SB_IO_OUT
.sym 103714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 103719 paddlevga.paddlex[2]
.sym 103723 paddlevga.paddlex[3]
.sym 103724 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 103726 $PACKER_VCC_NET
.sym 103727 paddlevga.paddlex[4]
.sym 103728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 103730 $PACKER_VCC_NET
.sym 103731 paddlevga.paddlex[5]
.sym 103732 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 103735 paddlevga.paddlex[6]
.sym 103736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 103739 paddlevga.paddlex[7]
.sym 103740 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 103743 paddlevga.paddlex[8]
.sym 103744 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 103747 paddlevga.paddlex[9]
.sym 103748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 103778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 103783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 103787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 103790 $PACKER_VCC_NET
.sym 103791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 103795 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 103798 $PACKER_VCC_NET
.sym 103799 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 103802 $PACKER_VCC_NET
.sym 103803 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 103806 $PACKER_VCC_NET
.sym 103807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 103811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 103813 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 103814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 103815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 103816 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 103842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 103846 $PACKER_VCC_NET
.sym 103847 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 103851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 103855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 103859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 103863 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 103866 $PACKER_VCC_NET
.sym 103867 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 103870 $PACKER_VCC_NET
.sym 103871 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 103874 $PACKER_VCC_NET
.sym 103875 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 103879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 103884 $nextpnr_ICESTORM_LC_34$I3
.sym 103938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 103943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 103946 $PACKER_VCC_NET
.sym 103947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 103950 $PACKER_VCC_NET
.sym 103951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 103955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 103959 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 103962 $PACKER_VCC_NET
.sym 103963 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 103966 $PACKER_VCC_NET
.sym 103967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 103970 $PACKER_VCC_NET
.sym 103971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 103975 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 103980 $nextpnr_ICESTORM_LC_21$I3
.sym 104002 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 104006 $PACKER_VCC_NET
.sym 104007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 104010 $PACKER_VCC_NET
.sym 104011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 104014 $PACKER_VCC_NET
.sym 104015 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104018 $PACKER_VCC_NET
.sym 104019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 104023 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104026 $PACKER_VCC_NET
.sym 104027 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 104031 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104034 $PACKER_VCC_NET
.sym 104035 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104039 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104044 $nextpnr_ICESTORM_LC_133$I3
.sym 104056 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 104066 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 104071 ballvga.bally[3]
.sym 104072 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 104075 ballvga.bally[4]
.sym 104076 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 104079 ballvga.bally[5]
.sym 104080 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 104083 ballvga.bally[6]
.sym 104084 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 104087 ballvga.bally[7]
.sym 104088 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 104091 ballvga.bally[8]
.sym 104092 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 104095 ballvga.bally[9]
.sym 104096 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 104098 ballvga.bally_SB_DFFESR_Q_4_D[1]
.sym 104099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 104102 ballvga.bally_SB_DFFESR_Q_4_D[2]
.sym 104103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 104106 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 104107 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104110 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 104111 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 104114 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 104115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104118 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 104119 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 104122 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 104123 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104126 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 104127 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104130 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 104131 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104136 $nextpnr_ICESTORM_LC_49$I3
.sym 104137 ballvga.bally_SB_DFFESR_Q_4_D[1]
.sym 104160 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 104162 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 104166 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 104167 $PACKER_VCC_NET
.sym 104170 ballvga.bally[3]
.sym 104171 $PACKER_VCC_NET
.sym 104172 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 104174 ballvga.bally[4]
.sym 104175 $PACKER_VCC_NET
.sym 104176 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 104178 ballvga.bally[5]
.sym 104179 $PACKER_VCC_NET
.sym 104180 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 104182 ballvga.bally[6]
.sym 104183 $PACKER_VCC_NET
.sym 104184 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 104186 ballvga.bally[7]
.sym 104187 $PACKER_VCC_NET
.sym 104188 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 104190 ballvga.bally[8]
.sym 104191 $PACKER_VCC_NET
.sym 104192 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 104193 ballvga.diry_SB_DFF_D_Q[0]
.sym 104194 ballvga.bally[9]
.sym 104195 ballvga.diry_SB_DFF_D_Q[2]
.sym 104196 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 104198 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 104199 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 104200 ballvga.diry_SB_DFF_D_Q[2]
.sym 104204 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 104206 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 104207 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 104208 ballvga.diry_SB_DFF_D_Q[2]
.sym 104210 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 104211 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 104212 ballvga.diry_SB_DFF_D_Q[2]
.sym 104214 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 104215 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 104216 ballvga.diry_SB_DFF_D_Q[2]
.sym 104218 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 104219 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 104220 ballvga.diry_SB_DFF_D_Q[2]
.sym 104222 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 104223 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 104224 ballvga.diry_SB_DFF_D_Q[2]
.sym 104226 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 104231 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 104235 ballvga.bally[3]
.sym 104236 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 104239 ballvga.bally[4]
.sym 104240 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 104243 ballvga.bally[5]
.sym 104244 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 104247 ballvga.bally[6]
.sym 104248 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 104251 ballvga.bally[7]
.sym 104252 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 104255 ballvga.bally[8]
.sym 104256 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 104259 ballvga.bally[9]
.sym 104260 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 104267 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 104268 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 104274 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 104275 $PACKER_VCC_NET
.sym 104276 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 104278 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 104279 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 104280 ballvga.diry_SB_DFF_D_Q[2]
.sym 104324 clk_locked2$SB_IO_OUT
.sym 104610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 104614 paddlevga.paddlex[2]
.sym 104618 paddlevga.paddlex[3]
.sym 104622 paddlevga.paddlex[4]
.sym 104623 $PACKER_VCC_NET
.sym 104626 paddlevga.paddlex[5]
.sym 104627 $PACKER_VCC_NET
.sym 104630 paddlevga.paddlex[6]
.sym 104634 paddlevga.paddlex[7]
.sym 104635 $PACKER_VCC_NET
.sym 104638 paddlevga.paddlex[8]
.sym 104639 $PACKER_VCC_NET
.sym 104642 paddlevga.paddlex[9]
.sym 104648 $nextpnr_ICESTORM_LC_91$I3
.sym 104672 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 104674 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 104678 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 104682 right_SB_LUT4_I3_O[3]
.sym 104683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 104686 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 104687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 104690 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 104691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 104694 row[6]
.sym 104695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 104698 row[7]
.sym 104699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 104702 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 104706 row[9]
.sym 104707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 104712 $nextpnr_ICESTORM_LC_24$I3
.sym 104738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 104742 paddlevga.paddlex[2]
.sym 104743 $PACKER_VCC_NET
.sym 104746 paddlevga.paddlex[3]
.sym 104747 $PACKER_VCC_NET
.sym 104748 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 104750 paddlevga.paddlex[4]
.sym 104752 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 104754 paddlevga.paddlex[5]
.sym 104756 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 104758 paddlevga.paddlex[6]
.sym 104759 $PACKER_VCC_NET
.sym 104760 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 104762 paddlevga.paddlex[7]
.sym 104763 $PACKER_VCC_NET
.sym 104764 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 104766 paddlevga.paddlex[8]
.sym 104767 $PACKER_VCC_NET
.sym 104768 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 104770 paddlevga.paddlex[9]
.sym 104771 $PACKER_VCC_NET
.sym 104772 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 104776 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 104780 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 104784 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 104785 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 104786 row[6]
.sym 104787 row[9]
.sym 104788 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 104792 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 104796 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 104797 row[6]
.sym 104798 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 104799 row[7]
.sym 104800 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 104802 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 104806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 104810 right_SB_LUT4_I3_O[3]
.sym 104811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 104814 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 104815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 104818 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 104819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 104822 row[6]
.sym 104823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 104826 row[7]
.sym 104827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 104830 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 104834 row[9]
.sym 104835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 104840 $nextpnr_ICESTORM_LC_35$I3
.sym 104849 col[6]
.sym 104850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 104851 col[9]
.sym 104852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 104855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 104856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 104860 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 104861 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104862 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 104863 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 104864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 104867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 104870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104871 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 104874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 104875 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 104878 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 104879 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 104882 col[5]
.sym 104883 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 104886 col[6]
.sym 104887 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 104890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104891 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 104894 col[8]
.sym 104895 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 104898 col[9]
.sym 104899 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 104903 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 104907 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 104911 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 104915 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 104919 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 104923 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 104927 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 104931 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 104935 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 104939 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 104941 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 104942 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 104943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 104944 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 104962 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 104963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 104966 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 104967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 104970 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 104971 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104974 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]
.sym 104975 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 104978 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[4]
.sym 104979 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104982 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[5]
.sym 104983 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 104986 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[6]
.sym 104987 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104990 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[7]
.sym 104991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104994 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[8]
.sym 104995 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104997 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[9]
.sym 104998 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[9]
.sym 104999 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[8]
.sym 105000 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[8]
.sym 105001 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105002 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[6]
.sym 105003 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 105004 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 105005 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105006 col[6]
.sym 105007 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[5]
.sym 105008 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 105009 col[8]
.sym 105010 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[7]
.sym 105011 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[4]
.sym 105012 col[5]
.sym 105013 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105014 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 105015 col[9]
.sym 105016 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[8]
.sym 105017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 105018 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105019 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105020 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105022 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 105023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 105024 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]
.sym 105026 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105030 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 105032 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105034 ballvga.ballx[3]
.sym 105035 $PACKER_VCC_NET
.sym 105036 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 105038 ballvga.ballx[4]
.sym 105039 $PACKER_VCC_NET
.sym 105040 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 105042 ballvga.ballx[5]
.sym 105043 $PACKER_VCC_NET
.sym 105044 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 105046 ballvga.ballx[6]
.sym 105047 $PACKER_VCC_NET
.sym 105048 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 105050 ballvga.ballx[7]
.sym 105051 $PACKER_VCC_NET
.sym 105052 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 105054 ballvga.ballx[8]
.sym 105055 $PACKER_VCC_NET
.sym 105056 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[7]
.sym 105058 ballvga.ballx[9]
.sym 105059 $PACKER_VCC_NET
.sym 105060 ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[8]
.sym 105063 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 105064 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105074 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 105075 $PACKER_VCC_NET
.sym 105076 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105078 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 105079 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 105080 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105090 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 105094 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 105096 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 105098 ballvga.bally[3]
.sym 105099 $PACKER_VCC_NET
.sym 105100 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 105102 ballvga.bally[4]
.sym 105103 $PACKER_VCC_NET
.sym 105104 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 105106 ballvga.bally[5]
.sym 105107 $PACKER_VCC_NET
.sym 105108 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[4]
.sym 105110 ballvga.bally[6]
.sym 105111 $PACKER_VCC_NET
.sym 105112 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[5]
.sym 105114 ballvga.bally[7]
.sym 105115 $PACKER_VCC_NET
.sym 105116 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[6]
.sym 105118 ballvga.bally[8]
.sym 105119 $PACKER_VCC_NET
.sym 105120 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[7]
.sym 105122 ballvga.bally[9]
.sym 105123 $PACKER_VCC_NET
.sym 105124 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[8]
.sym 105128 ballvga.bally[8]
.sym 105136 ballvga.bally[3]
.sym 105141 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105142 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105143 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 105144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105149 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 105150 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 105151 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 105152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 105154 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 105158 $PACKER_VCC_NET
.sym 105159 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 105163 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 105167 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 105171 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 105175 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 105179 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 105183 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 105188 $nextpnr_ICESTORM_LC_89$I3
.sym 105190 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 105191 ballvga.bally[9]
.sym 105192 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 105196 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 105200 ballvga.diry_SB_DFF_D_Q[2]
.sym 105204 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 105208 ballvga.bally[9]
.sym 105209 ballvga.bally[8]
.sym 105210 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 105211 ballvga.bally[3]
.sym 105212 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 105216 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 105248 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105250 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105255 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 105259 ballvga.ballx[3]
.sym 105260 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 105263 ballvga.ballx[4]
.sym 105264 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 105267 ballvga.ballx[5]
.sym 105268 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 105271 ballvga.ballx[6]
.sym 105272 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 105275 ballvga.ballx[7]
.sym 105276 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 105279 ballvga.ballx[8]
.sym 105280 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 105283 ballvga.ballx[9]
.sym 105284 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 105571 paddlevga.paddlex[2]
.sym 105572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105574 paddlevga.paddlex[2]
.sym 105575 $PACKER_VCC_NET
.sym 105576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105580 paddlevga.paddlex[5]
.sym 105584 paddlevga.paddlex[3]
.sym 105588 paddlevga.paddlex[2]
.sym 105592 paddlevga.paddlex[7]
.sym 105593 left_SB_LUT4_I3_I0[1]
.sym 105594 left_SB_LUT4_I3_I1[1]
.sym 105595 right_SB_LUT4_I3_I0[7]
.sym 105596 left$SB_IO_IN
.sym 105600 paddlevga.paddlex[4]
.sym 105602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105606 paddlevga.paddlex[2]
.sym 105607 $PACKER_VCC_NET
.sym 105610 paddlevga.paddlex[3]
.sym 105611 $PACKER_VCC_NET
.sym 105612 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 105614 paddlevga.paddlex[4]
.sym 105615 $PACKER_VCC_NET
.sym 105616 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 105618 paddlevga.paddlex[5]
.sym 105619 $PACKER_VCC_NET
.sym 105620 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 105622 paddlevga.paddlex[6]
.sym 105623 $PACKER_VCC_NET
.sym 105624 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 105626 paddlevga.paddlex[7]
.sym 105627 $PACKER_VCC_NET
.sym 105628 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 105630 paddlevga.paddlex[8]
.sym 105631 $PACKER_VCC_NET
.sym 105632 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 105634 paddlevga.paddlex[9]
.sym 105635 $PACKER_VCC_NET
.sym 105636 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 105637 left_SB_LUT4_I3_I0[3]
.sym 105638 left_SB_LUT4_I3_I1[3]
.sym 105639 right_SB_LUT4_I3_I0[7]
.sym 105640 left$SB_IO_IN
.sym 105641 left_SB_LUT4_I3_I0[5]
.sym 105642 left_SB_LUT4_I3_I1[5]
.sym 105643 right_SB_LUT4_I3_I0[7]
.sym 105644 left$SB_IO_IN
.sym 105645 left_SB_LUT4_I3_I0[4]
.sym 105646 left_SB_LUT4_I3_I1[4]
.sym 105647 right_SB_LUT4_I3_I0[7]
.sym 105648 left$SB_IO_IN
.sym 105649 left_SB_LUT4_I3_I0[6]
.sym 105650 left_SB_LUT4_I3_I1[6]
.sym 105651 right_SB_LUT4_I3_I0[7]
.sym 105652 left$SB_IO_IN
.sym 105653 left_SB_LUT4_I3_I0[8]
.sym 105654 left_SB_LUT4_I3_I1[8]
.sym 105655 right_SB_LUT4_I3_I0[7]
.sym 105656 left$SB_IO_IN
.sym 105657 left_SB_LUT4_I3_I0[2]
.sym 105658 left_SB_LUT4_I3_I1[2]
.sym 105659 right_SB_LUT4_I3_I0[7]
.sym 105660 left$SB_IO_IN
.sym 105661 left_SB_LUT4_I3_I0[7]
.sym 105662 left_SB_LUT4_I3_I1[7]
.sym 105663 right_SB_LUT4_I3_I0[7]
.sym 105664 left$SB_IO_IN
.sym 105666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105671 paddlevga.paddlex[2]
.sym 105672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105675 paddlevga.paddlex[3]
.sym 105676 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 105679 paddlevga.paddlex[4]
.sym 105680 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 105683 paddlevga.paddlex[5]
.sym 105684 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 105687 paddlevga.paddlex[6]
.sym 105688 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 105691 paddlevga.paddlex[7]
.sym 105692 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 105695 paddlevga.paddlex[8]
.sym 105696 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 105699 paddlevga.paddlex[9]
.sym 105700 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 105716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105726 paddlevga.paddlex[2]
.sym 105727 $PACKER_VCC_NET
.sym 105728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 105730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 105731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 105732 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 105733 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105734 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 105735 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105736 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105737 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105739 right_SB_LUT4_I3_O[3]
.sym 105740 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105741 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 105742 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105743 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105744 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105745 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105746 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105747 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105748 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105751 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 105752 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 105753 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 105754 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 105755 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105756 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105757 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105758 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 105759 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105764 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105768 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 105776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 105784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 105792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 105794 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 105800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105803 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 105804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105806 $PACKER_VCC_NET
.sym 105807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 105808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 105810 $PACKER_VCC_NET
.sym 105811 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 105814 $PACKER_VCC_NET
.sym 105815 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105816 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 105819 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 105822 $PACKER_VCC_NET
.sym 105824 $nextpnr_ICESTORM_LC_157$I3
.sym 105826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 105827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 105828 $nextpnr_ICESTORM_LC_157$COUT
.sym 105831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 105832 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 105837 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105840 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105841 right_SB_LUT4_I3_O[3]
.sym 105842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 105843 col[5]
.sym 105844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 105849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 105851 col[8]
.sym 105852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 105854 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 105858 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 105863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 105867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 105868 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 105870 $PACKER_VCC_NET
.sym 105871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105872 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 105874 $PACKER_VCC_NET
.sym 105875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 105876 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 105878 $PACKER_VCC_NET
.sym 105879 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 105880 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 105883 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 105884 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 105886 $PACKER_VCC_NET
.sym 105887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105888 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 105890 $PACKER_VCC_NET
.sym 105891 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105892 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 105895 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105896 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 105900 $nextpnr_ICESTORM_LC_58$I3
.sym 105922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 105926 $PACKER_VCC_NET
.sym 105927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 105930 $PACKER_VCC_NET
.sym 105931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105935 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 105938 $PACKER_VCC_NET
.sym 105939 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 105942 $PACKER_VCC_NET
.sym 105943 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 105947 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105950 $PACKER_VCC_NET
.sym 105951 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105955 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 105958 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 105959 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 105960 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 105968 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105969 ballvga.ballx_SB_DFFESR_Q_6_D[1]
.sym 105983 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 105984 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105986 ballvga.ballx_SB_DFFESR_Q_6_D[1]
.sym 105987 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 105990 ballvga.ballx_SB_DFFESR_Q_6_D[2]
.sym 105991 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 105994 ballvga.ballx_SB_DFFESR_Q_6_D[3]
.sym 105995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105998 ballvga.ballx_SB_DFFESR_Q_6_D[4]
.sym 105999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 106002 ballvga.ballx_SB_DFFESR_Q_6_D[5]
.sym 106003 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 106006 ballvga.ballx_SB_DFFESR_Q_6_D[6]
.sym 106007 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106010 ballvga.ballx_SB_DFFESR_Q_6_D[7]
.sym 106011 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106014 ballvga.ballx_SB_DFFESR_Q_6_D[8]
.sym 106015 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106018 ballvga.ballx_SB_DFFESR_Q_6_D[9]
.sym 106019 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106024 $nextpnr_ICESTORM_LC_50$I3
.sym 106025 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106026 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 106027 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 106028 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 106033 row[6]
.sym 106034 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 106035 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106036 right_SB_LUT4_I3_O[3]
.sym 106037 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 106038 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 106039 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106040 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106041 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106042 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106043 row[7]
.sym 106044 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 106048 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106050 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106051 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106054 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106055 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 106058 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106059 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106062 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 106063 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 106066 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 106067 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 106070 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 106071 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106074 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 106075 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106078 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 106079 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106082 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 106083 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106088 $nextpnr_ICESTORM_LC_51$I3
.sym 106089 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106090 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 106091 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 106092 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 106093 col[8]
.sym 106094 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 106095 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 106096 col[5]
.sym 106097 col[6]
.sym 106098 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 106099 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 106100 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 106102 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 106103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 106104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 106106 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106108 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106109 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106110 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 106111 col[9]
.sym 106112 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 106114 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 106118 $PACKER_VCC_NET
.sym 106119 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 106122 $PACKER_VCC_NET
.sym 106123 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 106127 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 106130 $PACKER_VCC_NET
.sym 106131 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 106134 $PACKER_VCC_NET
.sym 106135 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 106138 $PACKER_VCC_NET
.sym 106139 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 106143 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 106148 $nextpnr_ICESTORM_LC_117$I3
.sym 106150 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 106151 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 106152 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106156 ballvga.ballx[7]
.sym 106161 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 106162 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 106163 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 106164 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 106168 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 106170 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 106171 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 106172 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106173 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 106174 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106175 ballvga.ballx[9]
.sym 106176 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106178 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106182 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106183 $PACKER_VCC_NET
.sym 106186 ballvga.ballx[3]
.sym 106187 $PACKER_VCC_NET
.sym 106188 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 106190 ballvga.ballx[4]
.sym 106191 $PACKER_VCC_NET
.sym 106192 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 106194 ballvga.ballx[5]
.sym 106195 $PACKER_VCC_NET
.sym 106196 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 106198 ballvga.ballx[6]
.sym 106199 $PACKER_VCC_NET
.sym 106200 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 106202 ballvga.ballx[7]
.sym 106203 $PACKER_VCC_NET
.sym 106204 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 106206 ballvga.ballx[8]
.sym 106207 $PACKER_VCC_NET
.sym 106208 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 106209 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 106210 ballvga.ballx[9]
.sym 106211 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106212 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 106214 ballvga.dirx_SB_DFF_D_Q[0]
.sym 106215 ballvga.dirx_SB_DFF_D_Q[1]
.sym 106216 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106218 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 106219 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 106220 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106226 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 106227 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 106228 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106238 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 106239 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 106240 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106530 right_SB_LUT4_I3_I0[0]
.sym 106535 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 106538 $PACKER_VCC_NET
.sym 106539 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 106542 $PACKER_VCC_NET
.sym 106543 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 106547 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 106551 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 106555 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 106559 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 106564 $nextpnr_ICESTORM_LC_79$I3
.sym 106588 paddlevga.paddlex[9]
.sym 106612 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 106613 left$SB_IO_IN
.sym 106614 right$SB_IO_IN
.sym 106615 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106616 row[9]
.sym 106617 right_SB_LUT4_I3_I0[7]
.sym 106618 left$SB_IO_IN
.sym 106619 right_SB_LUT4_I3_I2[8]
.sym 106620 right$SB_IO_IN
.sym 106626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106630 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106635 $PACKER_VCC_NET
.sym 106636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 106638 right_SB_LUT4_I3_O[3]
.sym 106639 $PACKER_VCC_NET
.sym 106640 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 106642 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106643 $PACKER_VCC_NET
.sym 106644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 106646 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 106648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 106650 row[6]
.sym 106652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 106654 row[7]
.sym 106655 $PACKER_VCC_NET
.sym 106656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 106658 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 106662 row[9]
.sym 106663 $PACKER_VCC_NET
.sym 106664 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 106668 $nextpnr_ICESTORM_LC_85$I3
.sym 106673 right_SB_LUT4_I1_O[0]
.sym 106674 right_SB_LUT4_I1_O[1]
.sym 106675 right_SB_LUT4_I1_O[2]
.sym 106676 right_SB_LUT4_I1_O[3]
.sym 106681 right_SB_LUT4_I3_O[0]
.sym 106682 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 106683 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106684 right_SB_LUT4_I3_O[3]
.sym 106686 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106688 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106706 col[5]
.sym 106707 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106708 col[6]
.sym 106710 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106712 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 106722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106723 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106727 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 106735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106738 col[5]
.sym 106739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106742 col[6]
.sym 106743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106747 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106750 col[8]
.sym 106751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106754 col[9]
.sym 106755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 106763 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106775 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 106808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 106812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 106814 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106816 right_SB_LUT4_I3_O[3]
.sym 106818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 106822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 106826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106830 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 106834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 106835 right_SB_LUT4_I3_O[3]
.sym 106838 col[5]
.sym 106839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 106842 col[6]
.sym 106843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 106846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 106850 col[8]
.sym 106851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 106854 col[9]
.sym 106855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 106859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 106863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 106867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 106871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 106875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 106879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 106883 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 106887 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 106891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 106895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 106900 $nextpnr_ICESTORM_LC_8$I3
.sym 106914 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 106919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106922 $PACKER_VCC_NET
.sym 106923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 106926 $PACKER_VCC_NET
.sym 106927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106930 $PACKER_VCC_NET
.sym 106931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 106934 $PACKER_VCC_NET
.sym 106935 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 106938 $PACKER_VCC_NET
.sym 106939 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106943 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106946 $PACKER_VCC_NET
.sym 106947 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106951 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106956 $nextpnr_ICESTORM_LC_149$I3
.sym 106957 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 106958 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 106959 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106960 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 106961 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106962 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 106963 row[9]
.sym 106964 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 106969 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106970 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 106971 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 106972 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 106976 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106978 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106983 ballvga.ballx[3]
.sym 106984 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106987 ballvga.ballx[4]
.sym 106988 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106991 ballvga.ballx[5]
.sym 106992 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106995 ballvga.ballx[6]
.sym 106996 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106999 ballvga.ballx[7]
.sym 107000 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 107003 ballvga.ballx[8]
.sym 107004 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 107007 ballvga.ballx[9]
.sym 107008 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 107010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107014 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107018 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107020 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 107022 right_SB_LUT4_I3_O[3]
.sym 107023 $PACKER_VCC_NET
.sym 107024 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 107026 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107027 $PACKER_VCC_NET
.sym 107028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 107030 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 107034 row[6]
.sym 107036 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 107038 row[7]
.sym 107039 $PACKER_VCC_NET
.sym 107040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 107042 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107043 $PACKER_VCC_NET
.sym 107044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 107046 row[9]
.sym 107047 $PACKER_VCC_NET
.sym 107048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 107052 $nextpnr_ICESTORM_LC_81$I3
.sym 107056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 107060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 107064 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 107068 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 107072 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 107074 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 107079 ballvga.ballx_SB_LUT4_O_1_I3[1]
.sym 107082 $PACKER_VCC_NET
.sym 107083 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 107086 $PACKER_VCC_NET
.sym 107087 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 107091 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 107095 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 107099 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 107103 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 107105 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107106 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 107107 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 107108 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 107112 ballvga.ballx[5]
.sym 107115 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 107116 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 107120 ballvga.ballx[4]
.sym 107121 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 107122 ballvga.ballx[4]
.sym 107123 ballvga.ballx[5]
.sym 107124 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 107126 ballvga.ballx[7]
.sym 107127 ballvga.ballx[3]
.sym 107128 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 107132 ballvga.ballx[3]
.sym 107134 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 107135 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 107136 changey
.sym 107149 $PACKER_VCC_NET
.sym 107168 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 107170 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 107174 ballvga.ballx[3]
.sym 107175 $PACKER_VCC_NET
.sym 107178 ballvga.ballx[4]
.sym 107179 $PACKER_VCC_NET
.sym 107182 ballvga.ballx[5]
.sym 107183 $PACKER_VCC_NET
.sym 107186 ballvga.ballx[6]
.sym 107190 ballvga.ballx[7]
.sym 107191 $PACKER_VCC_NET
.sym 107194 ballvga.ballx[8]
.sym 107195 $PACKER_VCC_NET
.sym 107198 ballvga.ballx[9]
.sym 107204 $nextpnr_ICESTORM_LC_113$I3
.sym 107586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107587 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107590 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 107591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 107594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 107595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 107598 col[5]
.sym 107599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 107602 col[6]
.sym 107603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 107606 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 107610 col[8]
.sym 107611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 107614 col[9]
.sym 107615 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 107619 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 107623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 107627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 107631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 107635 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 107639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 107643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 107647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 107651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 107655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 107660 $nextpnr_ICESTORM_LC_17$I3
.sym 107661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 107662 col[6]
.sym 107663 col[5]
.sym 107664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 107665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 107666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 107667 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 107668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107671 col[9]
.sym 107672 col[8]
.sym 107673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 107674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 107677 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 107678 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 107682 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 107686 $PACKER_VCC_NET
.sym 107687 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 107690 $PACKER_VCC_NET
.sym 107691 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107692 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 107694 $PACKER_VCC_NET
.sym 107695 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 107698 $PACKER_VCC_NET
.sym 107699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 107703 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107704 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 107708 $nextpnr_ICESTORM_LC_159$I3
.sym 107714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107719 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107722 $PACKER_VCC_NET
.sym 107723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107726 $PACKER_VCC_NET
.sym 107727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107730 $PACKER_VCC_NET
.sym 107731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 107734 $PACKER_VCC_NET
.sym 107735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107738 $PACKER_VCC_NET
.sym 107739 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107743 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107746 $PACKER_VCC_NET
.sym 107747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 107756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 107761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107763 col[5]
.sym 107764 col[6]
.sym 107769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107770 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 107772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 107773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 107774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 107775 col[9]
.sym 107776 col[8]
.sym 107778 right_SB_LUT4_I3_O[3]
.sym 107782 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107786 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107787 $PACKER_VCC_NET
.sym 107788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 107790 row[6]
.sym 107792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 107794 row[7]
.sym 107795 $PACKER_VCC_NET
.sym 107796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 107798 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107799 $PACKER_VCC_NET
.sym 107800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 107802 row[9]
.sym 107803 $PACKER_VCC_NET
.sym 107804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 107808 $nextpnr_ICESTORM_LC_53$I3
.sym 107810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107814 $PACKER_VCC_NET
.sym 107815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107818 $PACKER_VCC_NET
.sym 107819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107826 $PACKER_VCC_NET
.sym 107827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 107831 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107834 $PACKER_VCC_NET
.sym 107835 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107838 $PACKER_VCC_NET
.sym 107839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107842 $PACKER_VCC_NET
.sym 107843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107850 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 107851 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 107852 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 107874 right_SB_LUT4_I3_O[3]
.sym 107878 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107879 $PACKER_VCC_NET
.sym 107882 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107883 $PACKER_VCC_NET
.sym 107886 row[6]
.sym 107887 $PACKER_VCC_NET
.sym 107890 row[7]
.sym 107891 $PACKER_VCC_NET
.sym 107894 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107895 $PACKER_VCC_NET
.sym 107898 row[9]
.sym 107904 $nextpnr_ICESTORM_LC_46$I3
.sym 107906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 107910 $PACKER_VCC_NET
.sym 107911 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107914 $PACKER_VCC_NET
.sym 107915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 107918 $PACKER_VCC_NET
.sym 107919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107922 $PACKER_VCC_NET
.sym 107923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 107926 $PACKER_VCC_NET
.sym 107927 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107930 $PACKER_VCC_NET
.sym 107931 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107934 $PACKER_VCC_NET
.sym 107935 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107938 $PACKER_VCC_NET
.sym 107939 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107943 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107945 livevga.livescount_SB_DFFE_D_Q[0]
.sym 107946 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 107947 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I2[6]
.sym 107948 livevga.livescount_SB_DFFE_D_Q_SB_LUT4_I0_I3[9]
.sym 107952 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 107956 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 107960 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 107970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 107974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 107975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107979 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 107982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 107983 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 107986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 107987 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 107990 col[5]
.sym 107991 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 107994 col[6]
.sym 107995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 107998 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 108002 col[8]
.sym 108003 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 108006 col[9]
.sym 108007 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 108011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 108015 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 108019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 108023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 108027 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 108031 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 108035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 108039 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 108043 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 108047 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 108052 $nextpnr_ICESTORM_LC_62$I3
.sym 108056 ballvga.ballx[9]
.sym 108064 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 108067 livevga.livescount_SB_DFFE_D_Q[0]
.sym 108068 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 108071 livevga.livescount_SB_DFFE_D_Q[0]
.sym 108072 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 108079 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108080 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 108088 livevga.livescount_SB_DFFE_D_Q[0]
.sym 108098 brick_display
.sym 108099 lives_display_SB_LUT4_I1_O[2]
.sym 108100 ball_display
.sym 108101 $PACKER_VCC_NET
.sym 108117 lives_display_SB_LUT4_I1_O[2]
.sym 108118 del
.sym 108119 brick_display
.sym 108120 ball_display
.sym 108126 lives_display_SB_LUT4_I1_O[2]
.sym 108127 brick_display
.sym 108128 ball_display
.sym 108514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108518 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 108523 $PACKER_VCC_NET
.sym 108526 col[5]
.sym 108527 $PACKER_VCC_NET
.sym 108530 col[6]
.sym 108531 $PACKER_VCC_NET
.sym 108534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 108535 $PACKER_VCC_NET
.sym 108538 col[8]
.sym 108539 $PACKER_VCC_NET
.sym 108542 col[9]
.sym 108548 $nextpnr_ICESTORM_LC_44$I3
.sym 108578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 108582 $PACKER_VCC_NET
.sym 108583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108588 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 108591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108592 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 108595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 108596 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 108598 $PACKER_VCC_NET
.sym 108599 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108600 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 108603 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108604 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 108607 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108608 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 108610 $PACKER_VCC_NET
.sym 108611 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108612 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 108615 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108616 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 108620 $nextpnr_ICESTORM_LC_48$I3
.sym 108642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108643 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108646 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108647 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 108651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108654 col[5]
.sym 108655 right_SB_LUT4_I3_O[3]
.sym 108658 col[6]
.sym 108659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 108662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 108663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 108666 col[8]
.sym 108667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 108670 col[9]
.sym 108671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 108675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 108679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 108683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 108687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 108691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 108695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 108699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 108703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 108707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 108711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 108714 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 108715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 108716 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 108735 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 108736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108750 $PACKER_VCC_NET
.sym 108751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 108758 $PACKER_VCC_NET
.sym 108759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108762 $PACKER_VCC_NET
.sym 108763 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108767 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108770 $PACKER_VCC_NET
.sym 108771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108780 $nextpnr_ICESTORM_LC_111$I3
.sym 108802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108806 $PACKER_VCC_NET
.sym 108807 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 108815 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108819 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108822 $PACKER_VCC_NET
.sym 108823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108826 $PACKER_VCC_NET
.sym 108827 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108834 $PACKER_VCC_NET
.sym 108836 $nextpnr_ICESTORM_LC_152$I3
.sym 108837 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 108838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 108839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 108840 $nextpnr_ICESTORM_LC_152$COUT
.sym 108866 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 108874 $PACKER_VCC_NET
.sym 108875 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108879 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108883 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108886 $PACKER_VCC_NET
.sym 108887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108891 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 108895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 108896 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 108898 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108902 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108903 $PACKER_VCC_NET
.sym 108906 right_SB_LUT4_I3_O[3]
.sym 108907 $PACKER_VCC_NET
.sym 108910 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 108914 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108915 $PACKER_VCC_NET
.sym 108918 row[6]
.sym 108919 $PACKER_VCC_NET
.sym 108922 row[7]
.sym 108923 $PACKER_VCC_NET
.sym 108926 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 108927 $PACKER_VCC_NET
.sym 108930 row[9]
.sym 108933 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[0]
.sym 108934 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q[1]
.sym 108935 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[2]
.sym 108936 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0[3]
.sym 108952 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 108954 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 108955 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 108956 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 108962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 108966 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 108967 $PACKER_VCC_NET
.sym 108970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108971 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108975 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 108978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 108979 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 108982 col[5]
.sym 108983 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 108986 col[6]
.sym 108987 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 108990 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 108991 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 108994 col[8]
.sym 108995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 108998 col[9]
.sym 108999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 109003 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 109007 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 109011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109015 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109027 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109031 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109039 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109044 $nextpnr_ICESTORM_LC_19$I3
.sym 109048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 109052 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 109058 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109062 right_SB_LUT4_I3_O[3]
.sym 109066 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109070 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109071 $PACKER_VCC_NET
.sym 109074 row[6]
.sym 109075 $PACKER_VCC_NET
.sym 109078 row[7]
.sym 109079 $PACKER_VCC_NET
.sym 109082 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109083 $PACKER_VCC_NET
.sym 109086 row[9]
.sym 109092 $nextpnr_ICESTORM_LC_38$I3
.sym 109474 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109480 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109482 right_SB_LUT4_I3_O[3]
.sym 109483 $PACKER_VCC_NET
.sym 109484 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 109486 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109488 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 109490 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109491 $PACKER_VCC_NET
.sym 109492 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 109494 row[6]
.sym 109495 $PACKER_VCC_NET
.sym 109496 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 109498 row[7]
.sym 109500 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 109502 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109503 $PACKER_VCC_NET
.sym 109504 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 109506 row[9]
.sym 109507 $PACKER_VCC_NET
.sym 109508 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 109512 $nextpnr_ICESTORM_LC_161$I3
.sym 109538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 109542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109543 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 109546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 109547 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 109550 col[5]
.sym 109551 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 109554 col[6]
.sym 109555 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 109558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109559 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 109562 col[8]
.sym 109563 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 109566 col[9]
.sym 109567 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 109571 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 109575 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 109579 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 109583 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 109587 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 109591 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 109595 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 109599 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 109603 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 109607 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 109612 $nextpnr_ICESTORM_LC_67$I3
.sym 109634 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 109639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109642 $PACKER_VCC_NET
.sym 109643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109646 $PACKER_VCC_NET
.sym 109647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 109651 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 109654 $PACKER_VCC_NET
.sym 109655 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109662 $PACKER_VCC_NET
.sym 109663 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109667 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109672 $nextpnr_ICESTORM_LC_23$I3
.sym 109674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 109675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109676 col[9]
.sym 109679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109683 col[9]
.sym 109684 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 109685 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 109686 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 109687 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 109688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 109690 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 109691 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109692 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 109693 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109694 col[8]
.sym 109695 col[5]
.sym 109696 col[6]
.sym 109698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 109706 $PACKER_VCC_NET
.sym 109707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 109711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109714 $PACKER_VCC_NET
.sym 109715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 109719 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109722 $PACKER_VCC_NET
.sym 109723 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109730 $PACKER_VCC_NET
.sym 109731 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 109739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 109740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 109744 row[9]
.sym 109758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I1[9]
.sym 109759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 109760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3[2]
.sym 109763 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109764 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 109775 col[5]
.sym 109776 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 109781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 109782 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 109783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109784 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109785 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109786 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109787 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 109788 col[6]
.sym 109789 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109790 col[9]
.sym 109791 col[8]
.sym 109792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 109798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109799 $PACKER_VCC_NET
.sym 109802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109803 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109806 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109807 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 109811 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109814 col[5]
.sym 109815 right_SB_LUT4_I3_O[3]
.sym 109818 col[6]
.sym 109819 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109823 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109826 col[8]
.sym 109827 row[6]
.sym 109830 col[9]
.sym 109831 row[7]
.sym 109835 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109843 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109847 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109851 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109855 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109859 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109863 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109867 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109871 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 109875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 109876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 109882 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109883 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109884 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 109886 right_SB_LUT4_I1_O[0]
.sym 109887 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 109888 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109890 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109892 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109893 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 109894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 109895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 109896 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 109897 col[8]
.sym 109898 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109899 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109901 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 109902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 109903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 109905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109906 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109907 col[6]
.sym 109908 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109909 col[8]
.sym 109910 row[6]
.sym 109911 right_SB_LUT4_I3_O[3]
.sym 109912 col[5]
.sym 109914 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109915 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109916 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109917 row[6]
.sym 109918 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109919 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109920 livevga.livescount_SB_DFFE_D_E_SB_DFFE_E_Q_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 109921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 109923 col[9]
.sym 109924 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 109928 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109929 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109930 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 109931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 109932 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109936 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109938 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 109939 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 109940 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 109941 col[5]
.sym 109942 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109943 col[6]
.sym 109944 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109948 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 109949 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 109950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109952 col[5]
.sym 109954 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109958 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109962 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109963 $PACKER_VCC_NET
.sym 109964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 109966 right_SB_LUT4_I3_O[3]
.sym 109967 $PACKER_VCC_NET
.sym 109968 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 109970 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 109974 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109975 $PACKER_VCC_NET
.sym 109976 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 109978 row[6]
.sym 109980 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 109982 row[7]
.sym 109983 $PACKER_VCC_NET
.sym 109984 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 109986 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109988 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 109990 row[9]
.sym 109991 $PACKER_VCC_NET
.sym 109992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 109994 $PACKER_VCC_NET
.sym 109996 $nextpnr_ICESTORM_LC_73$I3
.sym 109997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 109998 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 109999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110000 $nextpnr_ICESTORM_LC_73$COUT
.sym 110004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 110009 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110011 row[7]
.sym 110012 row[9]
.sym 110015 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110016 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110018 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110022 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110026 row[6]
.sym 110027 $PACKER_VCC_NET
.sym 110030 row[7]
.sym 110031 $PACKER_VCC_NET
.sym 110034 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110035 $PACKER_VCC_NET
.sym 110038 row[9]
.sym 110044 $nextpnr_ICESTORM_LC_3$I3
.sym 110434 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 110438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110439 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 110443 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 110446 col[5]
.sym 110447 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 110450 col[6]
.sym 110451 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 110454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110455 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 110458 col[8]
.sym 110459 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 110462 col[9]
.sym 110463 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 110467 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 110471 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 110475 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110479 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110483 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110487 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110491 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110495 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110499 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110503 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 110507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 110508 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[17]
.sym 110530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 110539 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 110543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 110551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110554 $PACKER_VCC_NET
.sym 110555 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110559 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110562 $PACKER_VCC_NET
.sym 110563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110572 $nextpnr_ICESTORM_LC_64$I3
.sym 110585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110590 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 110591 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 110592 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 110594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 110599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110603 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110604 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 110607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110608 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 110611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 110612 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 110615 col[5]
.sym 110616 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 110619 col[6]
.sym 110620 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 110623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110624 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 110627 col[8]
.sym 110628 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 110631 col[9]
.sym 110632 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 110636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110640 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110644 row[7]
.sym 110648 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110652 row[6]
.sym 110656 right_SB_LUT4_I3_O[3]
.sym 110658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110663 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110664 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110667 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110668 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 110671 right_SB_LUT4_I3_O[3]
.sym 110672 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 110675 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110676 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 110679 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110680 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 110683 row[6]
.sym 110684 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 110687 row[7]
.sym 110688 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 110691 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110692 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 110695 row[9]
.sym 110696 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 110700 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110701 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 110706 col[5]
.sym 110707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 110711 col[6]
.sym 110712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110715 row[6]
.sym 110716 row[7]
.sym 110722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 110727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 110735 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 110738 $PACKER_VCC_NET
.sym 110739 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110742 $PACKER_VCC_NET
.sym 110743 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110747 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 110751 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110754 $PACKER_VCC_NET
.sym 110756 $nextpnr_ICESTORM_LC_109$I3
.sym 110757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[8]
.sym 110758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[1]
.sym 110759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 110760 $nextpnr_ICESTORM_LC_109$COUT
.sym 110769 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[0]
.sym 110770 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 110772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 110777 col[5]
.sym 110778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110779 col[6]
.sym 110780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 110786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 110790 $PACKER_VCC_NET
.sym 110791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 110795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 110802 $PACKER_VCC_NET
.sym 110803 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 110806 $PACKER_VCC_NET
.sym 110807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110810 $PACKER_VCC_NET
.sym 110811 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110814 $PACKER_VCC_NET
.sym 110815 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 110819 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110822 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110823 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110824 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110826 right_SB_LUT4_I3_O[3]
.sym 110827 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110828 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 110831 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110832 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110835 row[9]
.sym 110836 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110837 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 110838 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 110840 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110850 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110854 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110855 $PACKER_VCC_NET
.sym 110858 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110859 $PACKER_VCC_NET
.sym 110862 right_SB_LUT4_I3_O[3]
.sym 110863 $PACKER_VCC_NET
.sym 110866 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110867 $PACKER_VCC_NET
.sym 110870 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110874 row[6]
.sym 110875 $PACKER_VCC_NET
.sym 110878 row[7]
.sym 110879 $PACKER_VCC_NET
.sym 110882 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110883 $PACKER_VCC_NET
.sym 110886 row[9]
.sym 110889 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110890 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110891 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 110899 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110900 right_SB_LUT4_I3_O[3]
.sym 110908 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110909 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110910 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110911 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 110912 row[9]
.sym 110914 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 110918 $PACKER_VCC_NET
.sym 110919 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 110922 $PACKER_VCC_NET
.sym 110923 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110926 $PACKER_VCC_NET
.sym 110927 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110930 $PACKER_VCC_NET
.sym 110931 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 110935 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110938 $PACKER_VCC_NET
.sym 110940 $nextpnr_ICESTORM_LC_29$I3
.sym 110941 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 110942 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 110944 $nextpnr_ICESTORM_LC_29$COUT
.sym 110946 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110950 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110954 right_SB_LUT4_I3_O[3]
.sym 110955 $PACKER_VCC_NET
.sym 110958 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110959 $PACKER_VCC_NET
.sym 110962 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110966 row[6]
.sym 110967 $PACKER_VCC_NET
.sym 110970 row[7]
.sym 110971 $PACKER_VCC_NET
.sym 110974 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110975 $PACKER_VCC_NET
.sym 110978 row[9]
.sym 110981 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110982 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110983 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110984 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 110986 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110987 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 110988 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110989 row[6]
.sym 110990 right_SB_LUT4_I3_O[3]
.sym 110991 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110992 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110998 brick_display
.sym 110999 lives_display
.sym 111000 ball_display
.sym 111006 lives_display
.sym 111007 brick_display
.sym 111008 ball_display
.sym 111394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111402 $PACKER_VCC_NET
.sym 111403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 111406 $PACKER_VCC_NET
.sym 111407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 111414 $PACKER_VCC_NET
.sym 111415 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111419 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 111423 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 111426 $PACKER_VCC_NET
.sym 111427 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111431 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111436 $nextpnr_ICESTORM_LC_107$I3
.sym 111458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 111471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111474 $PACKER_VCC_NET
.sym 111475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 111479 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111483 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 111486 $PACKER_VCC_NET
.sym 111487 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 111490 $PACKER_VCC_NET
.sym 111491 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111495 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111497 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 111498 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 111500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 111508 col[6]
.sym 111512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 111522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 111531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 111539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 111546 $PACKER_VCC_NET
.sym 111547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 111550 $PACKER_VCC_NET
.sym 111551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111555 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 111560 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 111564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111568 col[9]
.sym 111572 col[8]
.sym 111583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 111586 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111591 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111595 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111598 $PACKER_VCC_NET
.sym 111599 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111602 $PACKER_VCC_NET
.sym 111603 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111607 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 111608 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 111611 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111612 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 111614 col[5]
.sym 111615 col[6]
.sym 111616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111618 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111630 $PACKER_VCC_NET
.sym 111631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111634 $PACKER_VCC_NET
.sym 111635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111638 $PACKER_VCC_NET
.sym 111639 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111643 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111648 $nextpnr_ICESTORM_LC_123$I3
.sym 111650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 111663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 111670 $PACKER_VCC_NET
.sym 111671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111674 $PACKER_VCC_NET
.sym 111675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 111678 $PACKER_VCC_NET
.sym 111679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 111682 $PACKER_VCC_NET
.sym 111683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111689 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 111690 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111691 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 111692 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 111693 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 111694 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 111695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 111696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 111699 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 111703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 111705 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111706 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 111707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 111708 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111714 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111718 $PACKER_VCC_NET
.sym 111719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111730 $PACKER_VCC_NET
.sym 111731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111735 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111738 $PACKER_VCC_NET
.sym 111739 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111743 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111747 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111752 $nextpnr_ICESTORM_LC_119$I3
.sym 111768 valid1
.sym 111774 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111776 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111782 $PACKER_VCC_NET
.sym 111783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111786 $PACKER_VCC_NET
.sym 111787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111790 $PACKER_VCC_NET
.sym 111791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111794 $PACKER_VCC_NET
.sym 111795 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111799 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111802 $PACKER_VCC_NET
.sym 111803 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111806 $PACKER_VCC_NET
.sym 111807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111811 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111814 $PACKER_VCC_NET
.sym 111816 $nextpnr_ICESTORM_LC_66$I3
.sym 111819 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111820 $nextpnr_ICESTORM_LC_66$COUT
.sym 111823 row[6]
.sym 111824 row[7]
.sym 111825 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 111826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 111827 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 111828 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111831 row[7]
.sym 111832 col[9]
.sym 111833 row[6]
.sym 111834 col[8]
.sym 111835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 111836 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 111837 lives_display_SB_LUT4_I2_O[1]
.sym 111838 lives_display_SB_LUT4_I1_O[2]
.sym 111839 startdisplay[2]
.sym 111840 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111846 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111850 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111851 $PACKER_VCC_NET
.sym 111854 right_SB_LUT4_I3_O[3]
.sym 111855 $PACKER_VCC_NET
.sym 111858 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 111859 $PACKER_VCC_NET
.sym 111862 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 111863 $PACKER_VCC_NET
.sym 111866 row[6]
.sym 111867 $PACKER_VCC_NET
.sym 111870 row[7]
.sym 111871 $PACKER_VCC_NET
.sym 111874 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 111875 $PACKER_VCC_NET
.sym 111878 row[9]
.sym 111882 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111883 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111884 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 111885 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 111886 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 111887 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 111888 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 111891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 111892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 111894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 111895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 111896 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 111898 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111899 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 111900 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111901 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 111902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 111903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 111904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 111906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 111908 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 111909 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111910 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111911 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111912 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111914 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 111916 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 111921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 111922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111924 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111926 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 111927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 111928 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111931 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 111932 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111933 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 111934 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 111935 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111936 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111937 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[0]
.sym 111938 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 111939 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 111940 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 111943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111944 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111946 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111947 lives_display_SB_LUT4_I1_O[1]
.sym 111948 lives_display_SB_LUT4_I1_O[2]
.sym 111949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 111950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 111951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 111952 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 111953 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111954 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111956 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111963 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111964 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 111967 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 111968 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111969 lives_display_SB_LUT4_I2_O[1]
.sym 111970 lives_display_SB_LUT4_I1_O[2]
.sym 111971 startdisplay[3]
.sym 111972 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111977 lives_display_SB_LUT4_I1_O[2]
.sym 111978 lives_display_SB_LUT4_I2_O[1]
.sym 111979 lives_display_SB_LUT4_I2_O[2]
.sym 111980 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111985 lives_display_SB_LUT4_I1_O[2]
.sym 111986 lives_display_SB_LUT4_I2_O[1]
.sym 111987 startdisplay[4]
.sym 111988 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 112338 $PACKER_VCC_NET
.sym 112339 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112342 $PACKER_VCC_NET
.sym 112343 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 112346 $PACKER_VCC_NET
.sym 112347 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 112351 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112355 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112358 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 112359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 112360 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 112386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 112390 $PACKER_VCC_NET
.sym 112391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112402 $PACKER_VCC_NET
.sym 112403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 112407 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112410 $PACKER_VCC_NET
.sym 112411 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 112414 $PACKER_VCC_NET
.sym 112415 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 112419 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112423 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112428 $nextpnr_ICESTORM_LC_135$I3
.sym 112442 $PACKER_VCC_NET
.sym 112443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 112450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 112454 $PACKER_VCC_NET
.sym 112455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112466 $PACKER_VCC_NET
.sym 112467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 112470 $PACKER_VCC_NET
.sym 112471 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112474 $PACKER_VCC_NET
.sym 112475 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 112479 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 112482 $PACKER_VCC_NET
.sym 112483 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112487 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112492 $nextpnr_ICESTORM_LC_140$I3
.sym 112496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112508 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 112512 col[5]
.sym 112514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112518 $PACKER_VCC_NET
.sym 112519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112522 $PACKER_VCC_NET
.sym 112523 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112526 $PACKER_VCC_NET
.sym 112527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 112530 $PACKER_VCC_NET
.sym 112531 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 112539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 112542 $PACKER_VCC_NET
.sym 112543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112552 $nextpnr_ICESTORM_LC_126$I3
.sym 112556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 112559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112560 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 112562 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 112563 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 112564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 112569 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 112576 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 112578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 112582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112583 $PACKER_VCC_NET
.sym 112586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 112590 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112591 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 112595 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[4]
.sym 112598 col[5]
.sym 112599 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[5]
.sym 112602 col[6]
.sym 112603 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[6]
.sym 112606 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112607 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[7]
.sym 112610 col[8]
.sym 112611 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[8]
.sym 112614 col[9]
.sym 112615 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[9]
.sym 112619 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[10]
.sym 112623 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_I1[11]
.sym 112627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 112631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 112635 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 112639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 112643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 112647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 112651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 112655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 112658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 112659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 112660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 112663 col[8]
.sym 112664 col[9]
.sym 112665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112666 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 112667 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 112668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112669 col[5]
.sym 112670 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 112671 col[9]
.sym 112672 col[8]
.sym 112674 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 112683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112686 $PACKER_VCC_NET
.sym 112687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 112691 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112695 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112698 $PACKER_VCC_NET
.sym 112699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112703 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112707 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112710 $PACKER_VCC_NET
.sym 112712 $nextpnr_ICESTORM_LC_115$I3
.sym 112715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 112716 $nextpnr_ICESTORM_LC_115$COUT
.sym 112721 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112722 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 112723 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112724 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112725 col[8]
.sym 112726 col[9]
.sym 112727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112733 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 112747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112750 $PACKER_VCC_NET
.sym 112751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 112755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 112758 $PACKER_VCC_NET
.sym 112759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112763 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112766 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 112767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 112768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112774 $PACKER_VCC_NET
.sym 112775 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 112779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112782 $PACKER_VCC_NET
.sym 112783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 112786 $PACKER_VCC_NET
.sym 112787 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112790 $PACKER_VCC_NET
.sym 112791 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112794 $PACKER_VCC_NET
.sym 112795 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112799 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112803 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112806 $PACKER_VCC_NET
.sym 112808 $nextpnr_ICESTORM_LC_27$I3
.sym 112811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 112812 $nextpnr_ICESTORM_LC_27$COUT
.sym 112813 brickvga.brick0_SB_DFFE_Q_D
.sym 112817 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 112818 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 112819 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 112820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 112823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 112827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 112828 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 112829 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112830 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 112832 col[6]
.sym 112834 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112838 $PACKER_VCC_NET
.sym 112839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112843 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112847 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112851 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112854 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 112858 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 112859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 112860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 112861 brickvga.brick0_SB_DFFE_Q_D
.sym 112865 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 112866 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 112867 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 112868 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 112870 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 112871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 112872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 112874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 112875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 112876 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 112879 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 112880 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 112881 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 112882 startdisplay_SB_DFFESS_Q_3_D[1]
.sym 112883 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 112884 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 112887 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 112888 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 112891 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 112892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 112895 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 112896 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 112899 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112900 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112902 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 112903 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 112904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 112907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 112908 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 112909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 112910 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112911 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 112916 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112919 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 112920 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 112921 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 112922 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 112923 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112924 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112925 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 112938 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112939 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 112940 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112954 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112955 startdisplay[1]
.sym 112956 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 113250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113254 $PACKER_VCC_NET
.sym 113255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 113258 $PACKER_VCC_NET
.sym 113259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113263 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 113267 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113270 $PACKER_VCC_NET
.sym 113271 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 113274 $PACKER_VCC_NET
.sym 113275 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 113279 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113283 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113288 $nextpnr_ICESTORM_LC_71$I3
.sym 113314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113322 $PACKER_VCC_NET
.sym 113323 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 113327 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113330 $PACKER_VCC_NET
.sym 113331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 113334 $PACKER_VCC_NET
.sym 113335 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113339 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 113342 $PACKER_VCC_NET
.sym 113343 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 113347 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113351 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113356 $nextpnr_ICESTORM_LC_95$I3
.sym 113378 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 113383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 113390 $PACKER_VCC_NET
.sym 113391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 113398 $PACKER_VCC_NET
.sym 113399 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113402 $PACKER_VCC_NET
.sym 113403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113410 $PACKER_VCC_NET
.sym 113411 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113417 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 113418 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 113419 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 113420 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 113428 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113432 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113440 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 113448 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 113456 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 113460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 113468 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 113469 brickvga.brick1_SB_DFFE_Q_D
.sym 113474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 113478 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 113479 $PACKER_VCC_NET
.sym 113482 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 113486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113487 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 113490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 113491 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 113494 col[5]
.sym 113495 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 113498 col[6]
.sym 113499 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 113502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113503 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 113506 col[8]
.sym 113507 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 113510 col[9]
.sym 113511 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 113515 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 113519 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 113523 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 113527 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 113531 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 113535 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 113539 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 113543 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 113547 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 113551 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 113556 $nextpnr_ICESTORM_LC_60$I3
.sym 113560 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 113564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 113568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 113570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 113582 $PACKER_VCC_NET
.sym 113583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 113591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113594 $PACKER_VCC_NET
.sym 113595 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 113598 $PACKER_VCC_NET
.sym 113599 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 113603 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113607 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113609 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 113610 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 113611 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 113612 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 113621 col[5]
.sym 113622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 113623 col[6]
.sym 113624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113631 row[7]
.sym 113632 row[6]
.sym 113634 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113638 $PACKER_VCC_NET
.sym 113639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 113642 $PACKER_VCC_NET
.sym 113643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113646 $PACKER_VCC_NET
.sym 113647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 113650 $PACKER_VCC_NET
.sym 113651 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113654 $PACKER_VCC_NET
.sym 113655 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113663 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113667 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113672 $nextpnr_ICESTORM_LC_131$I3
.sym 113685 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 113686 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 113687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 113688 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 113692 right_SB_LUT4_I3_O[3]
.sym 113698 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113702 $PACKER_VCC_NET
.sym 113703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 113706 $PACKER_VCC_NET
.sym 113707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113710 $PACKER_VCC_NET
.sym 113711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 113715 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113719 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113723 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113726 $PACKER_VCC_NET
.sym 113727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113733 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 113734 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 113735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 113736 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 113737 brickvga.brick0_SB_DFFE_Q_D
.sym 113741 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 113742 brickvga.brick0[8]
.sym 113743 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 113744 row[6]
.sym 113745 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 113746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 113747 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 113748 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 113749 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 113750 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 113751 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 113752 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 113753 col[6]
.sym 113754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 113755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113756 col[5]
.sym 113757 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 113760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 113762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 113766 $PACKER_VCC_NET
.sym 113767 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 113774 $PACKER_VCC_NET
.sym 113775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 113779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113783 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 113787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 113788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 113789 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 113793 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113795 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113796 right_SB_LUT4_I3_O[3]
.sym 113798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 113799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 113800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 113801 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 113807 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 113808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 113810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 113811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 113812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 113813 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113814 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113815 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113816 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113817 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113818 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113819 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113820 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 113821 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113822 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 113823 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 113824 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 113825 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113826 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113827 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 113828 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 113830 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113831 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 113832 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113833 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113834 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 113835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 113836 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 113839 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113840 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 113841 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 113847 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 113848 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113849 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 113850 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 113851 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 113852 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 113853 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113854 row[9]
.sym 113855 row[6]
.sym 113856 row[7]
.sym 113873 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 113877 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 113878 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 113879 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 113880 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 113881 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 113882 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 113883 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 113884 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 113913 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 113943 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 113944 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 114274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114282 $PACKER_VCC_NET
.sym 114283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114286 $PACKER_VCC_NET
.sym 114287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114290 $PACKER_VCC_NET
.sym 114291 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 114295 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114298 $PACKER_VCC_NET
.sym 114299 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 114302 $PACKER_VCC_NET
.sym 114303 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 114307 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 114311 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 114316 $nextpnr_ICESTORM_LC_142$I3
.sym 114338 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 114342 $PACKER_VCC_NET
.sym 114343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 114346 $PACKER_VCC_NET
.sym 114347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114350 $PACKER_VCC_NET
.sym 114351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114354 $PACKER_VCC_NET
.sym 114355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 114359 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114362 $PACKER_VCC_NET
.sym 114363 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114367 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114370 $PACKER_VCC_NET
.sym 114371 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114375 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114380 $nextpnr_ICESTORM_LC_138$I3
.sym 114381 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 114382 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 114383 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 114384 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114385 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114386 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 114387 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 114388 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114393 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 114397 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114398 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 114399 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 114400 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 114406 $PACKER_VCC_NET
.sym 114407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114412 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 114415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114416 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 114418 $PACKER_VCC_NET
.sym 114419 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 114420 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 114422 $PACKER_VCC_NET
.sym 114423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114424 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 114427 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114428 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 114431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114432 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 114434 $PACKER_VCC_NET
.sym 114435 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114436 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 114439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114440 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 114442 $PACKER_VCC_NET
.sym 114444 $nextpnr_ICESTORM_LC_83$I3
.sym 114446 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 114447 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 114448 $nextpnr_ICESTORM_LC_83$COUT
.sym 114452 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 114456 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 114460 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 114464 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 114466 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114470 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114474 right_SB_LUT4_I3_O[3]
.sym 114475 $PACKER_VCC_NET
.sym 114476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 114478 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114479 $PACKER_VCC_NET
.sym 114480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 114482 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 114483 $PACKER_VCC_NET
.sym 114484 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 114486 row[6]
.sym 114487 $PACKER_VCC_NET
.sym 114488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 114490 row[7]
.sym 114492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 114494 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 114495 $PACKER_VCC_NET
.sym 114496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 114498 row[9]
.sym 114499 $PACKER_VCC_NET
.sym 114500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 114502 $PACKER_VCC_NET
.sym 114504 $nextpnr_ICESTORM_LC_100$I3
.sym 114506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 114507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 114508 $nextpnr_ICESTORM_LC_100$COUT
.sym 114509 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 114511 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 114512 col[5]
.sym 114516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 114518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114520 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 114525 col[6]
.sym 114526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 114527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 114528 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 114530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 114535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114542 $PACKER_VCC_NET
.sym 114543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 114551 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114554 $PACKER_VCC_NET
.sym 114555 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114558 $PACKER_VCC_NET
.sym 114559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114563 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114572 $nextpnr_ICESTORM_LC_103$I3
.sym 114594 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 114599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114610 $PACKER_VCC_NET
.sym 114611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 114614 $PACKER_VCC_NET
.sym 114615 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114618 $PACKER_VCC_NET
.sym 114619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114622 $PACKER_VCC_NET
.sym 114623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114636 $nextpnr_ICESTORM_LC_69$I3
.sym 114647 row[6]
.sym 114648 row[7]
.sym 114651 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114652 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114666 $PACKER_VCC_NET
.sym 114667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114670 $PACKER_VCC_NET
.sym 114671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 114675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114678 $PACKER_VCC_NET
.sym 114679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 114683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 114686 $PACKER_VCC_NET
.sym 114687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 114691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 114696 $nextpnr_ICESTORM_LC_144$I3
.sym 114697 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114698 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114699 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 114700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 114701 brickvga.brick0_SB_DFFE_Q_D
.sym 114705 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114706 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 114707 row[9]
.sym 114708 right_SB_LUT4_I3_O[3]
.sym 114709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114710 col[5]
.sym 114711 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 114712 col[6]
.sym 114714 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
.sym 114715 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 114716 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 114718 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 114719 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114720 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114722 row[7]
.sym 114726 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 114727 $PACKER_VCC_NET
.sym 114730 row[9]
.sym 114736 $nextpnr_ICESTORM_LC_13$I3
.sym 114737 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114738 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114739 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114740 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 114741 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 114745 brickvga.brick0[0]
.sym 114746 brickvga.brick0[2]
.sym 114747 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114748 brickvga.brick0_SB_LUT4_I0_1_O[3]
.sym 114749 brickvga.brick0_SB_LUT4_I1_O[0]
.sym 114750 brickvga.brick0_SB_LUT4_I1_O[1]
.sym 114751 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 114752 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114753 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114754 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114755 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 114756 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 114757 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114758 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 114759 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 114760 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114761 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114762 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114763 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 114764 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114765 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114766 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 114767 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 114768 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114769 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 114770 row[9]
.sym 114771 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114772 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 114773 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 114777 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114778 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 114779 row[6]
.sym 114780 row[7]
.sym 114781 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114782 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 114783 row[6]
.sym 114784 row[7]
.sym 114801 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 114813 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114814 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114815 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 114816 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114817 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114818 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 114819 row[6]
.sym 114820 row[7]
.sym 114824 brickvga.brick0_SB_DFFE_Q_D
.sym 114825 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114826 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 114827 row[6]
.sym 114828 row[7]
.sym 114829 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114830 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114831 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 114832 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 114838 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 114839 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114840 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114841 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 114845 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 114846 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 114847 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 114848 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 114861 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 115202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 115206 $PACKER_VCC_NET
.sym 115207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115210 $PACKER_VCC_NET
.sym 115211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 115215 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 115218 $PACKER_VCC_NET
.sym 115219 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115222 $PACKER_VCC_NET
.sym 115223 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 115226 $PACKER_VCC_NET
.sym 115227 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 115230 $PACKER_VCC_NET
.sym 115231 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 115235 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 115237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 115239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 115266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115270 $PACKER_VCC_NET
.sym 115271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 115275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 115278 $PACKER_VCC_NET
.sym 115279 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115282 $PACKER_VCC_NET
.sym 115283 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 115286 $PACKER_VCC_NET
.sym 115287 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 115290 $PACKER_VCC_NET
.sym 115291 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 115295 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 115300 $nextpnr_ICESTORM_LC_15$I3
.sym 115301 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115302 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115303 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115304 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115321 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 115337 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 115338 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 115339 row[7]
.sym 115340 row[6]
.sym 115345 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115346 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 115347 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115348 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115349 brickvga.brick3_SB_DFFE_Q_D
.sym 115361 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115362 col[6]
.sym 115363 col[5]
.sym 115364 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 115365 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115366 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 115367 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115368 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115369 col[5]
.sym 115370 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 115371 col[6]
.sym 115372 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 115373 brickvga.brick1_SB_DFFE_Q_D
.sym 115377 brickvga.brick1[5]
.sym 115378 brickvga.brick1[7]
.sym 115379 row[6]
.sym 115380 row[7]
.sym 115383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 115384 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 115385 col[8]
.sym 115386 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 115387 col[9]
.sym 115388 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 115389 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115390 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 115391 col[5]
.sym 115392 col[6]
.sym 115405 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115406 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 115407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 115408 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 115421 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 115422 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 115423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 115424 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 115426 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115430 right_SB_LUT4_I3_O[3]
.sym 115431 $PACKER_VCC_NET
.sym 115434 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115438 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115442 row[6]
.sym 115446 row[7]
.sym 115450 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 115451 $PACKER_VCC_NET
.sym 115454 row[9]
.sym 115460 $nextpnr_ICESTORM_LC_1$I3
.sym 115463 col[9]
.sym 115464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 115473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[0]
.sym 115474 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[1]
.sym 115475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[2]
.sym 115476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_I0[3]
.sym 115480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 115486 col[8]
.sym 115487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 115488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 115494 $PACKER_VCC_NET
.sym 115495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 115498 $PACKER_VCC_NET
.sym 115499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 115503 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115506 $PACKER_VCC_NET
.sym 115507 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115510 $PACKER_VCC_NET
.sym 115511 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115514 $PACKER_VCC_NET
.sym 115515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115521 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 115522 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 115523 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 115524 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 115529 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115531 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115532 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115541 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 115561 col[6]
.sym 115562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115563 col[5]
.sym 115564 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 115581 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115582 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 115583 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 115584 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115586 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115590 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 115594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115595 $PACKER_VCC_NET
.sym 115598 right_SB_LUT4_I3_O[3]
.sym 115599 $PACKER_VCC_NET
.sym 115602 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115606 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115607 $PACKER_VCC_NET
.sym 115610 row[6]
.sym 115611 $PACKER_VCC_NET
.sym 115614 row[7]
.sym 115618 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 115619 $PACKER_VCC_NET
.sym 115622 row[9]
.sym 115625 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 115628 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 115629 col[5]
.sym 115630 col[6]
.sym 115631 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 115632 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115634 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 115635 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 115636 row[9]
.sym 115638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115639 col[6]
.sym 115640 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 115645 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115646 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 115647 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 115648 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115654 $PACKER_VCC_NET
.sym 115655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 115658 $PACKER_VCC_NET
.sym 115659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 115663 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115667 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 115670 $PACKER_VCC_NET
.sym 115671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 115675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 115679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 115684 $nextpnr_ICESTORM_LC_93$I3
.sym 115685 brickvga.brick2_SB_LUT4_I1_I0[0]
.sym 115686 brickvga.brick2[8]
.sym 115687 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115688 row[6]
.sym 115691 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 115692 del
.sym 115693 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115694 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115695 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115696 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115697 brickvga.brick2_SB_LUT4_I1_O[0]
.sym 115698 brickvga.brick2_SB_LUT4_I1_O[1]
.sym 115699 brickvga.brick2_SB_LUT4_I1_O[2]
.sym 115700 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115701 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 115702 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115703 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 115704 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 115705 brickvga.brick2_SB_DFFE_Q_D
.sym 115711 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 115712 del
.sym 115713 brickvga.brick0[4]
.sym 115714 brickvga.brick0[6]
.sym 115715 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115716 row[7]
.sym 115717 brickvga.brick4_SB_DFFE_Q_D
.sym 115721 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115722 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115723 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115724 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 115738 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 115739 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 115740 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115744 brickvga.brick2_SB_DFFE_Q_D
.sym 115749 brickvga.brick4_SB_DFFE_Q_D
.sym 115757 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115758 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115759 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115761 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115763 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 115764 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115789 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 115790 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 115791 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115792 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 115797 brickvga.brick0_SB_DFFE_Q_D
.sym 115809 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 115904 clk_pxl$SB_IO_OUT
.sym 116165 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116166 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116167 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 116181 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 116197 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 116205 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116206 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 116207 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116208 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116209 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 116210 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 116211 row[6]
.sym 116212 row[7]
.sym 116229 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 116241 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 116243 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116244 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116245 brickvga.brick3_SB_LUT4_I0_O[0]
.sym 116246 brickvga.brick3_SB_LUT4_I0_O[1]
.sym 116247 brickvga.brick3_SB_LUT4_I0_O[2]
.sym 116248 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116249 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 116250 brickvga.brick3_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 116251 row[7]
.sym 116252 row[6]
.sym 116256 brickvga.brick3_SB_DFFE_Q_D
.sym 116277 brickvga.brick3[1]
.sym 116278 brickvga.brick3[3]
.sym 116279 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116280 brickvga.brick3_SB_LUT4_I0_1_I3[3]
.sym 116281 brickvga.brick3_SB_LUT4_I0_2_O[0]
.sym 116282 brickvga.brick3_SB_LUT4_I0_1_I3[3]
.sym 116283 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116284 brickvga.brick3_SB_LUT4_I0_2_O[3]
.sym 116285 brickvga.brick3_SB_DFFE_Q_D
.sym 116289 brickvga.brick1_SB_LUT4_I0_O[0]
.sym 116290 brickvga.brick1_SB_LUT4_I0_O[1]
.sym 116291 brickvga.brick1_SB_LUT4_I0_O[2]
.sym 116292 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116293 brickvga.brick3[5]
.sym 116294 brickvga.brick3[7]
.sym 116295 row[6]
.sym 116296 row[7]
.sym 116297 brickvga.brick3_SB_DFFE_Q_D
.sym 116301 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116302 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 116303 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116304 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116305 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116306 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116307 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116308 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 116315 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 116316 del
.sym 116321 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 116322 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116323 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 116324 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116325 brickvga.brick1[9]
.sym 116326 brickvga.brick1_SB_LUT4_I0_2_I1[1]
.sym 116327 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116328 row[6]
.sym 116329 brickvga.brick3_SB_DFFE_Q_D
.sym 116333 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116334 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116335 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116336 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 116340 brickvga.brick1_SB_DFFE_Q_D
.sym 116341 brickvga.brick1_SB_LUT4_I0_2_O[0]
.sym 116342 brickvga.brick1_SB_LUT4_I0_1_I3[3]
.sym 116343 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116344 brickvga.brick1_SB_LUT4_I0_2_O[3]
.sym 116345 brickvga.brick1[1]
.sym 116346 brickvga.brick1[3]
.sym 116347 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116348 brickvga.brick1_SB_LUT4_I0_1_I3[3]
.sym 116351 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 116352 del
.sym 116357 brickvga.brick1_SB_DFFE_Q_D
.sym 116361 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116362 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 116363 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116364 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 116391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 116398 $PACKER_VCC_NET
.sym 116399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 116403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116406 $PACKER_VCC_NET
.sym 116407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 116410 $PACKER_VCC_NET
.sym 116411 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 116414 $PACKER_VCC_NET
.sym 116415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 116419 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 116424 $nextpnr_ICESTORM_LC_128$I3
.sym 116450 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 116458 $PACKER_VCC_NET
.sym 116459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 116462 $PACKER_VCC_NET
.sym 116463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116466 $PACKER_VCC_NET
.sym 116467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 116471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 116475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 116479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 116484 $nextpnr_ICESTORM_LC_147$I3
.sym 116497 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 116501 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 116502 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 116503 row[7]
.sym 116504 row[6]
.sym 116505 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116506 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 116507 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116508 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116514 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 116519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 116520 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 116522 $PACKER_VCC_NET
.sym 116523 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 116524 ballvga.ballx_SB_LUT4_O_1_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 116525 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116526 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116527 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 116540 brickvga.brick5_SB_DFFE_Q_D
.sym 116541 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 116557 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116558 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 116559 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116560 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116569 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 116575 brickvga.del_SB_LUT4_I3_I2[0]
.sym 116576 del
.sym 116594 brickvga.531.Y_B_SB_LUT4_O_I1[0]
.sym 116595 brickvga.531.Y_B_SB_LUT4_O_I1[1]
.sym 116596 brickvga.531.Y_B_SB_LUT4_O_I1[2]
.sym 116605 brickvga.del_SB_LUT4_I3_I2[0]
.sym 116606 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116607 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 116608 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116613 brickvga.brick2_SB_DFFE_Q_D
.sym 116629 brickvga.brick2[0]
.sym 116630 brickvga.brick2[2]
.sym 116631 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116632 brickvga.brick2_SB_LUT4_I0_1_O[3]
.sym 116637 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116638 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116639 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116640 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 116642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116646 $PACKER_VCC_NET
.sym 116647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 116650 $PACKER_VCC_NET
.sym 116651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 116655 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 116662 $PACKER_VCC_NET
.sym 116663 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 116667 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 116671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 116676 $nextpnr_ICESTORM_LC_56$I3
.sym 116677 brickvga.brick4[0]
.sym 116678 brickvga.brick4[2]
.sym 116679 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116680 brickvga.brick4_SB_LUT4_I0_1_O[3]
.sym 116687 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 116688 del
.sym 116689 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116690 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 116691 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116692 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116693 brickvga.brick4_SB_LUT4_I1_O[0]
.sym 116694 brickvga.brick4_SB_LUT4_I1_O[1]
.sym 116695 brickvga.brick4_SB_LUT4_I1_O[2]
.sym 116696 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116697 brickvga.brick4_SB_LUT4_I1_I0[0]
.sym 116698 brickvga.brick4[8]
.sym 116699 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116700 row[6]
.sym 116701 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 116705 brickvga.brick4[4]
.sym 116706 brickvga.brick4[6]
.sym 116707 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116708 row[7]
.sym 116720 brickvga.brick4_SB_DFFE_Q_D
.sym 116721 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 116723 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116724 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116733 brickvga.brick4_SB_DFFE_Q_D
.sym 116738 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 116739 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 116740 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116741 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 116742 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 116743 row[6]
.sym 116744 row[7]
.sym 116753 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 116757 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116758 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 116759 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116760 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116761 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 116762 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 116763 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116764 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 116765 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116766 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 116767 row[6]
.sym 116768 row[7]
.sym 116785 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 117121 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 117123 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117124 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117149 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 117157 brickvga.brick3_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 117161 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117162 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117163 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117164 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 117193 brickvga.brick3[9]
.sym 117194 brickvga.brick3_SB_LUT4_I0_2_I1[1]
.sym 117195 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117196 row[6]
.sym 117197 brickvga.brick3_SB_DFFE_Q_D
.sym 117217 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 117237 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117238 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117239 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 117245 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117246 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 117247 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117248 brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117249 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 117273 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117274 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117275 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117276 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 117277 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 117278 brickvga.brick1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 117279 row[6]
.sym 117280 row[7]
.sym 117281 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117282 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117283 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117284 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 117285 brickvga.brick1_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 117305 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 117307 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117308 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117321 brickvga.brick1_SB_DFFE_Q_D
.sym 117333 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117334 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117335 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117336 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 117449 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117450 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 117451 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117452 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117453 brickvga.brick5[5]
.sym 117454 brickvga.brick5[7]
.sym 117455 row[6]
.sym 117456 row[7]
.sym 117465 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117466 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 117467 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117468 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117469 brickvga.brick5_SB_DFFE_Q_D
.sym 117473 brickvga.brick5_SB_LUT4_I0_O[0]
.sym 117474 brickvga.brick5_SB_LUT4_I0_O[1]
.sym 117475 brickvga.brick5_SB_LUT4_I0_O[2]
.sym 117476 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117481 brickvga.brick5_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.sym 117493 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 117494 brickvga.brick5_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 117495 row[6]
.sym 117496 row[7]
.sym 117497 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117498 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117499 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117500 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 117505 brickvga.brick5_SB_LUT4_I0_2_O[0]
.sym 117506 brickvga.brick5_SB_LUT4_I0_1_I3[3]
.sym 117507 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117508 brickvga.brick5_SB_LUT4_I0_2_O[3]
.sym 117513 brickvga.brick5[1]
.sym 117514 brickvga.brick5[3]
.sym 117515 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117516 brickvga.brick5_SB_LUT4_I0_1_I3[3]
.sym 117521 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117522 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117523 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117524 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 117525 brickvga.brick5[9]
.sym 117526 brickvga.brick5_SB_LUT4_I0_2_I1[1]
.sym 117527 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117528 row[6]
.sym 117529 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117530 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117531 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117532 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 117533 brickvga.brick5_SB_DFFE_Q_D
.sym 117545 brickvga.brick5_SB_DFFE_Q_D
.sym 117565 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117566 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 117567 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117568 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117569 brickvga.brick2_SB_DFFE_Q_D
.sym 117577 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117578 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 117579 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117580 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117585 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 117587 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117588 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117597 brickvga.brick2[4]
.sym 117598 brickvga.brick2[6]
.sym 117599 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117600 row[7]
.sym 117613 brickvga.brick2_SB_DFFE_Q_D
.sym 117629 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117630 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117631 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117632 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 117633 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117634 brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O_I3[0]
.sym 117635 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117636 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117653 brickvga.brick4_SB_DFFE_Q_D
.sym 117657 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 117659 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117660 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117689 brickvga.brick4_SB_DFFE_Q_D
.sym 117697 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 117709 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117710 ballvga.invertx_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 117711 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117712 right_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 118269 brickvga.brick1_SB_DFFE_Q_D
.sym 118409 brickvga.brick5_SB_DFFE_Q_D
.sym 118489 brickvga.brick5_SB_DFFE_Q_D
.sym 118537 brickvga.brick2_SB_DFFE_Q_D
