// Seed: 3547695477
module module_0;
  wire id_1;
  tri  id_2;
  assign id_2 = 1'h0;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5
);
  reg id_7;
  assign id_7 = -1;
  always id_7 <= 1;
  assign id_7 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
