# Reading pref.tcl
# do R232i_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:46 on Oct 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v 
# -- Compiling module R232i
# 
# Top level modules:
# 	R232i
# End time: 13:27:46 on Oct 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:46 on Oct 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v 
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# End time: 13:27:46 on Oct 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/forward_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:47 on Oct 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/forward_unit.v 
# -- Compiling module forward_unit
# 
# Top level modules:
# 	forward_unit
# End time: 13:27:47 on Oct 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:47 on Oct 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v 
# -- Compiling module register_bank
# 
# Top level modules:
# 	register_bank
# End time: 13:27:47 on Oct 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:47 on Oct 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i_tb.v 
# -- Compiling module R232i_tb
# 
# Top level modules:
# 	R232i_tb
# End time: 13:27:47 on Oct 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  R232i_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" R232i_tb 
# Start time: 13:27:47 on Oct 03,2025
# Loading work.R232i_tb
# Loading work.R232i
# Loading work.register_bank
# Loading work.ULA
# Loading work.forward_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=0 | rst=1 | fwdA=xx fwdB=xx | rs1= x rs2= x | readA=         x readB=         x | ULA_C=         x
# 
# --- SETUP: Forçando valores em x1 e x2 ---
# Time=20000 | rst=0 | fwdA=xx fwdB=xx | rs1= x rs2= x | readA=         x readB=         x | ULA_C=         x
# 
# --- TESTE 1: Operação Normal (add x3, x1, x2) ---
# Time=30000 | rst=0 | fwdA=00 fwdB=00 | rs1= 1 rs2= 2 | readA=       100 readB=        50 | ULA_C=       150
# 
# --- TESTE 2: Hazard de EX/MEM (add x4, x3, x1) ---
# Time=40000 | rst=0 | fwdA=10 fwdB=00 | rs1= 3 rs2= 1 | readA=       150 readB=       100 | ULA_C=       250
# 
# --- TESTE 3: Hazard de MEM/WB (add x5, x3, x2) ---
# Time=50000 | rst=0 | fwdA=01 fwdB=00 | rs1= 3 rs2= 2 | readA=       150 readB=        50 | ULA_C=       200
# ** Note: $finish    : C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i_tb.v(93)
#    Time: 110 ns  Iteration: 0  Instance: /R232i_tb
# 1
# Break in Module R232i_tb at C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i_tb.v line 93
# End time: 13:43:21 on Oct 03,2025, Elapsed time: 0:15:34
# Errors: 0, Warnings: 0
