<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2AR-18C" package="QFN88" speed="8" partNumber="GW2AR-LV18QN88C8/I7"/>
    <FileList>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/countdown_timer.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/force_rebuild.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/enemies_logic.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/enemies_struct.sv" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/enemies_top.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/gowin_rpll/pll_40m.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/image_bullet.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/image_enemy.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/image_explosion.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/image_gun.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/image_text_line.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/image_texts.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/image_walls.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/lcd_ctrl.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/lcd_data.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/lcd_leds/lcd_data_wrapper.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/mem_read_write.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/picorv32.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/reset.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/sram.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/sram8bit.v" type="verilog"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/top.v" type="verilog"/>
        <File path="/opt/GOWIN/gowin_tools/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_crc32.v" type="gao"/>
        <File path="/opt/GOWIN/gowin_tools/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_match.v" type="gao"/>
        <File path="/opt/GOWIN/gowin_tools/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_mem_ctrl.v" type="gao"/>
        <File path="/opt/GOWIN/gowin_tools/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_top.v" type="gao"/>
        <File path="/opt/GOWIN/gowin_tools/IDE/data/ipcores/GAO/GW_CON/gw_con_top.v" type="gao"/>
        <File path="/opt/GOWIN/gowin_tools/IDE/data/ipcores/gw_jtag.v" type="gao"/>
        <File path="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/gwsynthesis/RTL_GAO/gw_gao_top.v" type="gao"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="include_path" value="/opt/GOWIN/gowin_tools/IDE/data/ipcores/GAO"/>
        <Option type="include_path" value="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/gwsynthesis/RTL_GAO"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/gwsynthesis/picorv32.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="top_module" value="top"/>
        <Option type="vcc" value="1.0"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
