Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 21 13:23:09 2022
| Host         : DESKTOP-P7L12CR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -rpx project_reti_logiche_timing_summary_routed.rpx
| Design       : project_reti_logiche
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.212        0.000                      0                  241        0.139        0.000                      0                  241       49.600        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk              96.212        0.000                      0                  241        0.139        0.000                      0                  241       49.600        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack       96.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.212ns  (required time - arrival time)
  Source:                 cur_state_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.761ns  (logic 0.431ns (11.458%)  route 3.330ns (88.542%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.755ns = ( 54.755 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.650    54.755    i_clk_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  cur_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.272    55.027 f  cur_state_reg[2]/Q
                         net (fo=51, routed)          2.003    57.030    cur_state[2]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.053    57.083 r  temp_byte_to_write[0]_i_3/O
                         net (fo=8, routed)           0.782    57.864    temp_byte_to_write[0]_i_3_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.053    57.917 r  temp_byte_to_write[5]_i_2/O
                         net (fo=1, routed)           0.546    58.463    temp_byte_to_write[5]_i_2_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.053    58.516 r  temp_byte_to_write[5]_i_1/O
                         net (fo=1, routed)           0.000    58.516    temp_byte_to_write[5]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.037   154.729    temp_byte_to_write_reg[5]
  -------------------------------------------------------------------
                         required time                        154.729    
                         arrival time                         -58.516    
  -------------------------------------------------------------------
                         slack                                 96.212    

Slack (MET) :             96.337ns  (required time - arrival time)
  Source:                 cur_state_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.677ns  (logic 0.431ns (11.720%)  route 3.246ns (88.280%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 154.461 - 150.000 ) 
    Source Clock Delay      (SCD):    4.755ns = ( 54.755 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.650    54.755    i_clk_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  cur_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.272    55.027 f  cur_state_reg[2]/Q
                         net (fo=51, routed)          2.003    57.030    cur_state[2]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.053    57.083 r  temp_byte_to_write[0]_i_3/O
                         net (fo=8, routed)           0.784    57.866    temp_byte_to_write[0]_i_3_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.053    57.919 r  temp_byte_to_write[3]_i_2/O
                         net (fo=1, routed)           0.460    58.380    temp_byte_to_write[3]_i_2_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.053    58.433 r  temp_byte_to_write[3]_i_1/O
                         net (fo=1, routed)           0.000    58.433    temp_byte_to_write[3]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  temp_byte_to_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.539   154.461    i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  temp_byte_to_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.728    
                         clock uncertainty           -0.035   154.693    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.077   154.770    temp_byte_to_write_reg[3]
  -------------------------------------------------------------------
                         required time                        154.770    
                         arrival time                         -58.433    
  -------------------------------------------------------------------
                         slack                                 96.337    

Slack (MET) :             96.389ns  (required time - arrival time)
  Source:                 cur_state_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.627ns  (logic 0.431ns (11.884%)  route 3.196ns (88.116%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 154.461 - 150.000 ) 
    Source Clock Delay      (SCD):    4.755ns = ( 54.755 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.650    54.755    i_clk_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  cur_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.272    55.027 f  cur_state_reg[2]/Q
                         net (fo=51, routed)          2.003    57.030    cur_state[2]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.053    57.083 r  temp_byte_to_write[0]_i_3/O
                         net (fo=8, routed)           0.725    57.808    temp_byte_to_write[0]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.053    57.861 r  temp_byte_to_write[6]_i_2/O
                         net (fo=1, routed)           0.468    58.329    temp_byte_to_write[6]_i_2_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.053    58.382 r  temp_byte_to_write[6]_i_1/O
                         net (fo=1, routed)           0.000    58.382    temp_byte_to_write[6]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  temp_byte_to_write_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.539   154.461    i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  temp_byte_to_write_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.728    
                         clock uncertainty           -0.035   154.693    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.078   154.771    temp_byte_to_write_reg[6]
  -------------------------------------------------------------------
                         required time                        154.771    
                         arrival time                         -58.382    
  -------------------------------------------------------------------
                         slack                                 96.389    

Slack (MET) :             96.420ns  (required time - arrival time)
  Source:                 cur_state_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.559ns  (logic 0.431ns (12.111%)  route 3.128ns (87.889%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 154.459 - 150.000 ) 
    Source Clock Delay      (SCD):    4.755ns = ( 54.755 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.650    54.755    i_clk_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  cur_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.272    55.027 f  cur_state_reg[2]/Q
                         net (fo=51, routed)          2.003    57.030    cur_state[2]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.053    57.083 r  temp_byte_to_write[0]_i_3/O
                         net (fo=8, routed)           0.576    57.659    temp_byte_to_write[0]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.053    57.712 r  temp_byte_to_write[4]_i_2/O
                         net (fo=1, routed)           0.549    58.261    temp_byte_to_write[4]_i_2_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.053    58.314 r  temp_byte_to_write[4]_i_1/O
                         net (fo=1, routed)           0.000    58.314    temp_byte_to_write[4]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  temp_byte_to_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.537   154.459    i_clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  temp_byte_to_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.273   154.732    
                         clock uncertainty           -0.035   154.697    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.037   154.734    temp_byte_to_write_reg[4]
  -------------------------------------------------------------------
                         required time                        154.734    
                         arrival time                         -58.314    
  -------------------------------------------------------------------
                         slack                                 96.420    

Slack (MET) :             96.550ns  (required time - arrival time)
  Source:                 cur_state_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_en_reg/S
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.021ns  (logic 0.378ns (12.510%)  route 2.643ns (87.490%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.755ns = ( 54.755 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.650    54.755    i_clk_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  cur_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.272    55.027 r  cur_state_reg[2]/Q
                         net (fo=51, routed)          1.928    56.955    cur_state[2]
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.053    57.008 r  o_en_i_4/O
                         net (fo=2, routed)           0.411    57.418    o_en_i_4_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.053    57.471 r  o_en_i_1/O
                         net (fo=1, routed)           0.305    57.777    o_en_i_1_n_0
    SLICE_X1Y16          FDSE                                         r  o_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X1Y16          FDSE                                         r  o_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X1Y16          FDSE (Setup_fdse_C_S)       -0.365   154.327    o_en_reg
  -------------------------------------------------------------------
                         required time                        154.327    
                         arrival time                         -57.777    
  -------------------------------------------------------------------
                         slack                                 96.550    

Slack (MET) :             96.650ns  (required time - arrival time)
  Source:                 cur_state_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.324ns  (logic 0.431ns (12.967%)  route 2.893ns (87.033%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.755ns = ( 54.755 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.650    54.755    i_clk_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  cur_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.272    55.027 f  cur_state_reg[2]/Q
                         net (fo=51, routed)          2.003    57.030    cur_state[2]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.053    57.083 r  temp_byte_to_write[0]_i_3/O
                         net (fo=8, routed)           0.329    57.412    temp_byte_to_write[0]_i_3_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.053    57.465 r  temp_byte_to_write[0]_i_2/O
                         net (fo=1, routed)           0.561    58.026    temp_byte_to_write[0]_i_2_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.053    58.079 r  temp_byte_to_write[0]_i_1/O
                         net (fo=1, routed)           0.000    58.079    temp_byte_to_write[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.037   154.729    temp_byte_to_write_reg[0]
  -------------------------------------------------------------------
                         required time                        154.729    
                         arrival time                         -58.079    
  -------------------------------------------------------------------
                         slack                                 96.650    

Slack (MET) :             96.660ns  (required time - arrival time)
  Source:                 cur_state_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.313ns  (logic 0.431ns (13.009%)  route 2.882ns (86.991%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.755ns = ( 54.755 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.650    54.755    i_clk_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  cur_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.272    55.027 f  cur_state_reg[2]/Q
                         net (fo=51, routed)          2.003    57.030    cur_state[2]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.053    57.083 r  temp_byte_to_write[0]_i_3/O
                         net (fo=8, routed)           0.628    57.711    temp_byte_to_write[0]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.053    57.764 r  temp_byte_to_write[7]_i_2/O
                         net (fo=1, routed)           0.251    58.015    temp_byte_to_write[7]_i_2_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.053    58.068 r  temp_byte_to_write[7]_i_1/O
                         net (fo=1, routed)           0.000    58.068    temp_byte_to_write[7]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.036   154.728    temp_byte_to_write_reg[7]
  -------------------------------------------------------------------
                         required time                        154.728    
                         arrival time                         -58.068    
  -------------------------------------------------------------------
                         slack                                 96.660    

Slack (MET) :             96.660ns  (required time - arrival time)
  Source:                 cur_state_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_en_reg/CE
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.035ns  (logic 0.378ns (12.455%)  route 2.657ns (87.545%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.755ns = ( 54.755 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.650    54.755    i_clk_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  cur_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.272    55.027 r  cur_state_reg[2]/Q
                         net (fo=51, routed)          1.928    56.955    cur_state[2]
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.053    57.008 r  o_en_i_4/O
                         net (fo=2, routed)           0.342    57.350    o_en_i_4_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.053    57.403 r  o_en_i_2/O
                         net (fo=1, routed)           0.387    57.790    o_en_i_2_n_0
    SLICE_X1Y16          FDSE                                         r  o_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X1Y16          FDSE                                         r  o_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X1Y16          FDSE (Setup_fdse_C_CE)      -0.242   154.450    o_en_reg
  -------------------------------------------------------------------
                         required time                        154.450    
                         arrival time                         -57.790    
  -------------------------------------------------------------------
                         slack                                 96.660    

Slack (MET) :             96.727ns  (required time - arrival time)
  Source:                 num_bytes_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_bit_read_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        2.975ns  (logic 1.042ns (35.021%)  route 1.933ns (64.979%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 154.464 - 150.000 ) 
    Source Clock Delay      (SCD):    4.757ns = ( 54.757 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.652    54.757    i_clk_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  num_bytes_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.289    55.046 r  num_bytes_reg[2]/Q
                         net (fo=2, routed)           0.688    55.734    num_bytes[2]
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.157    55.891 r  cur_state[4]_i_17/O
                         net (fo=1, routed)           0.000    55.891    cur_state[4]_i_17_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    56.188 r  cur_state_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.188    cur_state_reg[4]_i_11_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    56.281 f  cur_state_reg[4]_i_8/CO[1]
                         net (fo=6, routed)           0.592    56.873    eqOp
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.153    57.026 r  counter_bit_read[3]_i_5/O
                         net (fo=1, routed)           0.240    57.266    counter_bit_read[3]_i_5_n_0
    SLICE_X5Y10          LUT4 (Prop_lut4_I0_O)        0.053    57.319 r  counter_bit_read[3]_i_2/O
                         net (fo=4, routed)           0.413    57.732    counter_bit_read[3]_i_2_n_0
    SLICE_X5Y10          FDRE                                         r  counter_bit_read_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.542   154.464    i_clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  counter_bit_read_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.273   154.737    
                         clock uncertainty           -0.035   154.702    
    SLICE_X5Y10          FDRE (Setup_fdre_C_CE)      -0.242   154.460    counter_bit_read_reg[3]
  -------------------------------------------------------------------
                         required time                        154.460    
                         arrival time                         -57.732    
  -------------------------------------------------------------------
                         slack                                 96.727    

Slack (MET) :             96.801ns  (required time - arrival time)
  Source:                 num_bytes_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_bit_read_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        2.930ns  (logic 1.042ns (35.563%)  route 1.888ns (64.437%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 154.464 - 150.000 ) 
    Source Clock Delay      (SCD):    4.757ns = ( 54.757 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.652    54.757    i_clk_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  num_bytes_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.289    55.046 r  num_bytes_reg[2]/Q
                         net (fo=2, routed)           0.688    55.734    num_bytes[2]
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.157    55.891 r  cur_state[4]_i_17/O
                         net (fo=1, routed)           0.000    55.891    cur_state[4]_i_17_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    56.188 r  cur_state_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.188    cur_state_reg[4]_i_11_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    56.281 f  cur_state_reg[4]_i_8/CO[1]
                         net (fo=6, routed)           0.592    56.873    eqOp
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.153    57.026 r  counter_bit_read[3]_i_5/O
                         net (fo=1, routed)           0.240    57.266    counter_bit_read[3]_i_5_n_0
    SLICE_X5Y10          LUT4 (Prop_lut4_I0_O)        0.053    57.319 r  counter_bit_read[3]_i_2/O
                         net (fo=4, routed)           0.368    57.687    counter_bit_read[3]_i_2_n_0
    SLICE_X6Y10          FDRE                                         r  counter_bit_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.542   154.464    i_clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  counter_bit_read_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.273   154.737    
                         clock uncertainty           -0.035   154.702    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.214   154.488    counter_bit_read_reg[0]
  -------------------------------------------------------------------
                         required time                        154.488    
                         arrival time                         -57.687    
  -------------------------------------------------------------------
                         slack                                 96.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 counter_read_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.245ns  (logic 0.135ns (55.027%)  route 0.110ns (44.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 52.165 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  counter_read_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[9]/Q
                         net (fo=2, routed)           0.110    51.845    counter_read[9]
    SLICE_X2Y14          LUT5 (Prop_lut5_I4_O)        0.028    51.873 r  o_address[9]_i_1/O
                         net (fo=1, routed)           0.000    51.873    o_address[9]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  o_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850    52.165    i_clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  o_address_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.524    51.641    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.093    51.734    o_address_reg[9]
  -------------------------------------------------------------------
                         required time                        -51.734    
                         arrival time                          51.873    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 counter_read_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.245ns  (logic 0.135ns (55.019%)  route 0.110ns (44.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 52.165 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  counter_read_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[15]/Q
                         net (fo=2, routed)           0.110    51.845    counter_read[15]
    SLICE_X2Y14          LUT5 (Prop_lut5_I4_O)        0.028    51.873 r  o_address[15]_i_2/O
                         net (fo=1, routed)           0.000    51.873    o_address[15]_i_2_n_0
    SLICE_X2Y14          FDRE                                         r  o_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850    52.165    i_clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  o_address_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.524    51.641    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.093    51.734    o_address_reg[15]
  -------------------------------------------------------------------
                         required time                        -51.734    
                         arrival time                          51.873    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 counter_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.232ns  (logic 0.135ns (58.195%)  route 0.097ns (41.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 52.165 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  counter_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[5]/Q
                         net (fo=2, routed)           0.097    51.832    counter_read[5]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.028    51.860 r  o_address[5]_i_1/O
                         net (fo=1, routed)           0.000    51.860    o_address[5]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  o_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850    52.165    i_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  o_address_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.526    51.639    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.068    51.707    o_address_reg[5]
  -------------------------------------------------------------------
                         required time                        -51.707    
                         arrival time                          51.860    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 counter_read_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.233ns  (logic 0.135ns (57.939%)  route 0.098ns (42.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 52.165 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  counter_read_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[8]/Q
                         net (fo=2, routed)           0.098    51.833    counter_read[8]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.028    51.861 r  o_address[8]_i_1/O
                         net (fo=1, routed)           0.000    51.861    o_address[8]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  o_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850    52.165    i_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  o_address_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.526    51.639    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.069    51.708    o_address_reg[8]
  -------------------------------------------------------------------
                         required time                        -51.708    
                         arrival time                          51.861    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 temp_byte_to_write_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_data_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.239ns  (logic 0.123ns (51.381%)  route 0.116ns (48.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 52.162 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  temp_byte_to_write_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.123    51.751 r  temp_byte_to_write_reg[6]/Q
                         net (fo=2, routed)           0.116    51.867    temp_byte_to_write[6]
    SLICE_X2Y17          FDRE                                         r  o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.847    52.162    i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  o_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.524    51.638    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.065    51.703    o_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -51.703    
                         arrival time                          51.867    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 counter_read_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.250ns  (logic 0.135ns (53.949%)  route 0.115ns (46.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 52.168 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  counter_read_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[6]/Q
                         net (fo=2, routed)           0.115    51.850    counter_read[6]
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.028    51.878 r  o_address[6]_i_1/O
                         net (fo=1, routed)           0.000    51.878    o_address[6]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  o_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.853    52.168    i_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  o_address_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.524    51.644    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.069    51.713    o_address_reg[6]
  -------------------------------------------------------------------
                         required time                        -51.713    
                         arrival time                          51.878    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 counter_bit_write_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_bit_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.266ns  (logic 0.137ns (51.496%)  route 0.129ns (48.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 52.163 - 50.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 51.626 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.628    51.626    i_clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  counter_bit_write_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.107    51.733 r  counter_bit_write_reg[0]/Q
                         net (fo=13, routed)          0.129    51.862    counter_bit_write[0]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.030    51.892 r  counter_bit_write[2]_i_1/O
                         net (fo=1, routed)           0.000    51.892    counter_bit_write[2]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  counter_bit_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.848    52.163    i_clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_bit_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.526    51.637    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.083    51.720    counter_bit_write_reg[2]
  -------------------------------------------------------------------
                         required time                        -51.720    
                         arrival time                          51.892    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 counter_read_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.267ns  (logic 0.135ns (50.539%)  route 0.132ns (49.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 52.168 - 50.000 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 51.629 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.631    51.629    i_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  counter_read_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.107    51.736 r  counter_read_reg[1]/Q
                         net (fo=2, routed)           0.132    51.868    counter_read[1]
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.028    51.896 r  o_address[1]_i_1/O
                         net (fo=1, routed)           0.000    51.896    o_address[1]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  o_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.853    52.168    i_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  o_address_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.524    51.644    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.068    51.712    o_address_reg[1]
  -------------------------------------------------------------------
                         required time                        -51.712    
                         arrival time                          51.896    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 counter_bit_write_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_bit_write_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.264ns  (logic 0.135ns (51.129%)  route 0.129ns (48.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 52.163 - 50.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 51.626 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.628    51.626    i_clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  counter_bit_write_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.107    51.733 r  counter_bit_write_reg[0]/Q
                         net (fo=13, routed)          0.129    51.862    counter_bit_write[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.028    51.890 r  counter_bit_write[1]_i_1/O
                         net (fo=1, routed)           0.000    51.890    counter_bit_write[1]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  counter_bit_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.848    52.163    i_clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_bit_write_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.526    51.637    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.068    51.705    counter_bit_write_reg[1]
  -------------------------------------------------------------------
                         required time                        -51.705    
                         arrival time                          51.890    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cur_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.269ns  (logic 0.135ns (50.196%)  route 0.134ns (49.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 52.165 - 50.000 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 51.627 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.629    51.627    i_clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.107    51.734 r  cur_state_reg[0]/Q
                         net (fo=52, routed)          0.134    51.868    cur_state[0]
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.028    51.896 r  temp_state[0]_i_1/O
                         net (fo=1, routed)           0.000    51.896    temp_state[0]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  temp_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850    52.165    i_clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  temp_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.527    51.638    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.068    51.706    temp_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -51.706    
                         arrival time                          51.896    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         100.000     98.400     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X6Y10    counter_bit_read_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X4Y15    counter_bit_write_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X6Y11    num_bytes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X2Y17    o_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X2Y17    o_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X2Y17    o_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X2Y17    o_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X6Y11    num_bytes_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X6Y11    num_bytes_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X6Y10    counter_bit_read_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y15    counter_bit_write_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X2Y17    o_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X2Y17    o_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X2Y17    o_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X2Y17    o_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X2Y17    o_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X2Y17    o_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X2Y17    o_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X2Y17    o_data_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X6Y10    counter_bit_read_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X6Y10    counter_bit_read_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X6Y10    counter_bit_read_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X5Y10    counter_bit_read_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X1Y14    counter_read_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X1Y14    counter_read_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X1Y14    counter_read_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X1Y14    counter_read_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X1Y15    counter_read_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X1Y15    counter_read_reg[14]/C



