-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
-- Date        : Tue May 02 13:02:35 2017
-- Host        : AQ-327NI08 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim {v:/EECS 700-FPGA/New
--               folder/project_1/project_1.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_funcsim.vhdl}
-- Design      : microblaze_mcs_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[9]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[9]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_447 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[8]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_447 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_447;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_447 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[8]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_451 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[7]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_451 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_451;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_451 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[7]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_455 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[6]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_455 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_455;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_455 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[6]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_459 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[5]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_459 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_459;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_459 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[5]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_463 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[4]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_463 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_463;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_463 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[4]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_467 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[3]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_467 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_467;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_467 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[3]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_471 is
  port (
    EX_Op2 : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    writing_reg : in STD_LOGIC;
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    ALU_Result : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_471 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_471;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_471 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => writing_reg,
      I1 => M_BE(0),
      I2 => ALU_Result,
      O => WEB(0)
    );
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => writing_reg,
      I1 => M_BE(1),
      I2 => ALU_Result,
      O => WEB(1)
    );
\Using_B36_S18.The_BRAMs[1].RAMB36_I1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => writing_reg,
      I1 => M_BE(2),
      I2 => ALU_Result,
      O => WEB(2)
    );
\Using_B36_S18.The_BRAMs[1].RAMB36_I1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => writing_reg,
      I1 => M_BE(3),
      I2 => ALU_Result,
      O => WEB(3)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => EX_Op2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_475 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_475 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_475;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_475 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_479 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[2]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_479 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_479;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_479 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[2]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_483 is
  port (
    Op2 : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_483 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_483;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_483 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => Op2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_487 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_487 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_487;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_487 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_491 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_491 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_491;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_491 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_495 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_495 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_495;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_495 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_499 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_499 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_499;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_499 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_503 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_503 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_503;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_503 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_507 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_507 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_507;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_507 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_511 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_511 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_511;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_511 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_515 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_515 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_515;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_515 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_519 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_519 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_519;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_519 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_523 is
  port (
    lmb_reg_write_reg : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[1]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_523 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_523;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_523 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[1]\,
      Q => lmb_reg_write_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_527 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_527 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_527;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_527 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_531 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_531 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_531;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_531 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_535 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_535 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_535;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_535 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_539 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_539 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_539;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_539 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_543 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_543 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_543;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_543 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[15]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_547 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[14]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_547 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_547;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_547 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[14]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_551 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[13]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_551 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_551;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_551 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[13]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_555 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[12]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_555 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_555;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_555 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[12]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_559 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[11]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_559 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_559;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_559 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[11]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_563 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[10]\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_563 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_563;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_563 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[10]\,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDE_567 is
  port (
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    \No_ECC.Sl_Rdy_reg\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[0]\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ALU_Result : in STD_LOGIC;
    POR_FF_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDE_567 : entity is "MB_FDE";
end microblaze_mcs_0_MB_FDE_567;

architecture STRUCTURE of microblaze_mcs_0_MB_FDE_567 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\No_ECC.Sl_Rdy_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ALU_Result,
      I1 => POR_FF_I,
      O => \No_ECC.Sl_Rdy_reg\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => \Size_17to32.imm_Reg_reg[0]\,
      Q => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDR is
  port (
    \Size_17to32.imm_Reg_reg[15]\ : out STD_LOGIC;
    PC_Incr : out STD_LOGIC;
    S : out STD_LOGIC;
    S1_out : out STD_LOGIC;
    S3_out : out STD_LOGIC;
    Unsigned_Op_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_Store_i2 : out STD_LOGIC;
    mul_Executing0 : out STD_LOGIC;
    inHibit_EX1 : out STD_LOGIC;
    pc_write_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    d_AS_I17_out : out STD_LOGIC;
    ex_Valid_reg : out STD_LOGIC;
    R_0 : out STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    byte_i14_out : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    Select_Logic0 : out STD_LOGIC;
    nonvalid_IFetch_n_reg : out STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : out STD_LOGIC;
    mtsmsr_write_i_reg : out STD_LOGIC;
    using_Imm_reg : out STD_LOGIC;
    mbar_hold_I_reg : out STD_LOGIC;
    missed_IFetch_reg : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    select_ALU_Carry_reg : out STD_LOGIC;
    Compare_Instr_reg : out STD_LOGIC;
    write_Reg_reg : out STD_LOGIC;
    is_swx_I_reg : out STD_LOGIC;
    write_Carry_I_reg : out STD_LOGIC;
    Sext16_reg : out STD_LOGIC;
    Sext8_reg : out STD_LOGIC;
    load_Store_i_reg : out STD_LOGIC;
    swx_ready_reg : out STD_LOGIC;
    is_lwx_I_reg : out STD_LOGIC;
    writing_reg : out STD_LOGIC;
    doublet_i_reg : out STD_LOGIC;
    byte_i_reg : out STD_LOGIC;
    R : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D1_in : in STD_LOGIC;
    D0_in : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    mbar_hold_I_reg_0 : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    missed_IFetch : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.take_Intr_2nd_Phase_reg_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    mbar_sleep_reg : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    mul_Executing_reg_0 : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\ : in STD_LOGIC;
    lmb_reg_write_reg : in STD_LOGIC;
    load_Store_i : in STD_LOGIC;
    inHibit_EX : in STD_LOGIC;
    lmb_reg_write : in STD_LOGIC;
    lmb_reg_read_Q : in STD_LOGIC;
    \No_ECC.lmb_as_reg\ : in STD_LOGIC;
    swx_ready : in STD_LOGIC;
    lmb_reg_read_Q_reg : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_8\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_9\ : in STD_LOGIC;
    jump2_I_reg : in STD_LOGIC;
    CI64_in : in STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    nonvalid_IFetch_n_reg_0 : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_10\ : in STD_LOGIC;
    mtsmsr_write_i_reg_0 : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_11\ : in STD_LOGIC;
    Use_Imm_Reg : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_12\ : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_13\ : in STD_LOGIC;
    select_ALU_Carry_reg_0 : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_14\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_15\ : in STD_LOGIC;
    I214_out : in STD_LOGIC;
    is_swx_I_reg_0 : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_16\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_17\ : in STD_LOGIC;
    write_Carry_I_reg_0 : in STD_LOGIC;
    Sext16_reg_0 : in STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC;
    Sext8_reg_0 : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_18\ : in STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg_0\ : in STD_LOGIC;
    is_lwx_I : in STD_LOGIC;
    is_lwx_I0 : in STD_LOGIC;
    Doublet : in STD_LOGIC;
    Byte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDR : entity is "MB_FDR";
end microblaze_mcs_0_MB_FDR;

architecture STRUCTURE of microblaze_mcs_0_MB_FDR is
  signal Compare_Instr_i_3_n_0 : STD_LOGIC;
  signal S98_out : STD_LOGIC;
  signal \^size_17to32.imm_reg_reg[15]\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2_n_0\ : STD_LOGIC;
  signal Write_DCache_I : STD_LOGIC;
  signal \^byte_i14_out\ : STD_LOGIC;
  signal ex_Valid_i_2_n_0 : STD_LOGIC;
  signal is_swx_I : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Compare_Instr_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Result_Sel[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Size_17to32.imm_Reg[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of Unsigned_Op_i_1 : label is "soft_lutpair31";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__16\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__9\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Using_FPGA.set_BIP_I_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Using_FPGA.take_Intr_2nd_Phase_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of doublet_Read_i_i_2 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of mbar_first_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of missed_IFetch_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of mtsmsr_write_i_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of swx_ready_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of write_Carry_I_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of write_Reg_i_5 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of writing_i_1 : label is "soft_lutpair32";
begin
  \Size_17to32.imm_Reg_reg[15]\ <= \^size_17to32.imm_reg_reg[15]\;
  byte_i14_out <= \^byte_i14_out\;
Compare_Instr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => Compare_Instr,
      I1 => mul_Executing_reg,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_14\,
      I3 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\,
      I5 => Compare_Instr_i_3_n_0,
      O => Compare_Instr_reg
    );
Compare_Instr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => mul_Executing_reg,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => \out\(0),
      O => Compare_Instr_i_3_n_0
    );
\Result_Sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => mul_Executing_reg,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => \out\(0),
      O => SR(0)
    );
Select_Logic_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_8\,
      O => Select_Logic0
    );
Sext16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => Sext16_reg_0,
      I1 => mul_Executing_reg,
      I2 => Imm_Value(0),
      I3 => Imm_Value(1),
      I4 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      I5 => \Synchronize.use_sync_reset.sync_reg[2]_0\,
      O => Sext16_reg
    );
Sext8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => Sext8_reg_0,
      I1 => mul_Executing_reg,
      I2 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      I3 => Imm_Value(0),
      I4 => Imm_Value(1),
      I5 => \Synchronize.use_sync_reset.sync_reg[2]_0\,
      O => Sext8_reg
    );
\Size_17to32.imm_Reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^size_17to32.imm_reg_reg[15]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I2 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => E(0)
    );
Unsigned_Op_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => mul_Executing_reg,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \out\(0),
      O => Unsigned_Op_reg
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_i_2_n_0\,
      Q => \^size_17to32.imm_reg_reg[15]\,
      R => R
    );
\Using_FPGA.Native_I1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_Executing_reg,
      I1 => \Using_FPGA.Native_6\,
      O => S1_out
    );
\Using_FPGA.Native_I1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_Executing_reg,
      I1 => \Using_FPGA.Native_7\,
      O => S3_out
    );
\Using_FPGA.Native_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAABBBBBBBB"
    )
        port map (
      I0 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => S98_out,
      I1 => \Using_FPGA.Native_9\,
      I2 => mul_Executing_reg,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_10\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_13\,
      I5 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => \Using_FPGA.Native_3\
    );
\Using_FPGA.Native_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I1 => inHibit_EX,
      I2 => \Using_FPGA.Native_8\,
      O => R_0
    );
\Using_FPGA.Native_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => mbar_hold_I_reg_0,
      I1 => ex_Valid,
      I2 => \^size_17to32.imm_reg_reg[15]\,
      I3 => \Using_FPGA.Native_5\,
      I4 => missed_IFetch,
      O => PC_Incr
    );
\Using_FPGA.Native_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^size_17to32.imm_reg_reg[15]\,
      I1 => \Using_FPGA.Native_5\,
      O => S
    );
\Using_FPGA.Native_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^size_17to32.imm_reg_reg[15]\,
      I1 => jump2_I_reg,
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => load_Store_i2
    );
\Using_FPGA.Native_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Using_FPGA.Native_8\,
      I1 => mul_Executing_reg_0,
      O => pc_write_I
    );
\Using_FPGA.Native_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => D1_in,
      I1 => D0_in,
      I2 => \Using_FPGA.Native_4\,
      O => \Using_FPGA.Native_i_2_n_0\
    );
\Using_FPGA.Native_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBBBBBBBB"
    )
        port map (
      I0 => \Using_FPGA.take_Intr_2nd_Phase_reg_1\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_8\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_9\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.set_BIP_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020222"
    )
        port map (
      I0 => \Using_FPGA.set_BIP_I_reg_0\,
      I1 => \out\(0),
      I2 => mul_Executing_reg,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_10\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => \Using_FPGA.set_BIP_I_reg\
    );
\Using_FPGA.take_Intr_2nd_Phase_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      O => inHibit_EX1
    );
\Using_LWX_SWX_instr.reservation_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777777777777F"
    )
        port map (
      I0 => load_Store_i,
      I1 => ex_Valid,
      I2 => mul_Executing_reg,
      I3 => lmb_reg_write,
      I4 => lmb_reg_read_Q,
      I5 => \No_ECC.lmb_as_reg\,
      O => \Using_LWX_SWX_instr.reservation_reg\
    );
byte_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000222E"
    )
        port map (
      I0 => Byte,
      I1 => mul_Executing_reg,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\,
      I4 => \^byte_i14_out\,
      I5 => \out\(0),
      O => byte_i_reg
    );
d_AS_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \out\(0),
      I1 => mul_Executing_reg,
      I2 => S98_out,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I5 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => d_AS_I17_out
    );
doublet_Read_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mul_Executing_reg,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      O => \^byte_i14_out\
    );
doublet_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
        port map (
      I0 => Doublet,
      I1 => mul_Executing_reg,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      I4 => \^byte_i14_out\,
      I5 => \out\(0),
      O => doublet_i_reg
    );
ex_Valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEA00EAEAEA"
    )
        port map (
      I0 => ex_Valid_i_2_n_0,
      I1 => lmb_reg_write_reg,
      I2 => load_Store_i,
      I3 => mul_Executing_reg,
      I4 => S98_out,
      I5 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => ex_Valid_reg
    );
ex_Valid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => \^size_17to32.imm_reg_reg[15]\,
      I1 => jump2_I_reg,
      I2 => CI64_in,
      I3 => mul_Executing,
      I4 => mul_Executing_reg,
      O => ex_Valid_i_2_n_0
    );
is_lwx_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => is_lwx_I,
      I1 => mul_Executing_reg,
      I2 => is_lwx_I0,
      I3 => is_swx_I,
      O => is_lwx_I_reg
    );
is_lwx_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFEAAAA"
    )
        port map (
      I0 => \out\(0),
      I1 => swx_ready,
      I2 => lmb_reg_read_Q_reg,
      I3 => \No_ECC.lmb_as_reg\,
      I4 => load_Store_i,
      I5 => mul_Executing_reg,
      O => is_swx_I
    );
is_swx_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => is_swx_I_reg_0,
      I1 => mul_Executing_reg,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I3 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_16\,
      I5 => is_swx_I,
      O => is_swx_I_reg
    );
load_Store_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEE2222"
    )
        port map (
      I0 => load_Store_i,
      I1 => mul_Executing_reg,
      I2 => \Using_FPGA.Native_8\,
      I3 => inHibit_EX,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_18\,
      I5 => is_swx_I,
      O => load_Store_i_reg
    );
mbar_first_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00000200"
    )
        port map (
      I0 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I2 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I3 => mul_Executing_reg,
      I4 => S98_out,
      I5 => mbar_sleep_reg,
      O => mul_Executing0
    );
mbar_first_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Using_FPGA.Native_8\,
      I1 => inHibit_EX,
      O => S98_out
    );
mbar_hold_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003000000030AA"
    )
        port map (
      I0 => mbar_hold_I_reg_0,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_12\,
      I3 => mul_Executing_reg,
      I4 => \out\(0),
      I5 => mul_Executing_reg_0,
      O => mbar_hold_I_reg
    );
missed_IFetch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707F7070"
    )
        port map (
      I0 => lmb_as,
      I1 => Sl_Rdy,
      I2 => missed_IFetch,
      I3 => mul_Executing_reg_0,
      I4 => \Using_FPGA.Native_8\,
      O => missed_IFetch_reg
    );
mtsmsr_write_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000003AA"
    )
        port map (
      I0 => mtsmsr_write_i_reg_0,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_11\,
      I3 => mul_Executing_reg,
      I4 => \out\(0),
      O => mtsmsr_write_i_reg
    );
nonvalid_IFetch_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF11FFFFF0F0F0F0"
    )
        port map (
      I0 => \^size_17to32.imm_reg_reg[15]\,
      I1 => inHibit_EX,
      I2 => LMB_Ready,
      I3 => mul_Executing_reg_0,
      I4 => \Using_FPGA.Native_8\,
      I5 => nonvalid_IFetch_n_reg_0,
      O => nonvalid_IFetch_n_reg
    );
select_ALU_Carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030A0A"
    )
        port map (
      I0 => select_ALU_Carry_reg_0,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I2 => \out\(0),
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I4 => mul_Executing_reg,
      O => select_ALU_Carry_reg
    );
swx_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \Using_LWX_SWX_instr.reservation_reg_0\,
      I1 => is_swx_I_reg_0,
      I2 => \out\(0),
      I3 => mul_Executing_reg,
      O => swx_ready_reg
    );
using_Imm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => Use_Imm_Reg,
      I1 => mul_Executing_reg,
      I2 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => S98_out,
      I5 => \out\(0),
      O => using_Imm_reg
    );
write_Carry_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001F0010"
    )
        port map (
      I0 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_17\,
      I2 => mul_Executing_reg,
      I3 => \out\(0),
      I4 => write_Carry_I_reg_0,
      O => write_Carry_I_reg
    );
write_Reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80FFFFAA800000"
    )
        port map (
      I0 => \Synchronize.use_sync_reset.sync_reg[2]\,
      I1 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_15\,
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I4 => Write_DCache_I,
      I5 => I214_out,
      O => write_Reg_reg
    );
write_Reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_Executing_reg,
      I1 => \out\(0),
      O => Write_DCache_I
    );
writing_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_8\,
      O => writing_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDRSE is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDRSE : entity is "MB_FDRSE";
end microblaze_mcs_0_MB_FDRSE;

architecture STRUCTURE of microblaze_mcs_0_MB_FDRSE is
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \Using_FPGA.Native_0\,
      R => \Using_FPGA.take_Intr_2nd_Phase_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDRSE_570 is
  port (
    MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    \Using_FPGA.enable_Interrupts_I_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDRSE_570 : entity is "MB_FDRSE";
end microblaze_mcs_0_MB_FDRSE_570;

architecture STRUCTURE of microblaze_mcs_0_MB_FDRSE_570 is
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.enable_Interrupts_I_reg\,
      Q => MSR(0),
      R => \Synchronize.use_sync_reset.sync_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDRSE_571 is
  port (
    MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_0 : out STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDRSE_571 : entity is "MB_FDRSE";
end microblaze_mcs_0_MB_FDRSE_571;

architecture STRUCTURE of microblaze_mcs_0_MB_FDRSE_571 is
  signal \^msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  MSR(0) <= \^msr\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \^msr\(0),
      R => \Synchronize.use_sync_reset.sync_reg[2]\
    );
\Using_FPGA.Native_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^msr\(0),
      I1 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      I2 => \Using_FPGA.Native_1\,
      O => I3_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDRSE_572 is
  port (
    MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : out STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    PC_OF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDRSE_572 : entity is "MB_FDRSE";
end microblaze_mcs_0_MB_FDRSE_572;

architecture STRUCTURE of microblaze_mcs_0_MB_FDRSE_572 is
  signal \^msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  MSR(0) <= \^msr\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.set_BIP_I_reg\,
      Q => \^msr\(0),
      R => MSR_Rst
    );
\Using_FPGA.Native_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^msr\(0),
      I1 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      I2 => PC_OF,
      O => I3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDS is
  port (
    mbar_is_sleep_reg : out STD_LOGIC;
    S_0 : out STD_LOGIC;
    R : in STD_LOGIC;
    D0_in : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDS : entity is "MB_FDS";
end microblaze_mcs_0_MB_FDS;

architecture STRUCTURE of microblaze_mcs_0_MB_FDS is
  signal \^mbar_is_sleep_reg\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  mbar_is_sleep_reg <= \^mbar_is_sleep_reg\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => D0_in,
      Q => \^mbar_is_sleep_reg\,
      S => R
    );
\Using_FPGA.Native_I2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mbar_is_sleep_reg\,
      I1 => mul_Executing_reg,
      O => S_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE is
  port (
    Reg_Test_Equal : out STD_LOGIC;
    R_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    Reg_Test_Equal_i : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => Reg_Test_Equal_i,
      Q => Reg_Test_Equal,
      S => R_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_387 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_387 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_387;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_387 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_392 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_392 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_392;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_392 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_397 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_397 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_397;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_397 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_402 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_402 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_402;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_402 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_407 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_407 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_407;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_407 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_412 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_412 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_412;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_412 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_417 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_417 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_417;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_417 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_422 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_422 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_422;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_422 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_427 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_427 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_427;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_427 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_432 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_432 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_432;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_432 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDSE_437 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDSE_437 : entity is "MB_FDSE";
end microblaze_mcs_0_MB_FDSE_437;

architecture STRUCTURE of microblaze_mcs_0_MB_FDSE_437 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => ADDRA(0),
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDS_22 is
  port (
    mbar_is_sleep_reg : out STD_LOGIC;
    R : in STD_LOGIC;
    O : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDS_22 : entity is "MB_FDS";
end microblaze_mcs_0_MB_FDS_22;

architecture STRUCTURE of microblaze_mcs_0_MB_FDS_22 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => O,
      Q => mbar_is_sleep_reg,
      S => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_FDS_24 is
  port (
    mbar_is_sleep_reg : out STD_LOGIC;
    R : in STD_LOGIC;
    O : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_FDS_24 : entity is "MB_FDS";
end microblaze_mcs_0_MB_FDS_24;

architecture STRUCTURE of microblaze_mcs_0_MB_FDS_24 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => O,
      Q => mbar_is_sleep_reg,
      S => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT2 is
  port (
    sel_LSB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Byte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT2 : entity is "MB_LUT2";
end microblaze_mcs_0_MB_LUT2;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT2 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Byte,
      O => sel_LSB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT3 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Imm_Value : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT3 : entity is "MB_LUT3";
end microblaze_mcs_0_MB_LUT3;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT3 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\(0),
      I1 => D(0),
      I2 => Imm_Value(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT3__parameterized1\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT3__parameterized1\ : entity is "MB_LUT3";
end \microblaze_mcs_0_MB_LUT3__parameterized1\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT3__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT3__parameterized11\ is
  port (
    S : out STD_LOGIC;
    Carry_In : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT3__parameterized11\ : entity is "MB_LUT3";
end \microblaze_mcs_0_MB_LUT3__parameterized11\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT3__parameterized11\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"00"
    )
        port map (
      I0 => Carry_In,
      I1 => Carry_In,
      I2 => '1',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT3__parameterized13\ is
  port (
    sel_LSB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Byte : in STD_LOGIC;
    Doublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT3__parameterized13\ : entity is "MB_LUT3";
end \microblaze_mcs_0_MB_LUT3__parameterized13\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT3__parameterized13\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Byte,
      I2 => Doublet,
      O => sel_LSB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT3__parameterized3\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_Addr_I_reg[4]\ : in STD_LOGIC;
    ex_Valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT3__parameterized3\ : entity is "MB_LUT3";
end \microblaze_mcs_0_MB_LUT3__parameterized3\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT3__parameterized3\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => Reg1_Addr(0),
      I1 => \write_Addr_I_reg[4]\,
      I2 => ex_Valid,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT3__parameterized5\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_Addr_I_reg[4]\ : in STD_LOGIC;
    ex_Valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT3__parameterized5\ : entity is "MB_LUT3";
end \microblaze_mcs_0_MB_LUT3__parameterized5\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT3__parameterized5\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => Imm_Value(0),
      I1 => \write_Addr_I_reg[4]\,
      I2 => ex_Valid,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT3__parameterized7\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT3__parameterized7\ : entity is "MB_LUT3";
end \microblaze_mcs_0_MB_LUT3__parameterized7\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT3__parameterized7\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \Using_FPGA.Native_1\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT3__parameterized9\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT3__parameterized9\ : entity is "MB_LUT3";
end \microblaze_mcs_0_MB_LUT3__parameterized9\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT3__parameterized9\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \Using_FPGA.Native_1\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT4 is
  port (
    I3 : out STD_LOGIC;
    \No_ECC.lmb_as_reg\ : in STD_LOGIC;
    I190_in : in STD_LOGIC;
    I214_out : in STD_LOGIC;
    \write_Addr_I_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT4 : entity is "MB_LUT4";
end microblaze_mcs_0_MB_LUT4;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT4 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \No_ECC.lmb_as_reg\,
      I1 => I190_in,
      I2 => I214_out,
      I3 => \write_Addr_I_reg[2]\,
      O => I3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized1\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    I179_in : in STD_LOGIC;
    load_Store_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized1\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized1\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => mul_Executing,
      I1 => I179_in,
      I2 => load_Store_i,
      I3 => '0',
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized11\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Reg1_Addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_Addr_I_reg[2]\ : in STD_LOGIC;
    \write_Addr_I_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized11\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized11\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized11\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Reg1_Addr(1),
      I1 => Reg1_Addr(0),
      I2 => \write_Addr_I_reg[2]\,
      I3 => \write_Addr_I_reg[3]\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized13\ is
  port (
    Res_Forward1 : out STD_LOGIC;
    \write_Addr_I_reg[0]\ : in STD_LOGIC;
    \write_Addr_I_reg[2]\ : in STD_LOGIC;
    \write_Addr_I_reg[4]\ : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized13\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized13\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized13\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \write_Addr_I_reg[0]\,
      I1 => \write_Addr_I_reg[2]\,
      I2 => \write_Addr_I_reg[4]\,
      I3 => I3,
      O => Res_Forward1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized15\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_Addr_I_reg[0]\ : in STD_LOGIC;
    \write_Addr_I_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized15\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized15\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized15\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Imm_Value(1),
      I1 => Imm_Value(0),
      I2 => \write_Addr_I_reg[0]\,
      I3 => \write_Addr_I_reg[1]\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized17\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_Addr_I_reg[2]\ : in STD_LOGIC;
    \write_Addr_I_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized17\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized17\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized17\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Imm_Value(1),
      I1 => Imm_Value(0),
      I2 => \write_Addr_I_reg[2]\,
      I3 => \write_Addr_I_reg[3]\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized19\ is
  port (
    Res_Forward2 : out STD_LOGIC;
    \write_Addr_I_reg[0]\ : in STD_LOGIC;
    \write_Addr_I_reg[2]\ : in STD_LOGIC;
    \write_Addr_I_reg[4]\ : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized19\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized19\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized19\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \write_Addr_I_reg[0]\,
      I1 => \write_Addr_I_reg[2]\,
      I2 => \write_Addr_I_reg[4]\,
      I3 => I3,
      O => Res_Forward2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized21\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized21\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized21\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized21\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F0"
    )
        port map (
      I0 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I3 => '0',
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized23\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized23\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized23\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized23\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ex_Valid,
      I1 => '0',
      I2 => '0',
      I3 => \Using_FPGA.Native_1\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized25\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    ex_Valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized25\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized25\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized25\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_1\,
      I2 => ex_Valid,
      I3 => '0',
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized27\ is
  port (
    S : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 0 );
    Compare_Instr_reg : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized27\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized27\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized27\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA0A"
    )
        port map (
      I0 => Op2,
      I1 => ALU_Op(0),
      I2 => Compare_Instr_reg,
      I3 => I3,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_101\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_101\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_101\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_101\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_104\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_104\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_104\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_104\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_107\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_107\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_107\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_107\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_110\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_110\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_110\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_110\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_113\ is
  port (
    I1 : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_113\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_113\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_113\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => EX_Op2,
      I1 => Op1_Logic,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_116\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_116\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_116\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_116\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_119\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_119\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_119\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_119\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_122\ is
  port (
    I1 : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_122\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_122\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_122\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => Op2,
      I1 => Op1_Shift,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_125\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_125\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_125\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_125\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Shifted,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_128\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_128\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_128\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_128\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_131\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_131\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_131\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_131\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_134\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_134\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_134\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_134\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_137\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_137\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_137\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_137\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_140\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_140\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_140\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_140\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_143\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_143\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_143\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_143\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_146\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_146\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_146\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_146\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_149\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_149\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_149\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_149\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_152\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_152\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_152\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_152\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_155\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_155\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_155\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_155\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_158\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_158\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_158\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_158\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_161\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_161\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_161\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_161\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_164\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_164\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_164\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_164\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_167\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_167\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_167\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_167\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_170\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_170\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_170\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_170\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_173\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_173\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_173\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_173\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_176\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_176\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_176\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_176\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_179\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_179\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_179\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_179\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_182\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_182\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_182\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_182\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_185\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_185\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_185\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_185\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_95\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_95\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_95\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_95\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized29_98\ is
  port (
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized29_98\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized29_98\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized29_98\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Q(0),
      I3 => Q(1),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized3\ is
  port (
    DI : out STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    I179_in : in STD_LOGIC;
    load_Store_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized3\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized3\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized3\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => mul_Executing,
      I1 => I179_in,
      I2 => load_Store_i,
      I3 => '0',
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_102\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_102\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_102\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_102\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_105\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_105\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_105\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_105\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_108\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_108\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_108\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_108\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_111\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_111\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_111\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_111\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_114\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_114\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_114\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_114\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Op1_Logic,
      I2 => '0',
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_117\ is
  port (
    I0 : out STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_117\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_117\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_117\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => Op1_Shift,
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_120\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_120\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_120\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_120\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_123\ is
  port (
    I0 : out STD_LOGIC;
    Shifted : in STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_123\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_123\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_123\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => Shifted,
      I1 => Op1_Shift,
      I2 => '0',
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_126\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_126\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_126\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_126\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Shifted,
      I2 => '0',
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_129\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_129\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_129\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_129\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_132\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_132\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_132\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_132\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_135\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_135\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_135\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_135\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_138\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_138\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_138\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_138\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_141\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_141\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_141\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_141\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_144\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_144\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_144\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_144\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext8_reg,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_147\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_147\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_147\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_147\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext8_reg,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_150\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_150\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_150\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_150\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext8_reg,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_153\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_153\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_153\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_153\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_156\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_156\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_156\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_156\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext8_reg,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_159\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_159\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_159\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_159\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext8_reg,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_162\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_162\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_162\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_162\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext8_reg,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_165\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_165\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_165\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_165\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext8_reg,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_168\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_168\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_168\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_168\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_171\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_171\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_171\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_171\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_174\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_174\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_174\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_174\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_177\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_177\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_177\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_177\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_180\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_180\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_180\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_180\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_183\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_183\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_183\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_183\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_186\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_186\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_186\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_186\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_96\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_96\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_96\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_96\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized31_99\ is
  port (
    I0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized31_99\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized31_99\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized31_99\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_220\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_220\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_220\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_220\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_222\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_222\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_222\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_222\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_224\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_224\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_224\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_224\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_226\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_226\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_226\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_226\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_228\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_228\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_228\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_228\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_230\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_230\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_230\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_230\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_232\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_Result : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_232\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_232\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_232\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ALU_Result,
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_234\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_234\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_234\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_234\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => \Using_FPGA.Native_0\,
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_236\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_236\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_236\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_236\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_238\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_238\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_238\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_238\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_240\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_240\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_240\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_240\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_242\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_242\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_242\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_242\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_244\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_244\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_244\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_244\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_246\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_246\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_246\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_246\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_248\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_248\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_248\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_248\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_250\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_250\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_250\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_250\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_252\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_252\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_252\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_252\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_254\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_254\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_254\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_254\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_256\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_256\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_256\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_256\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_258\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_258\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_258\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_258\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_260\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_260\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_260\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_260\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => ADDRB(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_262\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_262\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_262\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_262\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_264\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_264\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_264\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_264\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_266\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_266\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_266\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_266\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_268\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_268\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_268\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_268\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_270\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_270\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_270\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_270\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_272\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_272\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_272\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_272\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_274\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_274\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_274\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_274\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_276\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_276\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_276\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_276\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_278\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_278\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_278\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_278\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => BRAM_Addr_B(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized33_280\ is
  port (
    I4 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized33_280\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized33_280\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized33_280\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Result_Sel_reg[1]\(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35\ is
  port (
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => DI,
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_391\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_391\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_391\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_391\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_396\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_396\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_396\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_396\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_401\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_401\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_401\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_401\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_406\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_406\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_406\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_406\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_411\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_411\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_411\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_411\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_416\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_416\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_416\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_416\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_421\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_421\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_421\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_421\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_426\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_426\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_426\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_426\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_431\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_431\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_431\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_431\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized35_436\ is
  port (
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized35_436\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized35_436\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized35_436\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_389\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_389\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_389\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_389\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_394\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_394\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_394\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_394\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_399\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_399\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_399\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_399\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_404\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_404\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_404\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_404\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_409\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_409\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_409\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_409\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_414\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_414\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_414\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_414\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_419\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_419\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_419\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_419\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_424\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_424\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_424\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_424\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_429\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_429\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_429\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_429\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized37_434\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized37_434\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized37_434\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized37_434\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => I0,
      I1 => ADDRB(0),
      I2 => Jump,
      I3 => '0',
      O => ADDRA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized5\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized5\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized5\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized5\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => D(1),
      I1 => D(0),
      I2 => I2,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized7\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I210_in : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized7\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized7\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized7\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => D(1),
      I1 => D(0),
      I2 => I210_in,
      I3 => I2,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT4__parameterized9\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Reg1_Addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_Addr_I_reg[0]\ : in STD_LOGIC;
    \write_Addr_I_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT4__parameterized9\ : entity is "MB_LUT4";
end \microblaze_mcs_0_MB_LUT4__parameterized9\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT4__parameterized9\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Reg1_Addr(1),
      I1 => Reg1_Addr(0),
      I2 => \write_Addr_I_reg[0]\,
      I3 => \write_Addr_I_reg[1]\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_444 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_444 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_444;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_444 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_448 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_448 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_448;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_448 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_452 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_452 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_452;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_452 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_456 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_456 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_456;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_456 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_460 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_460 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_460;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_460 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_464 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_464 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_464;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_464 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_468 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_468 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_468;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_468 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_472 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_472 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_472;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_472 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_476 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_476 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_476;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_476 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_480 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_480 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_480;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_480 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => I3,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_484 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_484 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_484;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_484 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => I3_0,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_488 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_488 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_488;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_488 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_492 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_492 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_492;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_492 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_496 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_496 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_496;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_496 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_500 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_500 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_500;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_500 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_504 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    PC_OF : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_504 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_504;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_504 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => PC_OF,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_508 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_508 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_508;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_508 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_512 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_512 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_512;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_512 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_516 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_516 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_516;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_516 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_520 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_520 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_520;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_520 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_524 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_524 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_524;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_524 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_528 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_528 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_528;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_528 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_532 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_532 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_532;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_532 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_536 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_536 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_536;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_536 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_540 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_540 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_540;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_540 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_544 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_544 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_544;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_544 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_548 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_548 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_548;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_548 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_552 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_552 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_552;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_552 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_556 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_556 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_556;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_556 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_560 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_560 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_560;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_560 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_LUT6_2_564 is
  port (
    D0_out : out STD_LOGIC;
    D : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_LUT6_2_564 : entity is "MB_LUT6_2";
end microblaze_mcs_0_MB_LUT6_2_564;

architecture STRUCTURE of microblaze_mcs_0_MB_LUT6_2_564 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => \Result_Sel_reg[1]\,
      I2 => Res_Forward1,
      I3 => \Using_FPGA.Native_0\,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D0_out,
      O6 => D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_606\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_606\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_606\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_606\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_608\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_608\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_608\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_608\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_610\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_610\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_610\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_610\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_612\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_612\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_612\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_612\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_614\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_614\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_614\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_614\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_616\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_616\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_616\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_616\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_618\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Op1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_618\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_618\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_618\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => EX_Op2,
      I1 => ALU_Op(0),
      I2 => EX_Op1,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_620\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_620\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_620\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_620\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_622\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_622\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_622\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_622\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_624\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Shift : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_624\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_624\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_624\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => Op1_Shift,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_626\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_626\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_626\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_626\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_628\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_628\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_628\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_628\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_630\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_630\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_630\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_630\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_632\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_632\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_632\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_632\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_634\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_634\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_634\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_634\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_636\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_636\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_636\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_636\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_638\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_638\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_638\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_638\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_640\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_640\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_640\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_640\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_642\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_642\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_642\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_642\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_644\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_644\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_644\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_644\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_646\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_646\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_646\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_646\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_648\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_648\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_648\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_648\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_650\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_650\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_650\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_650\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_652\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_652\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_652\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_652\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_654\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_654\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_654\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_654\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_656\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_656\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_656\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_656\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_658\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_658\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_658\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_658\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_660\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_660\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_660\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_660\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_662\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_662\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_662\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_662\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized28_664\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized28_664\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized28_664\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized28_664\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => ALU_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized32\ is
  port (
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Low : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized32\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized32\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized32\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7887877899996666"
    )
        port map (
      I0 => EX_Op2,
      I1 => Op1_Low(1),
      I2 => \Using_FPGA.Native_0\,
      I3 => Op1_Low(0),
      I4 => '1',
      I5 => '1',
      O5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      O6 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized34\ is
  port (
    M_BE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Byte : in STD_LOGIC;
    Doublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized34\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized34\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized34\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"2A2F2A2F8A8F8A8F"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Byte,
      I3 => Doublet,
      I4 => '0',
      I5 => '1',
      O5 => M_BE(0),
      O6 => M_BE(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized36\ is
  port (
    M_BE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Byte : in STD_LOGIC;
    Doublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized36\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized36\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized36\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"151F151F454F454F"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Byte,
      I3 => Doublet,
      I4 => '0',
      I5 => '1',
      O5 => M_BE(0),
      O6 => M_BE(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized38\ is
  port (
    O58_out : out STD_LOGIC;
    O67_out : out STD_LOGIC;
    Byte : in STD_LOGIC;
    Doublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized38\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized38\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized38\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"1111111155555555"
    )
        port map (
      I0 => Byte,
      I1 => Doublet,
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '1',
      O5 => O58_out,
      O6 => O67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized40\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized40\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized40\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized40\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(0),
      I1 => Data_Write(2),
      I2 => Data_Write(1),
      I3 => Data_Write(3),
      I4 => S(0),
      I5 => S(1),
      O5 => DATA_INB(0),
      O6 => DATA_INB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized42\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized42\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized42\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized42\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(0),
      I1 => Data_Write(2),
      I2 => Data_Write(1),
      I3 => Data_Write(3),
      I4 => S(0),
      I5 => S(1),
      O5 => DATA_INB(0),
      O6 => DATA_INB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized44\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized44\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized44\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized44\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(0),
      I1 => Data_Write(2),
      I2 => Data_Write(1),
      I3 => Data_Write(3),
      I4 => S(0),
      I5 => S(1),
      O5 => DATA_INB(0),
      O6 => DATA_INB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized46\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized46\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized46\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized46\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(0),
      I1 => Data_Write(2),
      I2 => Data_Write(1),
      I3 => Data_Write(3),
      I4 => S(0),
      I5 => S(1),
      O5 => DATA_INB(0),
      O6 => DATA_INB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized48\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized48\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized48\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized48\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(0),
      I1 => Data_Write(2),
      I2 => Data_Write(1),
      I3 => Data_Write(3),
      I4 => S(0),
      I5 => S(1),
      O5 => DATA_INB(0),
      O6 => DATA_INB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized50\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized50\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized50\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized50\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(0),
      I1 => Data_Write(2),
      I2 => Data_Write(1),
      I3 => Data_Write(3),
      I4 => S(0),
      I5 => S(1),
      O5 => DATA_INB(0),
      O6 => DATA_INB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized52\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized52\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized52\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized52\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(0),
      I1 => Data_Write(2),
      I2 => Data_Write(1),
      I3 => Data_Write(3),
      I4 => S(0),
      I5 => S(1),
      O5 => DATA_INB(0),
      O6 => DATA_INB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized54\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized54\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized54\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized54\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(0),
      I1 => Data_Write(2),
      I2 => Data_Write(1),
      I3 => Data_Write(3),
      I4 => S(0),
      I5 => S(1),
      O5 => DATA_INB(0),
      O6 => DATA_INB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized56\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Byte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized56\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized56\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized56\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(3),
      I1 => Data_Write(1),
      I2 => Data_Write(2),
      I3 => Data_Write(0),
      I4 => Byte,
      I5 => '1',
      O5 => DATA_INB(1),
      O6 => DATA_INB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized58\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Byte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized58\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized58\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized58\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(3),
      I1 => Data_Write(1),
      I2 => Data_Write(2),
      I3 => Data_Write(0),
      I4 => Byte,
      I5 => '1',
      O5 => DATA_INB(1),
      O6 => DATA_INB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized60\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Byte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized60\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized60\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized60\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(3),
      I1 => Data_Write(1),
      I2 => Data_Write(2),
      I3 => Data_Write(0),
      I4 => Byte,
      I5 => '1',
      O5 => DATA_INB(1),
      O6 => DATA_INB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_LUT6_2__parameterized62\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Byte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_LUT6_2__parameterized62\ : entity is "MB_LUT6_2";
end \microblaze_mcs_0_MB_LUT6_2__parameterized62\;

architecture STRUCTURE of \microblaze_mcs_0_MB_LUT6_2__parameterized62\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Data_Write(3),
      I1 => Data_Write(1),
      I2 => Data_Write(2),
      I3 => Data_Write(0),
      I4 => Byte,
      I5 => '1',
      O5 => DATA_INB(1),
      O6 => DATA_INB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MULT_AND is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MULT_AND : entity is "MB_MULT_AND";
end microblaze_mcs_0_MB_MULT_AND;

architecture STRUCTURE of microblaze_mcs_0_MB_MULT_AND is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MULT_AND_604 is
  port (
    DI : out STD_LOGIC;
    Carry_In : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MULT_AND_604 : entity is "MB_MULT_AND";
end microblaze_mcs_0_MB_MULT_AND_604;

architecture STRUCTURE of microblaze_mcs_0_MB_MULT_AND_604 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Carry_In,
      I1 => Carry_In,
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MULT_AND_666 is
  port (
    DI : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MULT_AND_666 : entity is "MB_MULT_AND";
end microblaze_mcs_0_MB_MULT_AND_666;

architecture STRUCTURE of microblaze_mcs_0_MB_MULT_AND_666 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Op2,
      I1 => ALU_Op(0),
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY is
  port (
    D0_in : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY is
  signal \^d0_in\ : STD_LOGIC;
begin
  D0_in <= \^d0_in\;
  \^d0_in\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_23 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_23 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_23;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_23 is
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_3\ <= lopt_2;
  \^lopt_4\ <= lopt_3;
  \^lopt_6\ <= lopt_5;
  lopt_4 <= \^lopt_5\;
  lopt_6 <= \^lopt_7\;
  lopt_7 <= \^lopt_8\;
  lopt_9 <= lopt_8;
  LO <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_5\,
      CO(0) => lopt,
      CYINIT => lopt_1,
      DI(3) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => mul_Executing_reg,
      DI(1) => mul_Executing_reg,
      DI(0) => \^lopt_3\,
      O(3) => \^lopt_8\,
      O(2) => O,
      O(1) => \^lopt_7\,
      O(0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(0),
      S(3) => lopt_9,
      S(2) => S,
      S(1) => \^lopt_6\,
      S(0) => \^lopt_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_25 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_25 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_25;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_25 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_385 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_385 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_385;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_385 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_388 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_388 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_388;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_388 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_393 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_393 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_393;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_393 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_398 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_398 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_398;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_398 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_403 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_403 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_403;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_403 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_408 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_408 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_408;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_408 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_413 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_413 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_413;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_413 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_418 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_418 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_418;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_418 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_423 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_423 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_423;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_423 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_428 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : in STD_LOGIC;
    lopt_12 : in STD_LOGIC;
    lopt_13 : out STD_LOGIC;
    lopt_14 : out STD_LOGIC;
    lopt_15 : out STD_LOGIC;
    lopt_16 : out STD_LOGIC;
    lopt_17 : out STD_LOGIC;
    lopt_18 : in STD_LOGIC;
    lopt_19 : in STD_LOGIC;
    lopt_20 : out STD_LOGIC;
    lopt_21 : in STD_LOGIC;
    lopt_22 : in STD_LOGIC;
    lopt_23 : out STD_LOGIC;
    lopt_24 : in STD_LOGIC;
    lopt_25 : in STD_LOGIC;
    lopt_26 : out STD_LOGIC;
    lopt_27 : in STD_LOGIC;
    lopt_28 : in STD_LOGIC;
    lopt_29 : out STD_LOGIC;
    lopt_30 : out STD_LOGIC;
    lopt_31 : out STD_LOGIC;
    lopt_32 : out STD_LOGIC;
    lopt_33 : out STD_LOGIC;
    lopt_34 : in STD_LOGIC;
    lopt_35 : in STD_LOGIC;
    lopt_36 : out STD_LOGIC;
    lopt_37 : out STD_LOGIC;
    lopt_38 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_428 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_428;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_428 is
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal \^lopt_12\ : STD_LOGIC;
  signal \^lopt_13\ : STD_LOGIC;
  signal \^lopt_14\ : STD_LOGIC;
  signal \^lopt_15\ : STD_LOGIC;
  signal \^lopt_16\ : STD_LOGIC;
  signal \^lopt_17\ : STD_LOGIC;
  signal \^lopt_18\ : STD_LOGIC;
  signal \^lopt_20\ : STD_LOGIC;
  signal \^lopt_21\ : STD_LOGIC;
  signal \^lopt_22\ : STD_LOGIC;
  signal \^lopt_23\ : STD_LOGIC;
  signal \^lopt_24\ : STD_LOGIC;
  signal \^lopt_25\ : STD_LOGIC;
  signal \^lopt_26\ : STD_LOGIC;
  signal \^lopt_27\ : STD_LOGIC;
  signal \^lopt_28\ : STD_LOGIC;
  signal \^lopt_29\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_30\ : STD_LOGIC;
  signal \^lopt_31\ : STD_LOGIC;
  signal \^lopt_32\ : STD_LOGIC;
  signal \^lopt_33\ : STD_LOGIC;
  signal \^lopt_34\ : STD_LOGIC;
  signal \^lopt_35\ : STD_LOGIC;
  signal \^lopt_37\ : STD_LOGIC;
  signal \^lopt_38\ : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal NLW_CARRY4_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_1_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_CARRY4_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_CARRY4_1_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of CARRY4 : label is "LO:O";
  attribute box_type : string;
  attribute box_type of CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_1 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_1 : label is "LO:O";
  attribute box_type of CARRY4_1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_10\ <= lopt_9;
  \^lopt_12\ <= lopt_11;
  \^lopt_13\ <= lopt_12;
  \^lopt_20\ <= lopt_18;
  \^lopt_21\ <= lopt_19;
  \^lopt_23\ <= lopt_21;
  \^lopt_24\ <= lopt_22;
  \^lopt_26\ <= lopt_24;
  \^lopt_27\ <= lopt_25;
  \^lopt_29\ <= lopt_27;
  \^lopt_3\ <= lopt_2;
  \^lopt_30\ <= lopt_28;
  \^lopt_37\ <= lopt_34;
  \^lopt_38\ <= lopt_35;
  \^lopt_4\ <= lopt_3;
  \^lopt_6\ <= lopt_5;
  \^lopt_7\ <= lopt_6;
  \^lopt_9\ <= lopt_8;
  lopt_10 <= \^lopt_11\;
  lopt_13 <= \^lopt_14\;
  lopt_14 <= \^lopt_15\;
  lopt_15 <= \^lopt_16\;
  lopt_16 <= \^lopt_17\;
  lopt_17 <= \^lopt_18\;
  lopt_20 <= \^lopt_22\;
  lopt_23 <= \^lopt_25\;
  lopt_26 <= \^lopt_28\;
  lopt_29 <= \^lopt_31\;
  lopt_30 <= \^lopt_32\;
  lopt_31 <= \^lopt_33\;
  lopt_32 <= \^lopt_34\;
  lopt_33 <= \^lopt_35\;
  lopt_36 <= lopt_39;
  lopt_37 <= lopt_40;
  lopt_4 <= \^lopt_5\;
  lopt_41 <= lopt_38;
  lopt_7 <= \^lopt_8\;
  LO <= 'Z';
CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_11\,
      CO(3) => \^lopt_28\,
      CO(2) => \^lopt_25\,
      CO(1) => \^lopt_22\,
      CO(0) => \^lopt_18\,
      CYINIT => '0',
      DI(3) => \^lopt_29\,
      DI(2) => \^lopt_26\,
      DI(1) => \^lopt_23\,
      DI(0) => \^lopt_20\,
      O(3) => \^lopt_34\,
      O(2) => \^lopt_33\,
      O(1) => \^lopt_32\,
      O(0) => \^lopt_31\,
      S(3) => \^lopt_30\,
      S(2) => \^lopt_27\,
      S(1) => \^lopt_24\,
      S(0) => \^lopt_21\
    );
CARRY4_1: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_28\,
      CO(3 downto 1) => NLW_CARRY4_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => \^lopt_35\,
      CYINIT => '0',
      DI(3 downto 2) => NLW_CARRY4_1_DI_UNCONNECTED(3 downto 2),
      DI(1) => '0',
      DI(0) => \^lopt_37\,
      O(3) => NLW_CARRY4_1_O_UNCONNECTED(3),
      O(2) => lopt_40,
      O(1) => O,
      O(0) => lopt_39,
      S(3) => NLW_CARRY4_1_S_UNCONNECTED(3),
      S(2) => lopt_41,
      S(1) => S,
      S(0) => \^lopt_38\
    );
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_11\,
      CO(2) => \^lopt_8\,
      CO(1) => \^lopt_5\,
      CO(0) => lopt,
      CYINIT => lopt_1,
      DI(3) => \^lopt_12\,
      DI(2) => \^lopt_9\,
      DI(1) => \^lopt_6\,
      DI(0) => \^lopt_3\,
      O(3) => \^lopt_17\,
      O(2) => \^lopt_16\,
      O(1) => \^lopt_15\,
      O(0) => \^lopt_14\,
      S(3) => \^lopt_13\,
      S(2) => \^lopt_10\,
      S(1) => \^lopt_7\,
      S(0) => \^lopt_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_433 is
  port (
    I0 : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_433 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_433;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_433 is
  signal \^i0\ : STD_LOGIC;
begin
  I0 <= \^i0\;
  \^i0\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_605 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_605 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_605;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_605 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_607 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_607 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_607;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_607 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_609 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_609 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_609;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_609 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_611 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_611 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_611;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_611 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_613 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_613 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_613;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_613 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_615 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_615 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_615;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_615 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_617 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_617 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_617;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_617 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_619 is
  port (
    LO : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_619 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_619;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_619 is
  signal \^ex_result\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
begin
  EX_Result <= \^ex_result\;
  LO <= \^lo\;
  \^ex_result\ <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_621 is
  port (
    LO : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_621 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_621;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_621 is
  signal \^lo\ : STD_LOGIC;
  signal \^using_b36_s18.the_brams[1].ramb36_i1\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ <= \^using_b36_s18.the_brams[1].ramb36_i1\;
  \^lo\ <= lopt;
  \^using_b36_s18.the_brams[1].ramb36_i1\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_623 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_623 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_623;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_623 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_625 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_625 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_625;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_625 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_627 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_627 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_627;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_627 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_629 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_629 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_629;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_629 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_631 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_631 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_631;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_631 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_633 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_633 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_633;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_633 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_635 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_635 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_635;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_635 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_637 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_637 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_637;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_637 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_639 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_639 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_639;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_639 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_641 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_641 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_641;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_641 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_643 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_643 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_643;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_643 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_645 is
  port (
    LO : out STD_LOGIC;
    lmb_reg_write_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_645 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_645;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_645 is
  signal \^lo\ : STD_LOGIC;
  signal \^lmb_reg_write_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lmb_reg_write_reg\(0) <= lopt_1;
  \^lo\ <= lopt;
  lmb_reg_write_reg(0) <= \^lmb_reg_write_reg\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_647 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_647 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_647;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_647 is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  ADDRB(0) <= \^addrb\(0);
  LO <= \^lo\;
  \^addrb\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_649 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_649 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_649;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_649 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_651 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_651 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_651;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_651 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_653 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_653 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_653;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_653 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_655 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_655 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_655;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_655 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_657 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_657 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_657;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_657 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_659 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_659 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_659;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_659 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_661 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_661 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_661;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_661 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_663 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_663 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_663;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_663 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_665 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_665 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_665;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_665 is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lo\ : STD_LOGIC;
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  LO <= \^lo\;
  \^bram_addr_b\(0) <= lopt_1;
  \^lo\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_MUXCY_XORCY_667 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : in STD_LOGIC;
    lopt_12 : in STD_LOGIC;
    lopt_13 : out STD_LOGIC;
    lopt_14 : out STD_LOGIC;
    lopt_15 : out STD_LOGIC;
    lopt_16 : out STD_LOGIC;
    lopt_17 : in STD_LOGIC;
    lopt_18 : in STD_LOGIC;
    lopt_19 : out STD_LOGIC;
    lopt_20 : in STD_LOGIC;
    lopt_21 : in STD_LOGIC;
    lopt_22 : out STD_LOGIC;
    lopt_23 : in STD_LOGIC;
    lopt_24 : in STD_LOGIC;
    lopt_25 : out STD_LOGIC;
    lopt_26 : in STD_LOGIC;
    lopt_27 : in STD_LOGIC;
    lopt_28 : out STD_LOGIC;
    lopt_29 : out STD_LOGIC;
    lopt_30 : out STD_LOGIC;
    lopt_31 : out STD_LOGIC;
    lopt_32 : out STD_LOGIC;
    lopt_33 : in STD_LOGIC;
    lopt_34 : in STD_LOGIC;
    lopt_35 : out STD_LOGIC;
    lopt_36 : in STD_LOGIC;
    lopt_37 : in STD_LOGIC;
    lopt_38 : out STD_LOGIC;
    lopt_39 : in STD_LOGIC;
    lopt_40 : in STD_LOGIC;
    lopt_41 : out STD_LOGIC;
    lopt_42 : in STD_LOGIC;
    lopt_43 : in STD_LOGIC;
    lopt_44 : out STD_LOGIC;
    lopt_45 : out STD_LOGIC;
    lopt_46 : out STD_LOGIC;
    lopt_47 : out STD_LOGIC;
    lopt_48 : out STD_LOGIC;
    lopt_49 : in STD_LOGIC;
    lopt_50 : in STD_LOGIC;
    lopt_51 : out STD_LOGIC;
    lopt_52 : in STD_LOGIC;
    lopt_53 : in STD_LOGIC;
    lopt_54 : out STD_LOGIC;
    lopt_55 : in STD_LOGIC;
    lopt_56 : in STD_LOGIC;
    lopt_57 : out STD_LOGIC;
    lopt_58 : in STD_LOGIC;
    lopt_59 : in STD_LOGIC;
    lopt_60 : out STD_LOGIC;
    lopt_61 : out STD_LOGIC;
    lopt_62 : out STD_LOGIC;
    lopt_63 : out STD_LOGIC;
    lopt_64 : out STD_LOGIC;
    lopt_65 : in STD_LOGIC;
    lopt_66 : in STD_LOGIC;
    lopt_67 : out STD_LOGIC;
    lopt_68 : in STD_LOGIC;
    lopt_69 : in STD_LOGIC;
    lopt_70 : out STD_LOGIC;
    lopt_71 : in STD_LOGIC;
    lopt_72 : in STD_LOGIC;
    lopt_73 : out STD_LOGIC;
    lopt_74 : in STD_LOGIC;
    lopt_75 : in STD_LOGIC;
    lopt_76 : out STD_LOGIC;
    lopt_77 : out STD_LOGIC;
    lopt_78 : out STD_LOGIC;
    lopt_79 : out STD_LOGIC;
    lopt_80 : out STD_LOGIC;
    lopt_81 : in STD_LOGIC;
    lopt_82 : in STD_LOGIC;
    lopt_83 : out STD_LOGIC;
    lopt_84 : in STD_LOGIC;
    lopt_85 : in STD_LOGIC;
    lopt_86 : out STD_LOGIC;
    lopt_87 : in STD_LOGIC;
    lopt_88 : in STD_LOGIC;
    lopt_89 : out STD_LOGIC;
    lopt_90 : in STD_LOGIC;
    lopt_91 : in STD_LOGIC;
    lopt_92 : out STD_LOGIC;
    lopt_93 : out STD_LOGIC;
    lopt_94 : out STD_LOGIC;
    lopt_95 : out STD_LOGIC;
    lopt_96 : out STD_LOGIC;
    lopt_97 : in STD_LOGIC;
    lopt_98 : in STD_LOGIC;
    lopt_99 : out STD_LOGIC;
    lopt_100 : in STD_LOGIC;
    lopt_101 : in STD_LOGIC;
    lopt_102 : out STD_LOGIC;
    lopt_103 : in STD_LOGIC;
    lopt_104 : in STD_LOGIC;
    lopt_105 : out STD_LOGIC;
    lopt_106 : in STD_LOGIC;
    lopt_107 : in STD_LOGIC;
    lopt_108 : out STD_LOGIC;
    lopt_109 : out STD_LOGIC;
    lopt_110 : out STD_LOGIC;
    lopt_111 : out STD_LOGIC;
    lopt_112 : out STD_LOGIC;
    lopt_113 : in STD_LOGIC;
    lopt_114 : in STD_LOGIC;
    lopt_115 : out STD_LOGIC;
    lopt_116 : in STD_LOGIC;
    lopt_117 : in STD_LOGIC;
    lopt_118 : out STD_LOGIC;
    lopt_119 : in STD_LOGIC;
    lopt_120 : in STD_LOGIC;
    lopt_121 : out STD_LOGIC;
    lopt_122 : in STD_LOGIC;
    lopt_123 : in STD_LOGIC;
    lopt_124 : out STD_LOGIC;
    lopt_125 : out STD_LOGIC;
    lopt_126 : out STD_LOGIC;
    lopt_127 : out STD_LOGIC;
    lopt_128 : out STD_LOGIC;
    lopt_129 : in STD_LOGIC;
    lopt_130 : in STD_LOGIC;
    lopt_131 : out STD_LOGIC;
    lopt_132 : in STD_LOGIC;
    lopt_133 : in STD_LOGIC;
    lopt_134 : out STD_LOGIC;
    lopt_135 : in STD_LOGIC;
    lopt_136 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_MUXCY_XORCY_667 : entity is "MB_MUXCY_XORCY";
end microblaze_mcs_0_MB_MUXCY_XORCY_667;

architecture STRUCTURE of microblaze_mcs_0_MB_MUXCY_XORCY_667 is
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_100\ : STD_LOGIC;
  signal \^lopt_101\ : STD_LOGIC;
  signal \^lopt_102\ : STD_LOGIC;
  signal \^lopt_104\ : STD_LOGIC;
  signal \^lopt_105\ : STD_LOGIC;
  signal \^lopt_106\ : STD_LOGIC;
  signal \^lopt_107\ : STD_LOGIC;
  signal \^lopt_108\ : STD_LOGIC;
  signal \^lopt_109\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal \^lopt_110\ : STD_LOGIC;
  signal \^lopt_111\ : STD_LOGIC;
  signal \^lopt_112\ : STD_LOGIC;
  signal \^lopt_113\ : STD_LOGIC;
  signal \^lopt_114\ : STD_LOGIC;
  signal \^lopt_115\ : STD_LOGIC;
  signal \^lopt_116\ : STD_LOGIC;
  signal \^lopt_117\ : STD_LOGIC;
  signal \^lopt_118\ : STD_LOGIC;
  signal \^lopt_119\ : STD_LOGIC;
  signal \^lopt_12\ : STD_LOGIC;
  signal \^lopt_121\ : STD_LOGIC;
  signal \^lopt_122\ : STD_LOGIC;
  signal \^lopt_123\ : STD_LOGIC;
  signal \^lopt_124\ : STD_LOGIC;
  signal \^lopt_125\ : STD_LOGIC;
  signal \^lopt_126\ : STD_LOGIC;
  signal \^lopt_127\ : STD_LOGIC;
  signal \^lopt_128\ : STD_LOGIC;
  signal \^lopt_129\ : STD_LOGIC;
  signal \^lopt_13\ : STD_LOGIC;
  signal \^lopt_130\ : STD_LOGIC;
  signal \^lopt_131\ : STD_LOGIC;
  signal \^lopt_132\ : STD_LOGIC;
  signal \^lopt_133\ : STD_LOGIC;
  signal \^lopt_134\ : STD_LOGIC;
  signal \^lopt_135\ : STD_LOGIC;
  signal \^lopt_136\ : STD_LOGIC;
  signal lopt_138 : STD_LOGIC;
  signal lopt_139 : STD_LOGIC;
  signal \^lopt_14\ : STD_LOGIC;
  signal lopt_140 : STD_LOGIC;
  signal lopt_141 : STD_LOGIC;
  signal lopt_142 : STD_LOGIC;
  signal lopt_143 : STD_LOGIC;
  signal lopt_144 : STD_LOGIC;
  signal lopt_145 : STD_LOGIC;
  signal \^lopt_15\ : STD_LOGIC;
  signal \^lopt_16\ : STD_LOGIC;
  signal \^lopt_17\ : STD_LOGIC;
  signal \^lopt_19\ : STD_LOGIC;
  signal \^lopt_20\ : STD_LOGIC;
  signal \^lopt_21\ : STD_LOGIC;
  signal \^lopt_22\ : STD_LOGIC;
  signal \^lopt_23\ : STD_LOGIC;
  signal \^lopt_24\ : STD_LOGIC;
  signal \^lopt_25\ : STD_LOGIC;
  signal \^lopt_26\ : STD_LOGIC;
  signal \^lopt_27\ : STD_LOGIC;
  signal \^lopt_28\ : STD_LOGIC;
  signal \^lopt_29\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_30\ : STD_LOGIC;
  signal \^lopt_31\ : STD_LOGIC;
  signal \^lopt_32\ : STD_LOGIC;
  signal \^lopt_33\ : STD_LOGIC;
  signal \^lopt_34\ : STD_LOGIC;
  signal \^lopt_36\ : STD_LOGIC;
  signal \^lopt_37\ : STD_LOGIC;
  signal \^lopt_38\ : STD_LOGIC;
  signal \^lopt_39\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_40\ : STD_LOGIC;
  signal \^lopt_41\ : STD_LOGIC;
  signal \^lopt_42\ : STD_LOGIC;
  signal \^lopt_43\ : STD_LOGIC;
  signal \^lopt_44\ : STD_LOGIC;
  signal \^lopt_45\ : STD_LOGIC;
  signal \^lopt_46\ : STD_LOGIC;
  signal \^lopt_47\ : STD_LOGIC;
  signal \^lopt_48\ : STD_LOGIC;
  signal \^lopt_49\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_50\ : STD_LOGIC;
  signal \^lopt_51\ : STD_LOGIC;
  signal \^lopt_53\ : STD_LOGIC;
  signal \^lopt_54\ : STD_LOGIC;
  signal \^lopt_55\ : STD_LOGIC;
  signal \^lopt_56\ : STD_LOGIC;
  signal \^lopt_57\ : STD_LOGIC;
  signal \^lopt_58\ : STD_LOGIC;
  signal \^lopt_59\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_60\ : STD_LOGIC;
  signal \^lopt_61\ : STD_LOGIC;
  signal \^lopt_62\ : STD_LOGIC;
  signal \^lopt_63\ : STD_LOGIC;
  signal \^lopt_64\ : STD_LOGIC;
  signal \^lopt_65\ : STD_LOGIC;
  signal \^lopt_66\ : STD_LOGIC;
  signal \^lopt_67\ : STD_LOGIC;
  signal \^lopt_68\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_70\ : STD_LOGIC;
  signal \^lopt_71\ : STD_LOGIC;
  signal \^lopt_72\ : STD_LOGIC;
  signal \^lopt_73\ : STD_LOGIC;
  signal \^lopt_74\ : STD_LOGIC;
  signal \^lopt_75\ : STD_LOGIC;
  signal \^lopt_76\ : STD_LOGIC;
  signal \^lopt_77\ : STD_LOGIC;
  signal \^lopt_78\ : STD_LOGIC;
  signal \^lopt_79\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_80\ : STD_LOGIC;
  signal \^lopt_81\ : STD_LOGIC;
  signal \^lopt_82\ : STD_LOGIC;
  signal \^lopt_83\ : STD_LOGIC;
  signal \^lopt_84\ : STD_LOGIC;
  signal \^lopt_85\ : STD_LOGIC;
  signal \^lopt_87\ : STD_LOGIC;
  signal \^lopt_88\ : STD_LOGIC;
  signal \^lopt_89\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \^lopt_90\ : STD_LOGIC;
  signal \^lopt_91\ : STD_LOGIC;
  signal \^lopt_92\ : STD_LOGIC;
  signal \^lopt_93\ : STD_LOGIC;
  signal \^lopt_94\ : STD_LOGIC;
  signal \^lopt_95\ : STD_LOGIC;
  signal \^lopt_96\ : STD_LOGIC;
  signal \^lopt_97\ : STD_LOGIC;
  signal \^lopt_98\ : STD_LOGIC;
  signal \^lopt_99\ : STD_LOGIC;
  signal NLW_CARRY4_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_CARRY4_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of CARRY4 : label is "LO:O";
  attribute box_type : string;
  attribute box_type of CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_1 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_1 : label is "LO:O";
  attribute box_type of CARRY4_1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_2 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_2 : label is "LO:O";
  attribute box_type of CARRY4_2 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_3 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_3 : label is "LO:O";
  attribute box_type of CARRY4_3 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_4 : label is "LO:O";
  attribute box_type of CARRY4_4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_5 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_5 : label is "LO:O";
  attribute box_type of CARRY4_5 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_6 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_6 : label is "LO:O";
  attribute box_type of CARRY4_6 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_10\ <= lopt_9;
  \^lopt_104\ <= lopt_97;
  \^lopt_105\ <= lopt_98;
  \^lopt_107\ <= lopt_100;
  \^lopt_108\ <= lopt_101;
  \^lopt_110\ <= lopt_103;
  \^lopt_111\ <= lopt_104;
  \^lopt_113\ <= lopt_106;
  \^lopt_114\ <= lopt_107;
  \^lopt_12\ <= lopt_11;
  \^lopt_121\ <= lopt_113;
  \^lopt_122\ <= lopt_114;
  \^lopt_124\ <= lopt_116;
  \^lopt_125\ <= lopt_117;
  \^lopt_127\ <= lopt_119;
  \^lopt_128\ <= lopt_120;
  \^lopt_13\ <= lopt_12;
  \^lopt_130\ <= lopt_122;
  \^lopt_131\ <= lopt_123;
  \^lopt_19\ <= lopt_17;
  \^lopt_20\ <= lopt_18;
  \^lopt_22\ <= lopt_20;
  \^lopt_23\ <= lopt_21;
  \^lopt_25\ <= lopt_23;
  \^lopt_26\ <= lopt_24;
  \^lopt_28\ <= lopt_26;
  \^lopt_29\ <= lopt_27;
  \^lopt_3\ <= lopt_2;
  \^lopt_36\ <= lopt_33;
  \^lopt_37\ <= lopt_34;
  \^lopt_39\ <= lopt_36;
  \^lopt_4\ <= lopt_3;
  \^lopt_40\ <= lopt_37;
  \^lopt_42\ <= lopt_39;
  \^lopt_43\ <= lopt_40;
  \^lopt_45\ <= lopt_42;
  \^lopt_46\ <= lopt_43;
  \^lopt_53\ <= lopt_49;
  \^lopt_54\ <= lopt_50;
  \^lopt_56\ <= lopt_52;
  \^lopt_57\ <= lopt_53;
  \^lopt_59\ <= lopt_55;
  \^lopt_6\ <= lopt_5;
  \^lopt_60\ <= lopt_56;
  \^lopt_62\ <= lopt_58;
  \^lopt_63\ <= lopt_59;
  \^lopt_7\ <= lopt_6;
  \^lopt_70\ <= lopt_65;
  \^lopt_71\ <= lopt_66;
  \^lopt_73\ <= lopt_68;
  \^lopt_74\ <= lopt_69;
  \^lopt_76\ <= lopt_71;
  \^lopt_77\ <= lopt_72;
  \^lopt_79\ <= lopt_74;
  \^lopt_80\ <= lopt_75;
  \^lopt_87\ <= lopt_81;
  \^lopt_88\ <= lopt_82;
  \^lopt_9\ <= lopt_8;
  \^lopt_90\ <= lopt_84;
  \^lopt_91\ <= lopt_85;
  \^lopt_93\ <= lopt_87;
  \^lopt_94\ <= lopt_88;
  \^lopt_96\ <= lopt_90;
  \^lopt_97\ <= lopt_91;
  lopt_10 <= \^lopt_11\;
  lopt_102 <= \^lopt_109\;
  lopt_105 <= \^lopt_112\;
  lopt_108 <= \^lopt_115\;
  lopt_109 <= \^lopt_116\;
  lopt_110 <= \^lopt_117\;
  lopt_111 <= \^lopt_118\;
  lopt_112 <= \^lopt_119\;
  lopt_115 <= \^lopt_123\;
  lopt_118 <= \^lopt_126\;
  lopt_121 <= \^lopt_129\;
  lopt_124 <= \^lopt_132\;
  lopt_125 <= \^lopt_133\;
  lopt_126 <= \^lopt_134\;
  lopt_127 <= \^lopt_135\;
  lopt_128 <= \^lopt_136\;
  lopt_13 <= \^lopt_14\;
  lopt_131 <= lopt_140;
  lopt_134 <= lopt_143;
  lopt_138 <= lopt_129;
  lopt_139 <= lopt_130;
  lopt_14 <= \^lopt_15\;
  lopt_141 <= lopt_132;
  lopt_142 <= lopt_133;
  lopt_144 <= lopt_135;
  lopt_145 <= lopt_136;
  lopt_15 <= \^lopt_16\;
  lopt_16 <= \^lopt_17\;
  lopt_19 <= \^lopt_21\;
  lopt_22 <= \^lopt_24\;
  lopt_25 <= \^lopt_27\;
  lopt_28 <= \^lopt_30\;
  lopt_29 <= \^lopt_31\;
  lopt_30 <= \^lopt_32\;
  lopt_31 <= \^lopt_33\;
  lopt_32 <= \^lopt_34\;
  lopt_35 <= \^lopt_38\;
  lopt_38 <= \^lopt_41\;
  lopt_4 <= \^lopt_5\;
  lopt_41 <= \^lopt_44\;
  lopt_44 <= \^lopt_47\;
  lopt_45 <= \^lopt_48\;
  lopt_46 <= \^lopt_49\;
  lopt_47 <= \^lopt_50\;
  lopt_48 <= \^lopt_51\;
  lopt_51 <= \^lopt_55\;
  lopt_54 <= \^lopt_58\;
  lopt_57 <= \^lopt_61\;
  lopt_60 <= \^lopt_64\;
  lopt_61 <= \^lopt_65\;
  lopt_62 <= \^lopt_66\;
  lopt_63 <= \^lopt_67\;
  lopt_64 <= \^lopt_68\;
  lopt_67 <= \^lopt_72\;
  lopt_7 <= \^lopt_8\;
  lopt_70 <= \^lopt_75\;
  lopt_73 <= \^lopt_78\;
  lopt_76 <= \^lopt_81\;
  lopt_77 <= \^lopt_82\;
  lopt_78 <= \^lopt_83\;
  lopt_79 <= \^lopt_84\;
  lopt_80 <= \^lopt_85\;
  lopt_83 <= \^lopt_89\;
  lopt_86 <= \^lopt_92\;
  lopt_89 <= \^lopt_95\;
  lopt_92 <= \^lopt_98\;
  lopt_93 <= \^lopt_99\;
  lopt_94 <= \^lopt_100\;
  lopt_95 <= \^lopt_101\;
  lopt_96 <= \^lopt_102\;
  lopt_99 <= \^lopt_106\;
  LO <= 'Z';
CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_27\,
      CO(3) => \^lopt_44\,
      CO(2) => \^lopt_41\,
      CO(1) => \^lopt_38\,
      CO(0) => \^lopt_34\,
      CYINIT => '0',
      DI(3) => \^lopt_45\,
      DI(2) => \^lopt_42\,
      DI(1) => \^lopt_39\,
      DI(0) => \^lopt_36\,
      O(3) => \^lopt_50\,
      O(2) => \^lopt_49\,
      O(1) => \^lopt_48\,
      O(0) => \^lopt_47\,
      S(3) => \^lopt_46\,
      S(2) => \^lopt_43\,
      S(1) => \^lopt_40\,
      S(0) => \^lopt_37\
    );
CARRY4_1: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_44\,
      CO(3) => \^lopt_61\,
      CO(2) => \^lopt_58\,
      CO(1) => \^lopt_55\,
      CO(0) => \^lopt_51\,
      CYINIT => '0',
      DI(3) => \^lopt_62\,
      DI(2) => \^lopt_59\,
      DI(1) => \^lopt_56\,
      DI(0) => \^lopt_53\,
      O(3) => \^lopt_67\,
      O(2) => \^lopt_66\,
      O(1) => \^lopt_65\,
      O(0) => \^lopt_64\,
      S(3) => \^lopt_63\,
      S(2) => \^lopt_60\,
      S(1) => \^lopt_57\,
      S(0) => \^lopt_54\
    );
CARRY4_2: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_61\,
      CO(3) => \^lopt_78\,
      CO(2) => \^lopt_75\,
      CO(1) => \^lopt_72\,
      CO(0) => \^lopt_68\,
      CYINIT => '0',
      DI(3) => \^lopt_79\,
      DI(2) => \^lopt_76\,
      DI(1) => \^lopt_73\,
      DI(0) => \^lopt_70\,
      O(3) => \^lopt_84\,
      O(2) => \^lopt_83\,
      O(1) => \^lopt_82\,
      O(0) => \^lopt_81\,
      S(3) => \^lopt_80\,
      S(2) => \^lopt_77\,
      S(1) => \^lopt_74\,
      S(0) => \^lopt_71\
    );
CARRY4_3: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_78\,
      CO(3) => \^lopt_95\,
      CO(2) => \^lopt_92\,
      CO(1) => \^lopt_89\,
      CO(0) => \^lopt_85\,
      CYINIT => '0',
      DI(3) => \^lopt_96\,
      DI(2) => \^lopt_93\,
      DI(1) => \^lopt_90\,
      DI(0) => \^lopt_87\,
      O(3) => \^lopt_101\,
      O(2) => \^lopt_100\,
      O(1) => \^lopt_99\,
      O(0) => \^lopt_98\,
      S(3) => \^lopt_97\,
      S(2) => \^lopt_94\,
      S(1) => \^lopt_91\,
      S(0) => \^lopt_88\
    );
CARRY4_4: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_95\,
      CO(3) => \^lopt_112\,
      CO(2) => \^lopt_109\,
      CO(1) => \^lopt_106\,
      CO(0) => \^lopt_102\,
      CYINIT => '0',
      DI(3) => \^lopt_113\,
      DI(2) => \^lopt_110\,
      DI(1) => \^lopt_107\,
      DI(0) => \^lopt_104\,
      O(3) => \^lopt_118\,
      O(2) => \^lopt_117\,
      O(1) => \^lopt_116\,
      O(0) => \^lopt_115\,
      S(3) => \^lopt_114\,
      S(2) => \^lopt_111\,
      S(1) => \^lopt_108\,
      S(0) => \^lopt_105\
    );
CARRY4_5: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_112\,
      CO(3) => \^lopt_129\,
      CO(2) => \^lopt_126\,
      CO(1) => \^lopt_123\,
      CO(0) => \^lopt_119\,
      CYINIT => '0',
      DI(3) => \^lopt_130\,
      DI(2) => \^lopt_127\,
      DI(1) => \^lopt_124\,
      DI(0) => \^lopt_121\,
      O(3) => \^lopt_135\,
      O(2) => \^lopt_134\,
      O(1) => \^lopt_133\,
      O(0) => \^lopt_132\,
      S(3) => \^lopt_131\,
      S(2) => \^lopt_128\,
      S(1) => \^lopt_125\,
      S(0) => \^lopt_122\
    );
CARRY4_6: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_129\,
      CO(3) => lopt_143,
      CO(2) => lopt_140,
      CO(1) => NLW_CARRY4_6_CO_UNCONNECTED(1),
      CO(0) => \^lopt_136\,
      CYINIT => '0',
      DI(3) => lopt_144,
      DI(2) => lopt_141,
      DI(1) => DI,
      DI(0) => lopt_138,
      O(3 downto 2) => NLW_CARRY4_6_O_UNCONNECTED(3 downto 2),
      O(1) => O,
      O(0) => NLW_CARRY4_6_O_UNCONNECTED(0),
      S(3) => lopt_145,
      S(2) => lopt_142,
      S(1) => S,
      S(0) => lopt_139
    );
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_11\,
      CO(2) => \^lopt_8\,
      CO(1) => \^lopt_5\,
      CO(0) => lopt,
      CYINIT => lopt_1,
      DI(3) => \^lopt_12\,
      DI(2) => \^lopt_9\,
      DI(1) => \^lopt_6\,
      DI(0) => \^lopt_3\,
      O(3) => \^lopt_16\,
      O(2) => \^lopt_15\,
      O(1) => \^lopt_14\,
      O(0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(0),
      S(3) => \^lopt_13\,
      S(2) => \^lopt_10\,
      S(1) => \^lopt_7\,
      S(0) => \^lopt_4\
    );
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_11\,
      CO(3) => \^lopt_27\,
      CO(2) => \^lopt_24\,
      CO(1) => \^lopt_21\,
      CO(0) => \^lopt_17\,
      CYINIT => '0',
      DI(3) => \^lopt_28\,
      DI(2) => \^lopt_25\,
      DI(1) => \^lopt_22\,
      DI(0) => \^lopt_19\,
      O(3) => \^lopt_33\,
      O(2) => \^lopt_32\,
      O(1) => \^lopt_31\,
      O(0) => \^lopt_30\,
      S(3) => \^lopt_29\,
      S(2) => \^lopt_26\,
      S(1) => \^lopt_23\,
      S(0) => \^lopt_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_312 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_312 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_312;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_312 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_313 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_313 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_313;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_313 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_314 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_314 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_314;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_314 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_315 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_315 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_315;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_315 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_316 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_316 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_316;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_316 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_317 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_317 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_317;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_317 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_318 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_318 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_318;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_318 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_319 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_319 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_319;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_319 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_320 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_320 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_320;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_320 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_321 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_321 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_321;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_321 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_322 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_322 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_322;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_322 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_323 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_323 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_323;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_323 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_324 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_324 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_324;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_324 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_325 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_325 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_325;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_325 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_326 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_326 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_326;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_326 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_327 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_327 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_327;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_327 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_328 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_328 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_328;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_328 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_329 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_329 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_329;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_329 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_330 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_330 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_330;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_330 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_331 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_331 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_331;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_331 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_332 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_332 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_332;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_332 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_333 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_333 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_333;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_333 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_334 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_334 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_334;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_334 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_335 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_335 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_335;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_335 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_336 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_336 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_336;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_336 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_337 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_337 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_337;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_337 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_338 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_338 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_338;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_338 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_339 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_339 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_339;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_339 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_340 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_340 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_340;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_340 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_341 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_341 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_341;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_341 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_342 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_342 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_342;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_342 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_343 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_343 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_343;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_343 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_344 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_344 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_344;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_344 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_345 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_345 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_345;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_345 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_346 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_346 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_346;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_346 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_347 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_347 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_347;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_347 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_348 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_348 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_348;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_348 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_349 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_349 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_349;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_349 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_350 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_350 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_350;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_350 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_351 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_351 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_351;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_351 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_352 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_352 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_352;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_352 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_353 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_353 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_353;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_353 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_354 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_354 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_354;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_354 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_355 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_355 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_355;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_355 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_356 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_356 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_356;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_356 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_357 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_357 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_357;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_357 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_358 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_358 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_358;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_358 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_359 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_359 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_359;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_359 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_360 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_360 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_360;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_360 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_361 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_361 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_361;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_361 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_362 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_362 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_362;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_362 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_363 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_363 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_363;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_363 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_364 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_364 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_364;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_364 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_365 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_365 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_365;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_365 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_366 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_366 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_366;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_366 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_367 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_367 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_367;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_367 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_368 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_368 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_368;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_368 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_369 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_369 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_369;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_369 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_370 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_370 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_370;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_370 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_371 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_371 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_371;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_371 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_372 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_372 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_372;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_372 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_373 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_373 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_373;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_373 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_RAM32X1D_374 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_RAM32X1D_374 : entity is "MB_RAM32X1D";
end microblaze_mcs_0_MB_RAM32X1D_374;

architecture STRUCTURE of microblaze_mcs_0_MB_RAM32X1D_374 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E is
  port (
    \Result_Sel_reg[0]\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    write_Carry_I_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    is_lwx_I_reg : out STD_LOGIC;
    Compare_Instr_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E is
  signal \^result_sel_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Compare_Instr_i_2 : label is "soft_lutpair19";
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__12\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of is_lwx_I_i_4 : label is "soft_lutpair19";
begin
  \Result_Sel_reg[0]\ <= \^result_sel_reg[0]\;
Compare_Instr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^result_sel_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      O => Compare_Instr_reg
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_1\,
      A1 => \Using_FPGA.Native_2\,
      A2 => \Using_FPGA.Native_3\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^result_sel_reg[0]\
    );
\Using_FPGA.Native_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010FF10"
    )
        port map (
      I0 => \^result_sel_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      O => \Using_FPGA.Native\
    );
\Using_FPGA.Native_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^result_sel_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      O => \Using_FPGA.Native_0\
    );
is_lwx_I_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^result_sel_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      O => is_lwx_I_reg
    );
write_Carry_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE000000FEFEFEFE"
    )
        port map (
      I0 => \^result_sel_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I3 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      I4 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      O => write_Carry_I_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_26 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_26 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_26;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_26 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_0\,
      A1 => \Using_FPGA.Native_1\,
      A2 => \Using_FPGA.Native_2\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_27 is
  port (
    jump2_I_reg : out STD_LOGIC;
    jump2_I_reg_0 : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    p_1_in48_in : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_27 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_27;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_27 is
  signal \^jump2_i_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  jump2_I_reg <= \^jump2_i_reg\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^jump2_i_reg\
    );
jump2_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^jump2_i_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => p_1_in48_in,
      I5 => inHibit_EX_reg,
      O => jump2_I_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_28 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    D : out STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_28 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_28;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_28 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_0\,
      A1 => \Using_FPGA.Native_1\,
      A2 => \Using_FPGA.Native_2\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      O => D
    );
\Using_FPGA.set_BIP_I_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I3 => mul_Executing_reg,
      I4 => \Using_FPGA.set_BIP_I_reg_0\,
      O => \Using_FPGA.set_BIP_I_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_29 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_29 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_29;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_29 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_30 is
  port (
    mbar_first_reg : out STD_LOGIC;
    mbar_hold_I_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_30 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_30;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_30 is
  signal \^mbar_first_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  mbar_first_reg <= \^mbar_first_reg\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^mbar_first_reg\
    );
mbar_hold_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^mbar_first_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      O => mbar_hold_I_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_31 is
  port (
    Reg1_Addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_31 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_31;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_31 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Reg1_Addr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_32 is
  port (
    \Size_17to32.imm_Reg_reg[0]\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    \Using_FPGA.Native_21\ : out STD_LOGIC;
    \Using_FPGA.Native_22\ : out STD_LOGIC;
    \Using_FPGA.Native_23\ : out STD_LOGIC;
    \Using_FPGA.Native_24\ : out STD_LOGIC;
    \Using_FPGA.Native_25\ : out STD_LOGIC;
    \Using_FPGA.Native_26\ : out STD_LOGIC;
    \Using_FPGA.Native_27\ : out STD_LOGIC;
    \Using_FPGA.Native_28\ : out STD_LOGIC;
    \Using_FPGA.Native_29\ : out STD_LOGIC;
    \Using_FPGA.Native_30\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    Res_Forward2 : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Use_Imm_Reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_32 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_32;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_32 is
  signal \^size_17to32.imm_reg_reg[0]\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__25_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__26_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__27_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__28_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__29_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__30_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__31_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__32_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__33_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__34_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__35_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__36_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__37_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__38_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__39_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__40_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Size_17to32.imm_Reg_reg[0]\ <= \^size_17to32.imm_reg_reg[0]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_31\,
      A1 => \Using_FPGA.Native_32\,
      A2 => \Using_FPGA.Native_33\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^size_17to32.imm_reg_reg[0]\
    );
\Using_FPGA.Native_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => EX_Result(31),
      I1 => Reg2_Data(31),
      I2 => Res_Forward2,
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      O => \Using_FPGA.Native\
    );
\Using_FPGA.Native_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => EX_Result(30),
      I1 => Reg2_Data(30),
      I2 => Res_Forward2,
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(0),
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => EX_Result(29),
      I1 => Reg2_Data(29),
      I2 => Res_Forward2,
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(1),
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => EX_Result(28),
      I1 => Reg2_Data(28),
      I2 => Res_Forward2,
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(2),
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFECFFFFEFEC0000"
    )
        port map (
      I0 => EX_Result(27),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(27),
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(3),
      O => \Using_FPGA.Native_3\
    );
\Using_FPGA.Native_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => EX_Result(26),
      I1 => Reg2_Data(26),
      I2 => Res_Forward2,
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(4),
      O => \Using_FPGA.Native_4\
    );
\Using_FPGA.Native_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => EX_Result(25),
      I1 => Reg2_Data(25),
      I2 => Res_Forward2,
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(5),
      O => \Using_FPGA.Native_5\
    );
\Using_FPGA.Native_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => EX_Result(24),
      I1 => Reg2_Data(24),
      I2 => Res_Forward2,
      I3 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(6),
      O => \Using_FPGA.Native_6\
    );
\Using_FPGA.Native_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
        port map (
      I0 => EX_Result(23),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(23),
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(7),
      O => \Using_FPGA.Native_7\
    );
\Using_FPGA.Native_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
        port map (
      I0 => EX_Result(22),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(22),
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(8),
      O => \Using_FPGA.Native_8\
    );
\Using_FPGA.Native_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
        port map (
      I0 => EX_Result(21),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(21),
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(9),
      O => \Using_FPGA.Native_9\
    );
\Using_FPGA.Native_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
        port map (
      I0 => EX_Result(20),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(20),
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(10),
      O => \Using_FPGA.Native_10\
    );
\Using_FPGA.Native_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
        port map (
      I0 => EX_Result(19),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(19),
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(11),
      O => \Using_FPGA.Native_11\
    );
\Using_FPGA.Native_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
        port map (
      I0 => EX_Result(18),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(18),
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => Imm_Value(12),
      O => \Using_FPGA.Native_12\
    );
\Using_FPGA.Native_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
        port map (
      I0 => EX_Result(17),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(17),
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      O => \Using_FPGA.Native_13\
    );
\Using_FPGA.Native_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
        port map (
      I0 => EX_Result(16),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(16),
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I5 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_14\
    );
\Using_FPGA.Native_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__40_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(0),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_15\
    );
\Using_FPGA.Native_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__39_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(1),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_16\
    );
\Using_FPGA.Native_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__38_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(2),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_17\
    );
\Using_FPGA.Native_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__37_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(3),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_18\
    );
\Using_FPGA.Native_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__36_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(4),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_19\
    );
\Using_FPGA.Native_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__35_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(5),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_20\
    );
\Using_FPGA.Native_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__34_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(6),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_21\
    );
\Using_FPGA.Native_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__33_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(7),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_22\
    );
\Using_FPGA.Native_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__32_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(8),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_23\
    );
\Using_FPGA.Native_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__31_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(9),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_24\
    );
\Using_FPGA.Native_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__30_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(10),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_25\
    );
\Using_FPGA.Native_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__29_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(11),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_26\
    );
\Using_FPGA.Native_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__28_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(12),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_27\
    );
\Using_FPGA.Native_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__27_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(13),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_28\
    );
\Using_FPGA.Native_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__26_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(14),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_29\
    );
\Using_FPGA.Native_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__25_n_0\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      I2 => \Size_17to32.imm_Reg_reg[0]_0\(15),
      I3 => Use_Imm_Reg,
      I4 => \^size_17to32.imm_reg_reg[0]\,
      O => \Using_FPGA.Native_30\
    );
\Using_FPGA.Native_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(0),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(0),
      O => \Using_FPGA.Native_i_2__25_n_0\
    );
\Using_FPGA.Native_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(1),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(1),
      O => \Using_FPGA.Native_i_2__26_n_0\
    );
\Using_FPGA.Native_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(2),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(2),
      O => \Using_FPGA.Native_i_2__27_n_0\
    );
\Using_FPGA.Native_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(3),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(3),
      O => \Using_FPGA.Native_i_2__28_n_0\
    );
\Using_FPGA.Native_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(4),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(4),
      O => \Using_FPGA.Native_i_2__29_n_0\
    );
\Using_FPGA.Native_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(5),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(5),
      O => \Using_FPGA.Native_i_2__30_n_0\
    );
\Using_FPGA.Native_i_2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(6),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(6),
      O => \Using_FPGA.Native_i_2__31_n_0\
    );
\Using_FPGA.Native_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(7),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(7),
      O => \Using_FPGA.Native_i_2__32_n_0\
    );
\Using_FPGA.Native_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(8),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(8),
      O => \Using_FPGA.Native_i_2__33_n_0\
    );
\Using_FPGA.Native_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(9),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(9),
      O => \Using_FPGA.Native_i_2__34_n_0\
    );
\Using_FPGA.Native_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(10),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(10),
      O => \Using_FPGA.Native_i_2__35_n_0\
    );
\Using_FPGA.Native_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(11),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(11),
      O => \Using_FPGA.Native_i_2__36_n_0\
    );
\Using_FPGA.Native_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(12),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(12),
      O => \Using_FPGA.Native_i_2__37_n_0\
    );
\Using_FPGA.Native_i_2__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(13),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(13),
      O => \Using_FPGA.Native_i_2__38_n_0\
    );
\Using_FPGA.Native_i_2__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(14),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(14),
      O => \Using_FPGA.Native_i_2__39_n_0\
    );
\Using_FPGA.Native_i_2__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => EX_Result(15),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => Res_Forward2,
      I3 => Reg2_Data(15),
      O => \Using_FPGA.Native_i_2__40_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_33 is
  port (
    \Size_17to32.imm_Reg_reg[1]\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_33 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_33;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_33 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \Size_17to32.imm_Reg_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_34 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_34 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_34;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_34 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_35 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_35 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_35;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_35 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_36 is
  port (
    \Result_Sel_reg[1]\ : out STD_LOGIC;
    reset_BIP_I8_out : out STD_LOGIC;
    mbar_hold_I_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    Reg_Test_Equal_N_i7_out : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    use_Reg_Neg_DI_i28_out : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    force_Val1_i29_out : out STD_LOGIC;
    use_Reg_Neg_S_i30_out : out STD_LOGIC;
    force1_i31_out : out STD_LOGIC;
    load_Store_i_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_36 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_36;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_36 is
  signal \^result_sel_reg[1]\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__61\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__62\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__63\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__20\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__21\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Using_FPGA.reset_BIP_I_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of load_Store_i_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of mbar_hold_I_i_3 : label is "soft_lutpair21";
begin
  \Result_Sel_reg[1]\ <= \^result_sel_reg[1]\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_2\,
      A1 => \Using_FPGA.Native_3\,
      A2 => \Using_FPGA.Native_4\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^result_sel_reg[1]\
    );
\Using_FPGA.Native_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000440"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\,
      O => Reg_Test_Equal_N_i7_out
    );
\Using_FPGA.Native_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2008"
    )
        port map (
      I0 => \^using_fpga.native_1\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\,
      O => use_Reg_Neg_DI_i28_out
    );
\Using_FPGA.Native_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^using_fpga.native_1\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\,
      O => force_Val1_i29_out
    );
\Using_FPGA.Native_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2008"
    )
        port map (
      I0 => \^using_fpga.native_1\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\,
      O => use_Reg_Neg_S_i30_out
    );
\Using_FPGA.Native_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^result_sel_reg[1]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      I5 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => \^using_fpga.native_1\
    );
\Using_FPGA.Native_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^result_sel_reg[1]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      O => \Using_FPGA.Native\
    );
\Using_FPGA.Native_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^using_fpga.native_1\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\,
      O => force1_i31_out
    );
\Using_FPGA.Native_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^result_sel_reg[1]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      O => \^using_fpga.native_0\
    );
\Using_FPGA.reset_BIP_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^result_sel_reg[1]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => reset_BIP_I8_out
    );
load_Store_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^result_sel_reg[1]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I2 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => load_Store_i_reg
    );
mbar_hold_I_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^result_sel_reg[1]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      O => mbar_hold_I_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_37 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_37 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_37;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_37 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_38 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_swx_I_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_38 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_38;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_38 is
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  Imm_Value(0) <= \^imm_value\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^imm_value\(0)
    );
is_swx_I_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^imm_value\(0),
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      O => is_swx_I_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_386 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_386 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_386;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_386 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_39 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_39 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_39;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_39 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_390 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_390 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_390;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_390 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_395 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_395 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_395;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_395 is
  signal \Use_unisim.MB_SRL16E_I1_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Use_unisim.MB_SRL16E_I1_n_0\
    );
\Using_FPGA.Native_i_1__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Use_unisim.MB_SRL16E_I1_n_0\,
      I1 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      O => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_40 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_40 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_40;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_40 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_400 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_400 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_400;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_400 is
  signal \Use_unisim.MB_SRL16E_I1_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Use_unisim.MB_SRL16E_I1_n_0\
    );
\Using_FPGA.Native_i_1__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Use_unisim.MB_SRL16E_I1_n_0\,
      I1 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      O => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_405 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_405 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_405;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_405 is
  signal \Use_unisim.MB_SRL16E_I1_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Use_unisim.MB_SRL16E_I1_n_0\
    );
\Using_FPGA.Native_i_1__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Use_unisim.MB_SRL16E_I1_n_0\,
      I1 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      O => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_41 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_41 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_41;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_41 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_410 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_410 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_410;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_410 is
  signal \Use_unisim.MB_SRL16E_I1_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Use_unisim.MB_SRL16E_I1_n_0\
    );
\Using_FPGA.Native_i_1__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Use_unisim.MB_SRL16E_I1_n_0\,
      I1 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      O => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_415 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_415 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_415;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_415 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_42 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_42 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_42;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_42 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_420 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_420 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_420;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_420 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_425 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_425 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_425;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_425 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_43 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_43 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_43;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_43 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_430 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_430 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_430;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_430 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native_0\,
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_435 is
  port (
    PC_OF : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_435 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_435;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_435 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => nonvalid_IFetch_n_reg,
      CLK => Clk,
      D => \Using_FPGA.Native\,
      Q => PC_OF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_44 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_44 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_44;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_44 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_45 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_45 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_45;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_45 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_46 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_46 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_46;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_46 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_47 is
  port (
    Compare_Instr_reg : out STD_LOGIC;
    write_Reg_reg : out STD_LOGIC;
    is_lwx_I0 : out STD_LOGIC;
    write_Reg_reg_0 : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ : in STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_47 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_47;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_47 is
  signal \^compare_instr_reg\ : STD_LOGIC;
  signal \^write_reg_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  Compare_Instr_reg <= \^compare_instr_reg\;
  write_Reg_reg <= \^write_reg_reg\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^compare_instr_reg\
    );
\Using_FPGA.Native_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \^compare_instr_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      O => \^write_reg_reg\
    );
is_lwx_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^compare_instr_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => Imm_Value(2),
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      O => is_lwx_I0
    );
write_Reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00077777"
    )
        port map (
      I0 => \^write_reg_reg\,
      I1 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      I2 => Imm_Value(1),
      I3 => Imm_Value(0),
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\,
      O => write_Reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_48 is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_48 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_48;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_48 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_49 is
  port (
    \Size_17to32.imm_Reg_reg[15]\ : out STD_LOGIC;
    mtsmsr_write_i_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_49 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_49;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_49 is
  signal \^size_17to32.imm_reg_reg[15]\ : STD_LOGIC;
  signal mtsmsr_write_i_i_3_n_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Size_17to32.imm_Reg_reg[15]\ <= \^size_17to32.imm_reg_reg[15]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^size_17to32.imm_reg_reg[15]\
    );
mtsmsr_write_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFFFFFFF"
    )
        port map (
      I0 => mtsmsr_write_i_i_3_n_0,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      O => mtsmsr_write_i_reg
    );
mtsmsr_write_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^size_17to32.imm_reg_reg[15]\,
      I1 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      O => mtsmsr_write_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_50 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    is_swx_I_reg : out STD_LOGIC;
    jump2_I_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    inHibit_EX : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_50 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_50;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_50 is
  signal \^select_logic_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  Select_Logic_reg <= \^select_logic_reg\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^select_logic_reg\
    );
is_swx_I_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^select_logic_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      O => is_swx_I_reg
    );
jump2_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5FF"
    )
        port map (
      I0 => \^select_logic_reg\,
      I1 => \Using_FPGA.Native_2\,
      I2 => inHibit_EX,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      O => jump2_I_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_51 is
  port (
    \Logic_Oper_reg[0]\ : out STD_LOGIC;
    using_Imm_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_mbar_decode : out STD_LOGIC;
    mbar_decode_I_reg : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    enable_Interrupts_I : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    write_Reg_reg : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\ : in STD_LOGIC;
    p_1_in48_in : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_8\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_9\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_10\ : in STD_LOGIC;
    MSR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_51 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_51;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_51 is
  signal \^logic_oper_reg[0]\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__2_n_0\ : STD_LOGIC;
  signal \^using_fpga.set_bip_i_reg\ : STD_LOGIC;
  signal \^mbar_decode_i_reg\ : STD_LOGIC;
  signal write_Reg_i_6_n_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__121\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__126\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__42\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of write_Reg_i_4 : label is "soft_lutpair25";
begin
  \Logic_Oper_reg[0]\ <= \^logic_oper_reg[0]\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.set_BIP_I_reg\ <= \^using_fpga.set_bip_i_reg\;
  mbar_decode_I_reg <= \^mbar_decode_i_reg\;
\Size_17to32.imm_Reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^logic_oper_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      O => using_Imm_reg
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_4\,
      A1 => \Using_FPGA.Native_5\,
      A2 => \Using_FPGA.Native_6\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^logic_oper_reg[0]\
    );
\Using_FPGA.Native_i_1__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => MSR(0),
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_1__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => MSR(1),
      O => \Using_FPGA.Native_3\
    );
\Using_FPGA.Native_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^using_fpga.set_bip_i_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      O => \Using_FPGA.Native\
    );
\Using_FPGA.Native_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020002"
    )
        port map (
      I0 => \^using_fpga.set_bip_i_reg\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => \Using_FPGA.Native_i_3__2_n_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\,
      I4 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      I5 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      O => \^using_fpga.native_0\
    );
\Using_FPGA.Native_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \^logic_oper_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      O => \^using_fpga.set_bip_i_reg\
    );
\Using_FPGA.Native_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^logic_oper_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      O => \Using_FPGA.Native_i_3__2_n_0\
    );
\Using_FPGA.Native_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^logic_oper_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.enable_Interrupts_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^logic_oper_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_8\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_9\,
      I4 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => enable_Interrupts_I
    );
inHibit_EX_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF777F7"
    )
        port map (
      I0 => \^logic_oper_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I4 => p_1_in48_in,
      O => inHibit_EX_reg
    );
mbar_decode_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^mbar_decode_i_reg\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\,
      I2 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => of_mbar_decode
    );
mbar_decode_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \^logic_oper_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      O => \^mbar_decode_i_reg\
    );
write_Reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => write_Reg_i_6_n_0,
      I1 => \^using_fpga.set_bip_i_reg\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_10\,
      O => write_Reg_reg
    );
write_Reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF1FBFFFFF"
    )
        port map (
      I0 => \^logic_oper_reg[0]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      O => write_Reg_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_52 is
  port (
    \Logic_Oper_reg[1]\ : out STD_LOGIC;
    Sext16_reg : out STD_LOGIC;
    Sign_Extend_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_52 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_52;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_52 is
  signal \^logic_oper_reg[1]\ : STD_LOGIC;
  signal \^sign_extend_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Logic_Oper_reg[1]\ <= \^logic_oper_reg[1]\;
  Sign_Extend_reg <= \^sign_extend_reg\;
Sext8_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \out\(0),
      I1 => \^sign_extend_reg\,
      I2 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I3 => mul_Executing_reg,
      O => Sext16_reg
    );
Sign_Extend_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^logic_oper_reg[1]\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      O => \^sign_extend_reg\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^logic_oper_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_53 is
  port (
    p_1_in48_in : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_53 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_53;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_53 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => p_1_in48_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_54 is
  port (
    \write_Addr_I_reg[1]\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_54 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_54;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_54 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \write_Addr_I_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_55 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_55 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_55;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_55 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_0\,
      A1 => \Using_FPGA.Native_1\,
      A2 => \Using_FPGA.Native_2\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MB_SRL16E_56 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    Reg_Test_Equal_i : out STD_LOGIC;
    \Using_FPGA.reset_BIP_I_reg\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MB_SRL16E_56 : entity is "MB_SRL16E";
end microblaze_mcs_0_MB_SRL16E_56;

architecture STRUCTURE of microblaze_mcs_0_MB_SRL16E_56 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_0\,
      A1 => \Using_FPGA.Native_1\,
      A2 => \Using_FPGA.Native_2\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEFFFFF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      I4 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      I5 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      O => Reg_Test_Equal_i
    );
\Using_FPGA.reset_BIP_I_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\,
      I2 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\,
      I3 => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      O => \Using_FPGA.reset_BIP_I_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_RAM_Module_Top is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 0 to 31 );
    DATA_OUTB : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 10 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 10 );
    DATA_INB : in STD_LOGIC_VECTOR ( 0 to 31 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_RAM_Module_Top : entity is "RAM_Module_Top";
end microblaze_mcs_0_RAM_Module_Top;

architecture STRUCTURE of microblaze_mcs_0_RAM_Module_Top is
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : label is "PRIMITIVE";
  attribute box_type of \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : label is "PRIMITIVE";
begin
\Using_B36_S18.The_BRAMs[0].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRA(0),
      ADDRARDADDR(13) => ADDRA(1),
      ADDRARDADDR(12) => ADDRA(2),
      ADDRARDADDR(11) => ADDRA(3),
      ADDRARDADDR(10) => ADDRA(4),
      ADDRARDADDR(9) => ADDRA(5),
      ADDRARDADDR(8) => ADDRA(6),
      ADDRARDADDR(7) => ADDRA(7),
      ADDRARDADDR(6) => ADDRA(8),
      ADDRARDADDR(5) => ADDRA(9),
      ADDRARDADDR(4) => ADDRA(10),
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => DATA_INB(0),
      DIBDI(14) => DATA_INB(1),
      DIBDI(13) => DATA_INB(2),
      DIBDI(12) => DATA_INB(3),
      DIBDI(11) => DATA_INB(4),
      DIBDI(10) => DATA_INB(5),
      DIBDI(9) => DATA_INB(6),
      DIBDI(8) => DATA_INB(7),
      DIBDI(7) => DATA_INB(8),
      DIBDI(6) => DATA_INB(9),
      DIBDI(5) => DATA_INB(10),
      DIBDI(4) => DATA_INB(11),
      DIBDI(3) => DATA_INB(12),
      DIBDI(2) => DATA_INB(13),
      DIBDI(1) => DATA_INB(14),
      DIBDI(0) => DATA_INB(15),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 16) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => DATA_OUTA(0),
      DOADO(14) => DATA_OUTA(1),
      DOADO(13) => DATA_OUTA(2),
      DOADO(12) => DATA_OUTA(3),
      DOADO(11) => DATA_OUTA(4),
      DOADO(10) => DATA_OUTA(5),
      DOADO(9) => DATA_OUTA(6),
      DOADO(8) => DATA_OUTA(7),
      DOADO(7) => DATA_OUTA(8),
      DOADO(6) => DATA_OUTA(9),
      DOADO(5) => DATA_OUTA(10),
      DOADO(4) => DATA_OUTA(11),
      DOADO(3) => DATA_OUTA(12),
      DOADO(2) => DATA_OUTA(13),
      DOADO(1) => DATA_OUTA(14),
      DOADO(0) => DATA_OUTA(15),
      DOBDO(31 downto 16) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => DATA_OUTB(0),
      DOBDO(14) => DATA_OUTB(1),
      DOBDO(13) => DATA_OUTB(2),
      DOBDO(12) => DATA_OUTB(3),
      DOBDO(11) => DATA_OUTB(4),
      DOBDO(10) => DATA_OUTB(5),
      DOBDO(9) => DATA_OUTB(6),
      DOBDO(8) => DATA_OUTB(7),
      DOBDO(7) => DATA_OUTB(8),
      DOBDO(6) => DATA_OUTB(9),
      DOBDO(5) => DATA_OUTB(10),
      DOBDO(4) => DATA_OUTB(11),
      DOBDO(3) => DATA_OUTB(12),
      DOBDO(2) => DATA_OUTB(13),
      DOBDO(1) => DATA_OUTB(14),
      DOBDO(0) => DATA_OUTB(15),
      DOPADOP(3 downto 0) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => LMB_AddrStrobe,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => WEB(0),
      WEBWE(0) => WEB(1)
    );
\Using_B36_S18.The_BRAMs[1].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRA(0),
      ADDRARDADDR(13) => ADDRA(1),
      ADDRARDADDR(12) => ADDRA(2),
      ADDRARDADDR(11) => ADDRA(3),
      ADDRARDADDR(10) => ADDRA(4),
      ADDRARDADDR(9) => ADDRA(5),
      ADDRARDADDR(8) => ADDRA(6),
      ADDRARDADDR(7) => ADDRA(7),
      ADDRARDADDR(6) => ADDRA(8),
      ADDRARDADDR(5) => ADDRA(9),
      ADDRARDADDR(4) => ADDRA(10),
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => DATA_INB(16),
      DIBDI(14) => DATA_INB(17),
      DIBDI(13) => DATA_INB(18),
      DIBDI(12) => DATA_INB(19),
      DIBDI(11) => DATA_INB(20),
      DIBDI(10) => DATA_INB(21),
      DIBDI(9) => DATA_INB(22),
      DIBDI(8) => DATA_INB(23),
      DIBDI(7) => DATA_INB(24),
      DIBDI(6) => DATA_INB(25),
      DIBDI(5) => DATA_INB(26),
      DIBDI(4) => DATA_INB(27),
      DIBDI(3) => DATA_INB(28),
      DIBDI(2) => DATA_INB(29),
      DIBDI(1) => DATA_INB(30),
      DIBDI(0) => DATA_INB(31),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 16) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => DATA_OUTA(16),
      DOADO(14) => DATA_OUTA(17),
      DOADO(13) => DATA_OUTA(18),
      DOADO(12) => DATA_OUTA(19),
      DOADO(11) => DATA_OUTA(20),
      DOADO(10) => DATA_OUTA(21),
      DOADO(9) => DATA_OUTA(22),
      DOADO(8) => DATA_OUTA(23),
      DOADO(7) => DATA_OUTA(24),
      DOADO(6) => DATA_OUTA(25),
      DOADO(5) => DATA_OUTA(26),
      DOADO(4) => DATA_OUTA(27),
      DOADO(3) => DATA_OUTA(28),
      DOADO(2) => DATA_OUTA(29),
      DOADO(1) => DATA_OUTA(30),
      DOADO(0) => DATA_OUTA(31),
      DOBDO(31 downto 16) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => DATA_OUTB(16),
      DOBDO(14) => DATA_OUTB(17),
      DOBDO(13) => DATA_OUTB(18),
      DOBDO(12) => DATA_OUTB(19),
      DOBDO(11) => DATA_OUTB(20),
      DOBDO(10) => DATA_OUTB(21),
      DOBDO(9) => DATA_OUTB(22),
      DOBDO(8) => DATA_OUTB(23),
      DOBDO(7) => DATA_OUTB(24),
      DOBDO(6) => DATA_OUTB(25),
      DOBDO(5) => DATA_OUTB(26),
      DOBDO(4) => DATA_OUTB(27),
      DOBDO(3) => DATA_OUTB(28),
      DOBDO(2) => DATA_OUTB(29),
      DOBDO(1) => DATA_OUTB(30),
      DOBDO(0) => DATA_OUTB(31),
      DOPADOP(3 downto 0) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => LMB_AddrStrobe,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => WEB(2),
      WEBWE(0) => WEB(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Uart_Control_Status is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_error_reg_0 : out STD_LOGIC;
    UART_Interrupt : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    new_rx_data_write_reg : in STD_LOGIC;
    Clk : in STD_LOGIC;
    LMB_Rst_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lmb_reg_read_reg : in STD_LOGIC;
    RX_Data_Received : in STD_LOGIC;
    TX_Data_Transmitted : in STD_LOGIC;
    tx_buffer_empty_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LMB_Rst_reg_0 : in STD_LOGIC;
    new_rx_data_orig : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_First.Clk_En_Out_i_reg\ : in STD_LOGIC;
    Q_0 : in STD_LOGIC;
    stop_Bit_Position_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Uart_Control_Status : entity is "Uart_Control_Status";
end microblaze_mcs_0_Uart_Control_Status;

architecture STRUCTURE of microblaze_mcs_0_Uart_Control_Status is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal UART_Error_Interrupt : STD_LOGIC;
  signal \UART_Status[6]_i_1_n_0\ : STD_LOGIC;
  signal error_interrupt_i_1_n_0 : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
UART_Interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => UART_Error_Interrupt,
      I1 => RX_Data_Received,
      I2 => TX_Data_Transmitted,
      O => UART_Interrupt
    );
\UART_Status[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => lmb_reg_read_reg,
      I5 => Q(0),
      O => \UART_Status[6]_i_1_n_0\
    );
\UART_Status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => tx_buffer_empty_i_reg(0),
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(0),
      R => \UART_Status[6]_i_1_n_0\
    );
\UART_Status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => tx_buffer_empty_i_reg(1),
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(1),
      R => \UART_Status[6]_i_1_n_0\
    );
\UART_Status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(0),
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(2),
      R => \UART_Status[6]_i_1_n_0\
    );
\UART_Status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(1),
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(3),
      R => \UART_Status[6]_i_1_n_0\
    );
error_interrupt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => new_rx_data_orig(0),
      I1 => \not_First.Clk_En_Out_i_reg\,
      I2 => Q_0,
      I3 => stop_Bit_Position_reg,
      I4 => RX_Data_Received,
      I5 => tx_buffer_empty_i_reg(0),
      O => error_interrupt_i_1_n_0
    );
error_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => error_interrupt_i_1_n_0,
      Q => UART_Error_Interrupt,
      R => LMB_Rst_reg_0
    );
frame_error_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_Rst_reg,
      Q => \^d\(1),
      R => '0'
    );
overrun_error_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => Q(0),
      I1 => lmb_reg_read_reg,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(4),
      O => frame_error_reg_0
    );
overrun_error_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => new_rx_data_write_reg,
      Q => \^d\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_XIL_SRL16E is
  port (
    D_0 : out STD_LOGIC;
    \not_First.Clk_En_Out_i_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_XIL_SRL16E : entity is "XIL_SRL16E";
end microblaze_mcs_0_XIL_SRL16E;

architecture STRUCTURE of microblaze_mcs_0_XIL_SRL16E is
  signal \^d_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/DIV16_SRL16E/Use_unisim.XIL_SRL16E_I1 ";
begin
  D_0 <= \^d_0\;
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0001",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => \not_First.Clk_En_Out_i_reg\,
      CLK => Clk,
      D => \^d_0\,
      Q => \^d_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_XIL_SRL16E_669 is
  port (
    D : out STD_LOGIC;
    Clk_En : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_XIL_SRL16E_669 : entity is "XIL_SRL16E";
end microblaze_mcs_0_XIL_SRL16E_669;

architecture STRUCTURE of microblaze_mcs_0_XIL_SRL16E_669 is
  signal \^d\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1 ";
begin
  D <= \^d\;
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0001",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => Clk_En,
      CLK => Clk,
      D => \^d\,
      Q => \^d\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_XIL_SRL16E_670 is
  port (
    Clk_En : out STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_XIL_SRL16E_670 : entity is "XIL_SRL16E";
end microblaze_mcs_0_XIL_SRL16E_670;

architecture STRUCTURE of microblaze_mcs_0_XIL_SRL16E_670 is
  signal \^clk_en\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1 ";
begin
  Clk_En <= \^clk_en\;
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0001",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => Clk,
      D => \^clk_en\,
      Q => \^clk_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_XIL_SRL16E__parameterized1\ is
  port (
    S : out STD_LOGIC;
    \not_First.Clk_En_Out_i_reg\ : in STD_LOGIC;
    start_Edge_Detected_reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_XIL_SRL16E__parameterized1\ : entity is "XIL_SRL16E";
end \microblaze_mcs_0_XIL_SRL16E__parameterized1\;

architecture STRUCTURE of \microblaze_mcs_0_XIL_SRL16E__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1 ";
begin
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \not_First.Clk_En_Out_i_reg\,
      CLK => Clk,
      D => start_Edge_Detected_reg,
      Q => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_XIL_SRL16E__parameterized3\ is
  port (
    new_rx_data_write_reg : out STD_LOGIC;
    \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\ : out STD_LOGIC;
    stop_Bit_Position_reg : out STD_LOGIC;
    running_reg : out STD_LOGIC;
    frame_error_reg : out STD_LOGIC;
    new_rx_data_write_reg_0 : out STD_LOGIC;
    \not_First.Clk_En_Out_i_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    stop_Bit_Position_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_Edge_Detected_reg : in STD_LOGIC;
    LMB_Rst_reg : in STD_LOGIC;
    running_reg_0 : in STD_LOGIC;
    \lmb_abus_Q_reg[5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_XIL_SRL16E__parameterized3\ : entity is "XIL_SRL16E";
end \microblaze_mcs_0_XIL_SRL16E__parameterized3\;

architecture STRUCTURE of \microblaze_mcs_0_XIL_SRL16E__parameterized3\ is
  signal D7_out : STD_LOGIC;
  signal RX_Frame_Error : STD_LOGIC;
  signal \^new_rx_data_write_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[2].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[3].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[4].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[5].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[6].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[7].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[8].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair3";
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Delay_16/Use_unisim.XIL_SRL16E_I1 ";
  attribute SOFT_HLUTNM of \Use_unisim.XIL_SRL16E_I1_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of frame_error_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of new_rx_data_write_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of stop_Bit_Position_i_1 : label is "soft_lutpair5";
begin
  new_rx_data_write_reg <= \^new_rx_data_write_reg\;
\Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \out\(8),
      I1 => \^new_rx_data_write_reg\,
      I2 => stop_Bit_Position_reg_0,
      I3 => \out\(7),
      O => \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[2].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \out\(7),
      I1 => \^new_rx_data_write_reg\,
      I2 => stop_Bit_Position_reg_0,
      I3 => \out\(6),
      O => \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[3].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \out\(6),
      I1 => \^new_rx_data_write_reg\,
      I2 => stop_Bit_Position_reg_0,
      I3 => \out\(5),
      O => \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[4].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \out\(5),
      I1 => \^new_rx_data_write_reg\,
      I2 => stop_Bit_Position_reg_0,
      I3 => \out\(4),
      O => \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[5].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \out\(4),
      I1 => \^new_rx_data_write_reg\,
      I2 => stop_Bit_Position_reg_0,
      I3 => \out\(3),
      O => \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[6].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \out\(3),
      I1 => \^new_rx_data_write_reg\,
      I2 => stop_Bit_Position_reg_0,
      I3 => \out\(2),
      O => \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[7].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \out\(2),
      I1 => \^new_rx_data_write_reg\,
      I2 => stop_Bit_Position_reg_0,
      I3 => \out\(1),
      O => \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[8].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \out\(1),
      I1 => \^new_rx_data_write_reg\,
      I2 => stop_Bit_Position_reg_0,
      I3 => \out\(0),
      O => \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\
    );
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => \not_First.Clk_En_Out_i_reg\,
      CLK => Clk,
      D => D7_out,
      Q => \^new_rx_data_write_reg\
    );
\Use_unisim.XIL_SRL16E_I1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^new_rx_data_write_reg\,
      I1 => stop_Bit_Position_reg_0,
      I2 => S,
      O => D7_out
    );
frame_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B0A"
    )
        port map (
      I0 => RX_Frame_Error,
      I1 => \lmb_abus_Q_reg[5]\,
      I2 => LMB_Rst_reg,
      I3 => D(0),
      O => frame_error_reg
    );
frame_error_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => stop_Bit_Position_reg_0,
      I1 => \^new_rx_data_write_reg\,
      I2 => \not_First.Clk_En_Out_i_reg\,
      I3 => in0(0),
      O => RX_Frame_Error
    );
new_rx_data_write_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => stop_Bit_Position_reg_0,
      I1 => \^new_rx_data_write_reg\,
      I2 => \not_First.Clk_En_Out_i_reg\,
      I3 => in0(0),
      O => new_rx_data_write_reg_0
    );
running_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF7F0000F000"
    )
        port map (
      I0 => stop_Bit_Position_reg_0,
      I1 => \^new_rx_data_write_reg\,
      I2 => \not_First.Clk_En_Out_i_reg\,
      I3 => start_Edge_Detected_reg,
      I4 => LMB_Rst_reg,
      I5 => running_reg_0,
      O => running_reg
    );
stop_Bit_Position_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \out\(0),
      I1 => \not_First.Clk_En_Out_i_reg\,
      I2 => \^new_rx_data_write_reg\,
      I3 => stop_Bit_Position_reg_0,
      O => stop_Bit_Position_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_XIL_SRL16E__parameterized7\ is
  port (
    Q : out STD_LOGIC;
    \not_First.Clk_En_Out_i_reg\ : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_XIL_SRL16E__parameterized7\ : entity is "XIL_SRL16E";
end \microblaze_mcs_0_XIL_SRL16E__parameterized7\;

architecture STRUCTURE of \microblaze_mcs_0_XIL_SRL16E__parameterized7\ is
  signal \^q\ : STD_LOGIC;
  signal \NLW_Use_unisim.XIL_SRL16CE_I1Use_unisim.XIL_SRL16E_I1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16CE_I1Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.XIL_SRL16CE_I1Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16CE_I1Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Two_SRL16.SRL16E_2/Use_unisim.XIL_SRL16E_I1 ";
begin
  Q <= \^q\;
\Use_unisim.XIL_SRL16CE_I1Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000001",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => \not_First.Clk_En_Out_i_reg\,
      CLK => Clk,
      D => \^q\,
      Q => \^q\,
      Q31 => \NLW_Use_unisim.XIL_SRL16CE_I1Use_unisim.XIL_SRL16E_I1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_XIL_SRLC16E is
  port (
    D : out STD_LOGIC;
    \not_First.Clk_En_Out_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_XIL_SRLC16E : entity is "XIL_SRLC16E";
end microblaze_mcs_0_XIL_SRLC16E;

architecture STRUCTURE of microblaze_mcs_0_XIL_SRLC16E is
begin
  D <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_intr_ctrl is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Extend_Data_Read : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    sel_LSB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : in STD_LOGIC;
    DATA_OUTB : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \No_ECC.lmb_as_reg\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\ : in STD_LOGIC;
    lmb_reg_read_Q_reg : in STD_LOGIC;
    lmb_reg_read_Q_reg_0 : in STD_LOGIC;
    lmb_reg_write_reg : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lmb_reg_read_reg : in STD_LOGIC;
    \UART_Status_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \RX_Data_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_intr_ctrl : entity is "intr_ctrl";
end microblaze_mcs_0_intr_ctrl;

architecture STRUCTURE of microblaze_mcs_0_intr_ctrl is
  signal \^data_read\ : STD_LOGIC;
  signal \^extend_data_read\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal INTC_CIPR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal R : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC;
  signal \^using_fpga.native_3\ : STD_LOGIC;
  signal \^using_fpga.native_4\ : STD_LOGIC;
  signal \^using_fpga.native_5\ : STD_LOGIC;
  signal \^using_fpga.native_6\ : STD_LOGIC;
  signal \^using_fpga.native_7\ : STD_LOGIC;
  signal \^using_fpga.native_8\ : STD_LOGIC;
  signal \^using_fpga.native_9\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__47_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__49_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__52_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__56_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__6_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__7_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__8_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_4__0_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[0].fdr_i\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \cipr_rd_dff_all[0].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[10].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[10].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[11].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[11].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[12].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[12].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[13].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[13].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[14].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[14].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[15].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[15].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[16].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[16].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[17].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[17].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[18].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[18].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[19].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[19].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[1].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[1].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[20].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[20].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[21].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[21].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[22].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[22].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[23].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[23].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[24].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[24].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[25].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[25].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[26].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[26].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[27].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[27].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[28].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[28].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[29].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[29].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[2].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[2].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[30].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[30].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[31].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[31].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[3].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[3].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[4].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[4].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[5].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[5].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[6].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[6].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[7].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[7].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[8].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[8].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[9].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[9].fdr_i\ : label is "PRIMITIVE";
begin
  Data_Read <= \^data_read\;
  Extend_Data_Read(15 downto 0) <= \^extend_data_read\(15 downto 0);
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_2\ <= \^using_fpga.native_2\;
  \Using_FPGA.Native_3\ <= \^using_fpga.native_3\;
  \Using_FPGA.Native_4\ <= \^using_fpga.native_4\;
  \Using_FPGA.Native_5\ <= \^using_fpga.native_5\;
  \Using_FPGA.Native_6\ <= \^using_fpga.native_6\;
  \Using_FPGA.Native_7\ <= \^using_fpga.native_7\;
  \Using_FPGA.Native_8\ <= \^using_fpga.native_8\;
  \Using_FPGA.Native_9\ <= \^using_fpga.native_9\;
\Using_FPGA.Native_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \^data_read\,
      I1 => sel_LSB(1),
      I2 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      I3 => sel_LSB(0),
      I4 => \^extend_data_read\(15),
      O => \^extend_data_read\(7)
    );
\Using_FPGA.Native_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540FFFF55400000"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__47_n_0\,
      I1 => DATA_OUTB(3),
      I2 => \No_ECC.lmb_as_reg\,
      I3 => \Using_FPGA.Native_i_3__8_n_0\,
      I4 => sel_LSB(0),
      I5 => \^extend_data_read\(14),
      O => \^extend_data_read\(6)
    );
\Using_FPGA.Native_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540FFFF55400000"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__49_n_0\,
      I1 => DATA_OUTB(2),
      I2 => \No_ECC.lmb_as_reg\,
      I3 => \Using_FPGA.Native_i_3__7_n_0\,
      I4 => sel_LSB(0),
      I5 => \^extend_data_read\(13),
      O => \^extend_data_read\(5)
    );
\Using_FPGA.Native_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => sel_LSB(1),
      I2 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\,
      I3 => sel_LSB(0),
      I4 => \^extend_data_read\(12),
      O => \^extend_data_read\(4)
    );
\Using_FPGA.Native_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540FFFF55400000"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__52_n_0\,
      I1 => DATA_OUTB(1),
      I2 => \No_ECC.lmb_as_reg\,
      I3 => \Using_FPGA.Native_i_3__6_n_0\,
      I4 => sel_LSB(0),
      I5 => \^extend_data_read\(11),
      O => \^extend_data_read\(3)
    );
\Using_FPGA.Native_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => sel_LSB(1),
      I2 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\,
      I3 => sel_LSB(0),
      I4 => \^extend_data_read\(10),
      O => \^extend_data_read\(2)
    );
\Using_FPGA.Native_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \^using_fpga.native_1\,
      I1 => sel_LSB(1),
      I2 => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\,
      I3 => sel_LSB(0),
      I4 => \^extend_data_read\(9),
      O => \^extend_data_read\(1)
    );
\Using_FPGA.Native_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540FFFF55400000"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__56_n_0\,
      I1 => DATA_OUTB(0),
      I2 => \No_ECC.lmb_as_reg\,
      I3 => \Using_FPGA.Native_i_4__0_n_0\,
      I4 => sel_LSB(0),
      I5 => \^extend_data_read\(8),
      O => \^extend_data_read\(0)
    );
\Using_FPGA.Native_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => INTC_CIPR(24),
      I1 => lmb_reg_read_Q_reg_0,
      I2 => lmb_reg_write_reg,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(20),
      O => \^using_fpga.native_2\
    );
\Using_FPGA.Native_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => INTC_CIPR(25),
      I1 => lmb_reg_read_Q_reg_0,
      I2 => lmb_reg_write_reg,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(21),
      O => \^using_fpga.native_3\
    );
\Using_FPGA.Native_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => INTC_CIPR(26),
      I1 => lmb_reg_read_Q_reg_0,
      I2 => lmb_reg_write_reg,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(22),
      O => \^using_fpga.native_4\
    );
\Using_FPGA.Native_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => INTC_CIPR(27),
      I1 => lmb_reg_read_Q_reg_0,
      I2 => lmb_reg_write_reg,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(23),
      O => \^using_fpga.native_5\
    );
\Using_FPGA.Native_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => INTC_CIPR(28),
      I1 => lmb_reg_read_Q_reg_0,
      I2 => lmb_reg_write_reg,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(24),
      O => \^using_fpga.native_6\
    );
\Using_FPGA.Native_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => INTC_CIPR(29),
      I1 => lmb_reg_read_Q_reg_0,
      I2 => lmb_reg_write_reg,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(25),
      O => \^using_fpga.native_7\
    );
\Using_FPGA.Native_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => INTC_CIPR(30),
      I1 => lmb_reg_read_Q_reg_0,
      I2 => lmb_reg_write_reg,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(26),
      O => \^using_fpga.native_8\
    );
\Using_FPGA.Native_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => INTC_CIPR(31),
      I1 => lmb_reg_read_Q_reg_0,
      I2 => lmb_reg_write_reg,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(27),
      O => \^using_fpga.native_9\
    );
\Using_FPGA.Native_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => INTC_CIPR(8),
      I1 => lmb_reg_read_Q_reg,
      I2 => \No_ECC.lmb_as_reg\,
      I3 => DATA_OUTB(4),
      I4 => sel_LSB(1),
      I5 => \^using_fpga.native_2\,
      O => \^extend_data_read\(8)
    );
\Using_FPGA.Native_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => INTC_CIPR(9),
      I1 => lmb_reg_read_Q_reg,
      I2 => \No_ECC.lmb_as_reg\,
      I3 => DATA_OUTB(5),
      I4 => sel_LSB(1),
      I5 => \^using_fpga.native_3\,
      O => \^extend_data_read\(9)
    );
\Using_FPGA.Native_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => INTC_CIPR(10),
      I1 => lmb_reg_read_Q_reg,
      I2 => \No_ECC.lmb_as_reg\,
      I3 => DATA_OUTB(6),
      I4 => sel_LSB(1),
      I5 => \^using_fpga.native_4\,
      O => \^extend_data_read\(10)
    );
\Using_FPGA.Native_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      I2 => DATA_OUTB(19),
      I3 => lmb_reg_write_reg,
      I4 => lmb_reg_read_Q_reg_0,
      I5 => INTC_CIPR(23),
      O => \^data_read\
    );
\Using_FPGA.Native_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515151515"
    )
        port map (
      I0 => sel_LSB(1),
      I1 => INTC_CIPR(22),
      I2 => lmb_reg_read_Q_reg,
      I3 => DATA_OUTB(18),
      I4 => lmb_as,
      I5 => Sl_Rdy,
      O => \Using_FPGA.Native_i_2__47_n_0\
    );
\Using_FPGA.Native_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      I2 => DATA_OUTB(18),
      I3 => lmb_reg_write_reg,
      I4 => lmb_reg_read_Q_reg_0,
      I5 => INTC_CIPR(22),
      O => \Using_FPGA.Native_10\
    );
\Using_FPGA.Native_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515151515"
    )
        port map (
      I0 => sel_LSB(1),
      I1 => INTC_CIPR(21),
      I2 => lmb_reg_read_Q_reg,
      I3 => DATA_OUTB(17),
      I4 => lmb_as,
      I5 => Sl_Rdy,
      O => \Using_FPGA.Native_i_2__49_n_0\
    );
\Using_FPGA.Native_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => INTC_CIPR(11),
      I1 => lmb_reg_read_Q_reg,
      I2 => \No_ECC.lmb_as_reg\,
      I3 => DATA_OUTB(7),
      I4 => sel_LSB(1),
      I5 => \^using_fpga.native_5\,
      O => \^extend_data_read\(11)
    );
\Using_FPGA.Native_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      I2 => DATA_OUTB(17),
      I3 => lmb_reg_write_reg,
      I4 => lmb_reg_read_Q_reg_0,
      I5 => INTC_CIPR(21),
      O => \Using_FPGA.Native_11\
    );
\Using_FPGA.Native_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      I2 => DATA_OUTB(16),
      I3 => lmb_reg_write_reg,
      I4 => lmb_reg_read_Q_reg_0,
      I5 => INTC_CIPR(20),
      O => \^using_fpga.native\
    );
\Using_FPGA.Native_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515151515"
    )
        port map (
      I0 => sel_LSB(1),
      I1 => INTC_CIPR(19),
      I2 => lmb_reg_read_Q_reg,
      I3 => DATA_OUTB(15),
      I4 => lmb_as,
      I5 => Sl_Rdy,
      O => \Using_FPGA.Native_i_2__52_n_0\
    );
\Using_FPGA.Native_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      I2 => DATA_OUTB(15),
      I3 => lmb_reg_write_reg,
      I4 => lmb_reg_read_Q_reg_0,
      I5 => INTC_CIPR(19),
      O => \Using_FPGA.Native_12\
    );
\Using_FPGA.Native_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      I2 => DATA_OUTB(14),
      I3 => lmb_reg_write_reg,
      I4 => lmb_reg_read_Q_reg_0,
      I5 => INTC_CIPR(18),
      O => \^using_fpga.native_0\
    );
\Using_FPGA.Native_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      I2 => DATA_OUTB(13),
      I3 => lmb_reg_write_reg,
      I4 => lmb_reg_read_Q_reg_0,
      I5 => INTC_CIPR(17),
      O => \^using_fpga.native_1\
    );
\Using_FPGA.Native_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515151515"
    )
        port map (
      I0 => sel_LSB(1),
      I1 => INTC_CIPR(16),
      I2 => lmb_reg_read_Q_reg,
      I3 => DATA_OUTB(12),
      I4 => lmb_as,
      I5 => Sl_Rdy,
      O => \Using_FPGA.Native_i_2__56_n_0\
    );
\Using_FPGA.Native_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      I2 => DATA_OUTB(12),
      I3 => lmb_reg_write_reg,
      I4 => lmb_reg_read_Q_reg_0,
      I5 => INTC_CIPR(16),
      O => \Using_FPGA.Native_13\
    );
\Using_FPGA.Native_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => INTC_CIPR(12),
      I1 => lmb_reg_read_Q_reg,
      I2 => \No_ECC.lmb_as_reg\,
      I3 => DATA_OUTB(8),
      I4 => sel_LSB(1),
      I5 => \^using_fpga.native_6\,
      O => \^extend_data_read\(12)
    );
\Using_FPGA.Native_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => INTC_CIPR(13),
      I1 => lmb_reg_read_Q_reg,
      I2 => \No_ECC.lmb_as_reg\,
      I3 => DATA_OUTB(9),
      I4 => sel_LSB(1),
      I5 => \^using_fpga.native_7\,
      O => \^extend_data_read\(13)
    );
\Using_FPGA.Native_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => INTC_CIPR(14),
      I1 => lmb_reg_read_Q_reg,
      I2 => \No_ECC.lmb_as_reg\,
      I3 => DATA_OUTB(10),
      I4 => sel_LSB(1),
      I5 => \^using_fpga.native_8\,
      O => \^extend_data_read\(14)
    );
\Using_FPGA.Native_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => INTC_CIPR(15),
      I1 => lmb_reg_read_Q_reg,
      I2 => \No_ECC.lmb_as_reg\,
      I3 => DATA_OUTB(11),
      I4 => sel_LSB(1),
      I5 => \^using_fpga.native_9\,
      O => \^extend_data_read\(15)
    );
\Using_FPGA.Native_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FFFFFFFF"
    )
        port map (
      I0 => INTC_CIPR(3),
      I1 => \UART_Status_reg[6]\(1),
      I2 => \RX_Data_reg[6]\(1),
      I3 => lmb_reg_read_Q_reg_0,
      I4 => lmb_reg_write_reg,
      I5 => sel_LSB(1),
      O => \Using_FPGA.Native_i_3__6_n_0\
    );
\Using_FPGA.Native_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FFFFFFFF"
    )
        port map (
      I0 => INTC_CIPR(5),
      I1 => \UART_Status_reg[6]\(2),
      I2 => \RX_Data_reg[6]\(2),
      I3 => lmb_reg_read_Q_reg_0,
      I4 => lmb_reg_write_reg,
      I5 => sel_LSB(1),
      O => \Using_FPGA.Native_i_3__7_n_0\
    );
\Using_FPGA.Native_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FFFFFFFF"
    )
        port map (
      I0 => INTC_CIPR(6),
      I1 => \UART_Status_reg[6]\(3),
      I2 => \RX_Data_reg[6]\(3),
      I3 => lmb_reg_read_Q_reg_0,
      I4 => lmb_reg_write_reg,
      I5 => sel_LSB(1),
      O => \Using_FPGA.Native_i_3__8_n_0\
    );
\Using_FPGA.Native_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FFFFFFFF"
    )
        port map (
      I0 => INTC_CIPR(0),
      I1 => \UART_Status_reg[6]\(0),
      I2 => \RX_Data_reg[6]\(0),
      I3 => lmb_reg_read_Q_reg_0,
      I4 => lmb_reg_write_reg,
      I5 => sel_LSB(1),
      O => \Using_FPGA.Native_i_4__0_n_0\
    );
\cipr_rd_dff_all[0].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(0),
      R => R
    );
\cipr_rd_dff_all[0].fdr_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(0),
      I3 => lmb_reg_read_reg,
      I4 => Q(3),
      I5 => Q(2),
      O => R
    );
\cipr_rd_dff_all[10].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(10),
      R => R
    );
\cipr_rd_dff_all[11].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(11),
      R => R
    );
\cipr_rd_dff_all[12].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(12),
      R => R
    );
\cipr_rd_dff_all[13].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(13),
      R => R
    );
\cipr_rd_dff_all[14].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(14),
      R => R
    );
\cipr_rd_dff_all[15].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(15),
      R => R
    );
\cipr_rd_dff_all[16].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(16),
      R => R
    );
\cipr_rd_dff_all[17].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(17),
      R => R
    );
\cipr_rd_dff_all[18].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(18),
      R => R
    );
\cipr_rd_dff_all[19].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(19),
      R => R
    );
\cipr_rd_dff_all[1].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(0),
      R => R
    );
\cipr_rd_dff_all[20].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(20),
      R => R
    );
\cipr_rd_dff_all[21].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(21),
      R => R
    );
\cipr_rd_dff_all[22].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(22),
      R => R
    );
\cipr_rd_dff_all[23].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(23),
      R => R
    );
\cipr_rd_dff_all[24].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(24),
      R => R
    );
\cipr_rd_dff_all[25].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(25),
      R => R
    );
\cipr_rd_dff_all[26].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(26),
      R => R
    );
\cipr_rd_dff_all[27].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(27),
      R => R
    );
\cipr_rd_dff_all[28].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(28),
      R => R
    );
\cipr_rd_dff_all[29].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(29),
      R => R
    );
\cipr_rd_dff_all[2].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(1),
      R => R
    );
\cipr_rd_dff_all[30].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(30),
      R => R
    );
\cipr_rd_dff_all[31].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(31),
      R => R
    );
\cipr_rd_dff_all[3].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(3),
      R => R
    );
\cipr_rd_dff_all[4].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(2),
      R => R
    );
\cipr_rd_dff_all[5].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(5),
      R => R
    );
\cipr_rd_dff_all[6].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(6),
      R => R
    );
\cipr_rd_dff_all[7].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(3),
      R => R
    );
\cipr_rd_dff_all[8].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(8),
      R => R
    );
\cipr_rd_dff_all[9].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(9),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_lmb_bram_if_cntlr is
  port (
    lmb_as : out STD_LOGIC;
    Sl_Rdy : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    is_lwx_I_reg : out STD_LOGIC;
    is_swx_I_reg : in STD_LOGIC;
    Clk : in STD_LOGIC;
    POR_FF_I : in STD_LOGIC;
    lmb_reg_read_Q : in STD_LOGIC;
    lmb_reg_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_lmb_bram_if_cntlr : entity is "lmb_bram_if_cntlr";
end microblaze_mcs_0_lmb_bram_if_cntlr;

architecture STRUCTURE of microblaze_mcs_0_lmb_bram_if_cntlr is
  signal \^sl_rdy\ : STD_LOGIC;
  signal \^lmb_as\ : STD_LOGIC;
begin
  Sl_Rdy <= \^sl_rdy\;
  lmb_as <= \^lmb_as\;
\No_ECC.Sl_Rdy_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => POR_FF_I,
      Q => \^sl_rdy\,
      R => '0'
    );
\No_ECC.lmb_as_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => is_swx_I_reg,
      Q => \^lmb_as\,
      R => '0'
    );
\Using_FPGA.Native_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => lmb_reg_read_Q,
      I3 => lmb_reg_write,
      O => \Using_FPGA.Native\
    );
\Using_FPGA.Native_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      O => is_lwx_I_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized1\ is
  port (
    lmb_as : out STD_LOGIC;
    Sl_Rdy : out STD_LOGIC;
    LMB_Ready : out STD_LOGIC;
    POR_FF_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    POR_FF_I_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized1\ : entity is "lmb_bram_if_cntlr";
end \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized1\;

architecture STRUCTURE of \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized1\ is
  signal \^sl_rdy\ : STD_LOGIC;
  signal \^lmb_as\ : STD_LOGIC;
begin
  Sl_Rdy <= \^sl_rdy\;
  lmb_as <= \^lmb_as\;
\No_ECC.Sl_Rdy_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => POR_FF_I_0,
      Q => \^sl_rdy\,
      R => '0'
    );
\No_ECC.lmb_as_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => POR_FF_I,
      Q => \^lmb_as\,
      R => '0'
    );
\Using_FPGA.Native_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      O => LMB_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_lmb_v10 is
  port (
    reset_temp : out STD_LOGIC;
    \No_ECC.Sl_Rdy_reg\ : out STD_LOGIC;
    LMB_Rst_reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_lmb_v10 : entity is "lmb_v10";
end microblaze_mcs_0_lmb_v10;

architecture STRUCTURE of microblaze_mcs_0_lmb_v10 is
  signal \^reset_temp\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_FF_I : label is "FDS";
  attribute box_type : string;
  attribute box_type of POR_FF_I : label is "PRIMITIVE";
begin
  reset_temp <= \^reset_temp\;
\No_ECC.Sl_Rdy_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reset_temp\,
      O => \No_ECC.Sl_Rdy_reg\
    );
POR_FF_I: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => \^reset_temp\,
      S => LMB_Rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_lmb_v10__parameterized1\ is
  port (
    \No_ECC.lmb_as_reg\ : out STD_LOGIC;
    LMB_Rst_reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_lmb_v10__parameterized1\ : entity is "lmb_v10";
end \microblaze_mcs_0_lmb_v10__parameterized1\;

architecture STRUCTURE of \microblaze_mcs_0_lmb_v10__parameterized1\ is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_FF_I : label is "FDS";
  attribute box_type : string;
  attribute box_type of POR_FF_I : label is "PRIMITIVE";
begin
POR_FF_I: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => \No_ECC.lmb_as_reg\,
      S => LMB_Rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_mb_sync_bit is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : out STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg\ : out STD_LOGIC;
    write_Reg_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Jump : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Exception_Kind : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_temp : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_mb_sync_bit : entity is "mb_sync_bit";
end microblaze_mcs_0_mb_sync_bit;

architecture STRUCTURE of microblaze_mcs_0_mb_sync_bit is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => reset_temp,
      Q => sync(1),
      R => '0'
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\Using_FPGA.Native_i_1__127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync(2),
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
\Using_FPGA.Native_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync(2),
      I1 => Jump,
      O => R
    );
\Using_FPGA.Native_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync(2),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => \Using_FPGA.Native\
    );
\Using_LWX_SWX_instr.reservation_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync(2),
      I1 => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      O => \Using_LWX_SWX_instr.reservation_reg\
    );
write_Reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync(2),
      I1 => Exception_Kind(0),
      O => write_Reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE is
  port (
    Carry_In : out STD_LOGIC;
    Shift_Carry_In_reg : out STD_LOGIC;
    Shift_Carry_In_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg\ : in STD_LOGIC;
    is_swx_I_reg : in STD_LOGIC;
    is_lwx_I : in STD_LOGIC;
    load_Store_i : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_Carry_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => Carry_In,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_Carry_I_reg,
      I1 => ex_Valid,
      O => Shift_Carry_In_reg_0
    );
\Using_FPGA.Native_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF44000000"
    )
        port map (
      I0 => \Using_LWX_SWX_instr.reservation_reg\,
      I1 => is_swx_I_reg,
      I2 => is_lwx_I,
      I3 => load_Store_i,
      I4 => ex_Valid,
      I5 => MSR(0),
      O => Shift_Carry_In_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_0 is
  port (
    ALU_Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_Executing_reg : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_0 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_0;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_0 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => D,
      Q => ALU_Op(0),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_1 is
  port (
    ALU_Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_1 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_1;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_1 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      Q => ALU_Op(0),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_11 is
  port (
    Reg_Test_Equal_N : out STD_LOGIC;
    R_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    Reg_Test_Equal_N_i7_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_11 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_11;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_11 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => Reg_Test_Equal_N_i7_out,
      Q => Reg_Test_Equal_N,
      R => R_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_12 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    R_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    use_Reg_Neg_DI_i28_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_12 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_12;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_12 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => use_Reg_Neg_DI_i28_out,
      Q => \Using_FPGA.Native_0\,
      R => R_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_13 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    R_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    use_Reg_Neg_S_i30_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_13 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_13;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_13 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => use_Reg_Neg_S_i30_out,
      Q => \Using_FPGA.Native_0\,
      R => R_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_3 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    R_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    force1_i31_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_3 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_3;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_3 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => force1_i31_out,
      Q => \Using_FPGA.Native_0\,
      R => R_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_4 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    R_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    force2_i : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_4 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_4;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_4 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => force2_i,
      Q => \Using_FPGA.Native_0\,
      R => R_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_442 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_442 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_442;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_442 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_443 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_443 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_443;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_443 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_445 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_445 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_445;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_445 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_446 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_446 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_446;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_446 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_449 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_449 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_449;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_449 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_450 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_450 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_450;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_450 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_453 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_453 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_453;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_453 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_454 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_454 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_454;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_454 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_457 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_457 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_457;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_457 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_458 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_458 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_458;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_458 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_461 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_461 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_461;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_461 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_462 is
  port (
    \Zero_Detecting[5].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_462 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_462;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_462 is
  signal \Using_FPGA.Native_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_n_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_n_0\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => \Zero_Detecting[5].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_465 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_465 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_465;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_465 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_466 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_466 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_466;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_466 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_469 is
  port (
    Op1_Logic : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_469 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_469;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_469 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => Op1_Logic,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_470 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_470 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_470;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_470 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_473 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_473 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_473;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_473 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_474 is
  port (
    \Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_474 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_474;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_474 is
  signal \Using_FPGA.Native_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_n_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_FPGA.Native_n_0\,
      I1 => \Using_FPGA.Native_0\,
      O => \Zero_Detecting[0].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_477 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_477 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_477;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_477 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_478 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_478 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_478;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_478 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_481 is
  port (
    Op1_Shift : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_481 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_481;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_481 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => Op1_Shift,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_482 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_482 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_482;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_482 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_485 is
  port (
    Shifted : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_485 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_485;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_485 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => Shifted,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_486 is
  port (
    \Zero_Detecting[1].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_486 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_486;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_486 is
  signal \Using_FPGA.Native_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_n_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_n_0\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => \Zero_Detecting[1].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_489 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_489 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_489;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_489 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_490 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_490 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_490;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_490 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_493 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_493 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_493;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_493 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_494 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_494 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_494;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_494 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_497 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_497 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_497;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_497 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_498 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_498 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_498;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_498 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_5 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    R_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    force_Val1_i29_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_5 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_5;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_5 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => force_Val1_i29_out,
      Q => \Using_FPGA.Native_0\,
      R => R_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_501 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_501 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_501;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_501 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_502 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_502 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_502;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_502 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_505 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_505 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_505;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_505 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_506 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_506 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_506;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_506 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_509 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_509 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_509;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_509 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_510 is
  port (
    \Zero_Detecting[2].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_510 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_510;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_510 is
  signal \Using_FPGA.Native_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_n_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_n_0\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => \Zero_Detecting[2].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_513 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_513 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_513;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_513 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_514 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_514 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_514;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_514 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_517 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_517 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_517;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_517 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_518 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_518 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_518;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_518 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_521 is
  port (
    lmb_reg_write_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_521 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_521;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_521 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => lmb_reg_write_reg,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_522 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_522 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_522;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_522 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_525 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_525 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_525;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_525 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_526 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_526 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_526;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_526 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_529 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_529 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_529;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_529 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_530 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_530 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_530;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_530 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_533 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_533 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_533;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_533 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_534 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_534 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_534;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_534 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_537 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Sext : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Sext16 : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    Sext8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_537 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_537;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_537 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__80\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__81\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__82\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__83\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__84\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__85\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__86\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__87\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__88\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__89\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__90\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__91\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__92\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__93\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__94\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__41\ : label is "soft_lutpair17";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => Sext
    );
\Using_FPGA.Native_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_3\
    );
\Using_FPGA.Native_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_4\
    );
\Using_FPGA.Native_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_5\
    );
\Using_FPGA.Native_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_6\
    );
\Using_FPGA.Native_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_7\
    );
\Using_FPGA.Native_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_8\
    );
\Using_FPGA.Native_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_9\
    );
\Using_FPGA.Native_i_1__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_10\
    );
\Using_FPGA.Native_i_1__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_11\
    );
\Using_FPGA.Native_i_1__92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_12\
    );
\Using_FPGA.Native_i_1__93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_13\
    );
\Using_FPGA.Native_i_1__94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_14\
    );
\Using_FPGA.Native_i_2__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Sext16,
      I2 => \Using_FPGA.Native_16\,
      I3 => Sext8,
      O => \Using_FPGA.Native_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_538 is
  port (
    \Zero_Detecting[3].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_538 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_538;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_538 is
  signal \Using_FPGA.Native_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_n_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_n_0\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => \Zero_Detecting[3].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_541 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_541 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_541;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_541 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_542 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_542 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_542;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_542 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_545 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_545 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_545;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_545 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_546 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_546 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_546;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_546 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_549 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_549 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_549;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_549 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_550 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_550 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_550;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_550 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_553 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_553 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_553;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_553 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_554 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_554 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_554;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_554 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_557 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_557 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_557;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_557 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_558 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_558 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_558;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_558 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_561 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_561 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_561;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_561 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_562 is
  port (
    \Zero_Detecting[4].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_562 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_562;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_562 is
  signal \Using_FPGA.Native_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_n_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_n_0\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => \Zero_Detecting[4].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_565 is
  port (
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_565 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_565;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_565 is
  signal \^using_b36_s18.the_brams[0].ramb36_i1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ <= \^using_b36_s18.the_brams[0].ramb36_i1\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D,
      Q => \^using_b36_s18.the_brams[0].ramb36_i1\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => Compare_Instr,
      I1 => \^using_b36_s18.the_brams[0].ramb36_i1\,
      I2 => \Using_FPGA.Native_0\,
      O => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\
    );
\Using_FPGA.Native_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => Compare_Instr,
      I1 => \^using_b36_s18.the_brams[0].ramb36_i1\,
      I2 => \Using_FPGA.Native_0\,
      O => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_FDRE_566 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    D0_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_566 : entity is "microblaze_v9_5_MB_FDRE";
end microblaze_mcs_0_microblaze_v9_5_MB_FDRE_566;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_FDRE_566 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => normal_piperun,
      D => D0_out,
      Q => \Using_FPGA.Native_0\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_LUT6 is
  port (
    I3 : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_LUT6 : entity is "microblaze_v9_5_MB_LUT6";
end microblaze_mcs_0_microblaze_v9_5_MB_LUT6;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_LUT6 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Op2,
      I1 => ALU_Op(0),
      I2 => Op1_Logic,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O => I3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \No_ECC.Sl_Rdy_reg\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_219\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_219\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_219\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_219\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \No_ECC.Sl_Rdy_reg\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_221\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[24].fdr_i\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_221\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_221\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_221\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \cipr_rd_dff_all[24].fdr_i\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_223\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[25].fdr_i\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_223\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_223\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_223\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \cipr_rd_dff_all[25].fdr_i\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_225\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[26].fdr_i\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_225\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_225\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_225\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \cipr_rd_dff_all[26].fdr_i\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_227\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[27].fdr_i\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_227\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_227\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_227\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \cipr_rd_dff_all[27].fdr_i\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_229\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[28].fdr_i\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_229\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_229\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_229\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \cipr_rd_dff_all[28].fdr_i\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_231\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shift_Logic_Res : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_231\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_231\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_231\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Shift_Logic_Res,
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_233\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_233\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_233\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_233\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_235\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[29].fdr_i\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_235\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_235\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_235\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \cipr_rd_dff_all[29].fdr_i\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_237\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_237\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_237\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_237\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_239\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_239\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_239\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_239\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_241\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_241\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_241\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_241\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_243\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_243\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_243\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_243\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_245\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_245\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_245\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_245\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_247\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_247\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_247\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_247\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_249\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_249\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_249\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_249\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_251\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_251\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_251\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_251\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_253\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_253\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_253\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_253\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_255\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_255\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_255\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_255\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_257\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[30].fdr_i\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_257\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_257\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_257\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \cipr_rd_dff_all[30].fdr_i\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_259\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_259\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_259\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_259\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_261\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_261\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_261\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_261\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_263\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_263\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_263\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_263\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_265\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_265\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_265\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_265\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => Extend_Data_Read(0),
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_267\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Read : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_267\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_267\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_267\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => Data_Read,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_269\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_269\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_269\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_269\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \No_ECC.Sl_Rdy_reg\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_271\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_271\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_271\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_271\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \No_ECC.Sl_Rdy_reg\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_273\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_273\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_273\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_273\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \No_ECC.Sl_Rdy_reg\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_275\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_275\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_275\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_275\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \No_ECC.Sl_Rdy_reg\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_277\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_277\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_277\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_277\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \No_ECC.Sl_Rdy_reg\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_279\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[31].fdr_i\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_279\ : entity is "microblaze_v9_5_MB_LUT6";
end \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_279\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_279\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => \Result_Sel_reg[0]\(0),
      I1 => Select_Logic_reg,
      I2 => data_Read_Mask(0),
      I3 => \cipr_rd_dff_all[31].fdr_i\,
      I4 => I4,
      I5 => \Result_Sel_reg[0]\(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : in STD_LOGIC;
    write_Carry_I_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
  \Using_FPGA.Native_0\ <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => write_Carry_I_reg,
      CO(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_10 is
  port (
    New_Carry : out STD_LOGIC;
    select_ALU_Carry_reg : in STD_LOGIC;
    Op1_Low : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_Carry : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_10 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_10;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_10 is
  signal \^new_carry\ : STD_LOGIC;
begin
  New_Carry <= \^new_carry\;
  \^new_carry\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_14 is
  port (
    OpSel1_SPR : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_14 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_14;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_14 is
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal NLW_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of CARRY4 : label is "LO:O";
  attribute box_type : string;
  attribute box_type of CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_11\ <= lopt_10;
  \^lopt_3\ <= lopt_2;
  \^lopt_4\ <= lopt_3;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt_12 <= lopt_11;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      CO(3 downto 1) => NLW_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => OpSel1_SPR,
      CYINIT => '0',
      DI(3 downto 1) => NLW_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '1',
      O(3 downto 0) => NLW_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\
    );
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_10\,
      CO(2) => \^lopt_7\,
      CO(1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(1),
      CO(0) => lopt,
      CYINIT => lopt_1,
      DI(3) => \^lopt_11\,
      DI(2) => \^lopt_8\,
      DI(1) => \^lopt_5\,
      DI(0) => \^lopt_3\,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_12,
      S(2) => \^lopt_9\,
      S(1) => \^lopt_6\,
      S(0) => \^lopt_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_15 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    S0_out : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_15 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_15;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_15 is
  signal \<const0>\ : STD_LOGIC;
begin
  lopt <= \<const0>\;
  Select_Logic_reg <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_16 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_16 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_16;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_16 is
  signal \<const0>\ : STD_LOGIC;
  signal \^select_logic_reg\ : STD_LOGIC;
begin
  Select_Logic_reg <= \^select_logic_reg\;
  \^select_logic_reg\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_17 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_17 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_17;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_17 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^select_logic_reg\ : STD_LOGIC;
begin
  Select_Logic_reg <= \^select_logic_reg\;
  \^select_logic_reg\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_18 is
  port (
    mbar_is_sleep_reg : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_18 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_18;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_18 is
  signal \<const0>\ : STD_LOGIC;
  signal \^mbar_is_sleep_reg\ : STD_LOGIC;
begin
  \^mbar_is_sleep_reg\ <= lopt;
  lopt_1 <= \<const0>\;
  mbar_is_sleep_reg <= \^mbar_is_sleep_reg\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_19 is
  port (
    CI : out STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_19 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_19;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_19 is
  signal \<const1>\ : STD_LOGIC;
begin
  lopt <= \<const1>\;
  CI <= 'Z';
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_2 is
  port (
    Shift_Carry_In_reg : out STD_LOGIC;
    write_Carry_I_reg : in STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg\ : in STD_LOGIC;
    New_Carry : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_2 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_2;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_2 is
  signal \^shift_carry_in_reg\ : STD_LOGIC;
begin
  Shift_Carry_In_reg <= \^shift_carry_in_reg\;
  \^shift_carry_in_reg\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_20 is
  port (
    CI97_in : out STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_20 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_20;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_20 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ci97_in\ : STD_LOGIC;
begin
  CI97_in <= \^ci97_in\;
  \^ci97_in\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_21 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    DI : in STD_LOGIC;
    \No_ECC.lmb_as_reg\ : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_21 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_21;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_21 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \^using_fpga.native_0\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_57 is
  port (
    CI : out STD_LOGIC;
    Reg_Test_Equal : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_57 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_57;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_57 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_1\ <= lopt;
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  lopt_3 <= \^lopt_4\;
  lopt_5 <= lopt_4;
  CI <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_4\,
      CO(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \^lopt_1\,
      DI(2) => \^lopt_1\,
      DI(1) => \^lopt_1\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_5,
      S(2) => \^lopt_3\,
      S(1) => \^lopt_2\,
      S(0) => Reg_Test_Equal
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_58 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    CI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_58 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_58;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_58 is
begin
  \Using_FPGA.Native_0\ <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_59 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Zero_Detecting[1].nibble_Zero_reg\ : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_59 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_59;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_59 is
begin
  \Using_FPGA.Native_0\ <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_6 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    load_Store_i2 : in STD_LOGIC;
    write_Carry_I_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_6 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_6;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \^using_fpga.native_0\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_60 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_60 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_60;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_60 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \^using_fpga.native_0\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_603 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_603 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_603;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_603 is
  signal \<const0>\ : STD_LOGIC;
  signal \^using_b36_s18.the_brams[1].ramb36_i1\ : STD_LOGIC;
begin
  \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ <= \^using_b36_s18.the_brams[1].ramb36_i1\;
  \^using_b36_s18.the_brams[1].ramb36_i1\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_61 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_61 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_61;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_61 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_1\ <= lopt;
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  lopt_2 <= \^lopt_3\;
  lopt_5 <= lopt_4;
  \Using_FPGA.Native_0\ <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_1\,
      CO(3) => \^lopt_3\,
      CO(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \^lopt_4\,
      DI(2) => Reg_Test_Equal_N,
      DI(1) => Reg_Test_Equal_N,
      DI(0) => Reg_Test_Equal_N,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_5,
      S(2) => \^lopt_2\,
      S(1) => \^lopt_1\,
      S(0) => \Zero_Detecting[3].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_62 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_62 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_62;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_62 is
begin
  \Using_FPGA.Native_0\ <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_63 is
  port (
    Reg_zero : out STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_63 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_63;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_63 is
begin
  Reg_zero <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_668 is
  port (
    CI : out STD_LOGIC;
    Compare_Instr_reg : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_668 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_668;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_668 is
  signal \^ci\ : STD_LOGIC;
begin
  CI <= \^ci\;
  \^ci\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_7 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Reg_zero : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_7 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_7;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_7 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \^using_fpga.native_0\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_8 is
  port (
    CI64_in : out STD_LOGIC;
    ex_Valid_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_8 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_8;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_8 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_4\ <= lopt_3;
  \^lopt_5\ <= lopt_4;
  \^lopt_7\ <= lopt_6;
  lopt <= \^lopt_1\;
  lopt_5 <= \^lopt_6\;
  lopt_8 <= lopt_7;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_1\,
      CO(3) => \^lopt_6\,
      CO(2) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(2),
      CO(1) => \^lopt_1\,
      CO(0) => CI64_in,
      CYINIT => '0',
      DI(3) => \^lopt_7\,
      DI(2) => \^lopt_4\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native_0\,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_8,
      S(2) => \^lopt_5\,
      S(1) => \^lopt_3\,
      S(0) => ex_Valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_9 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    CI64_in : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_9 : entity is "microblaze_v9_5_MB_MUXCY";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_9;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_9 is
  signal \<const0>\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \^using_fpga.native_0\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_100 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_100 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_100;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_100 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_103 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_103 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_103;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_103 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_106 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_106 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_106;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_106 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_109 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_109 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_109;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_109 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_112 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_112 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_112;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_112 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_115 is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_115 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_115;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_115 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => Shift_Logic_Res,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_118 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_118 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_118;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_118 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_121 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_121 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_121;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_121 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_124 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_124 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_124;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_124 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_127 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_127 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_127;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_127 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_130 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_130 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_130;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_130 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_133 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_133 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_133;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_133 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_136 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_136 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_136;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_136 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_139 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_139 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_139;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_139 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_142 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_142 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_142;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_142 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_145 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_145 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_145;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_145 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_148 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_148 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_148;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_148 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_151 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_151 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_151;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_151 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_154 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_154 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_154;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_154 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_157 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_157 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_157;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_157 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_160 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_160 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_160;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_160 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_163 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_163 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_163;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_163 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_166 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_166 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_166;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_166 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_169 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_169 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_169;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_169 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_172 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_172 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_172;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_172 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_175 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_175 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_175;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_175 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_178 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_178 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_178;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_178 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_181 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_181 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_181;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_181 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_184 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_184 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_184;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_184 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_187 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_187 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_187;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_187 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_97 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_97 : entity is "microblaze_v9_5_MB_MUXF7";
end microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_97;

architecture STRUCTURE of microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_97 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_664\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_665
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_573 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_573 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_573;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_573 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_662\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_663
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_574 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_574 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_574;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_574 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_660\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_661
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_575 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_575 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_575;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_575 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_658\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_659
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_576 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_576 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_576;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_576 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_656\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_657
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_577 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_577 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_577;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_577 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_654\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_655
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_578 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_578 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_578;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_578 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_652\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_653
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_579 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_579 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_579;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_579 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_650\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_651
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_580 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_580 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_580;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_580 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_648\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_649
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_581 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_581 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_581;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_581 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_646\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_647
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_582 is
  port (
    LO : out STD_LOGIC;
    lmb_reg_write_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_582 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_582;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_582 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_644\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_645
     port map (
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lmb_reg_write_reg(0) => lmb_reg_write_reg(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_583 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_583 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_583;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_583 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_642\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_643
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_584 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_584 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_584;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_584 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_640\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_641
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_585 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_585 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_585;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_585 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_638\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_639
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_586 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_586 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_586;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_586 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_636\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_637
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_587 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_587 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_587;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_587 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_634\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_635
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_588 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_588 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_588;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_588 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_632\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_633
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_589 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_589 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_589;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_589 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_630\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_631
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_590 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_590 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_590;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_590 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_628\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_629
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_591 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_591 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_591;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_591 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_626\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_627
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_592 is
  port (
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Shift : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_592 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_592;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_592 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_624\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      Op1_Shift => Op1_Shift,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_625
     port map (
      ADDRB(0) => ADDRB(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_593 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_593 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_593;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_593 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_622\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_623
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_594 is
  port (
    LO : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_594 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_594;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_594 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_620\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_621
     port map (
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_595 is
  port (
    LO : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Op1 : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_595 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_595;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_595 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_618\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      EX_Op1 => EX_Op1,
      EX_Op2 => EX_Op2,
      S => S
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_619
     port map (
      CI => CI,
      DI => DI,
      EX_Result => EX_Result,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_596 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_596 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_596;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_596 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_616\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_617
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_597 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_597 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_597;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_597 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_614\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_615
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_598 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_598 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_598;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_598 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_612\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_613
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_599 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_599 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_599;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_599 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_610\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_611
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_600 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_600 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_600;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_600 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_608\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_609
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_601 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_601 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_601;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_601 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28_606\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_607
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      DI => DI,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU_Bit_602 is
  port (
    LO : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU_Bit_602 : entity is "ALU_Bit";
end microblaze_mcs_0_ALU_Bit_602;

architecture STRUCTURE of microblaze_mcs_0_ALU_Bit_602 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= DI;
  lopt_2 <= S;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized28\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_605
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      CI => CI,
      DI => DI,
      LO => LO,
      S => S,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized31\ is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    Compare_Instr_reg : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC;
    Compare_Instr_reg_0 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : in STD_LOGIC;
    lopt_12 : in STD_LOGIC;
    lopt_13 : out STD_LOGIC;
    lopt_14 : out STD_LOGIC;
    lopt_15 : out STD_LOGIC;
    lopt_16 : out STD_LOGIC;
    lopt_17 : in STD_LOGIC;
    lopt_18 : in STD_LOGIC;
    lopt_19 : out STD_LOGIC;
    lopt_20 : in STD_LOGIC;
    lopt_21 : in STD_LOGIC;
    lopt_22 : out STD_LOGIC;
    lopt_23 : in STD_LOGIC;
    lopt_24 : in STD_LOGIC;
    lopt_25 : out STD_LOGIC;
    lopt_26 : in STD_LOGIC;
    lopt_27 : in STD_LOGIC;
    lopt_28 : out STD_LOGIC;
    lopt_29 : out STD_LOGIC;
    lopt_30 : out STD_LOGIC;
    lopt_31 : out STD_LOGIC;
    lopt_32 : out STD_LOGIC;
    lopt_33 : in STD_LOGIC;
    lopt_34 : in STD_LOGIC;
    lopt_35 : out STD_LOGIC;
    lopt_36 : in STD_LOGIC;
    lopt_37 : in STD_LOGIC;
    lopt_38 : out STD_LOGIC;
    lopt_39 : in STD_LOGIC;
    lopt_40 : in STD_LOGIC;
    lopt_41 : out STD_LOGIC;
    lopt_42 : in STD_LOGIC;
    lopt_43 : in STD_LOGIC;
    lopt_44 : out STD_LOGIC;
    lopt_45 : out STD_LOGIC;
    lopt_46 : out STD_LOGIC;
    lopt_47 : out STD_LOGIC;
    lopt_48 : out STD_LOGIC;
    lopt_49 : in STD_LOGIC;
    lopt_50 : in STD_LOGIC;
    lopt_51 : out STD_LOGIC;
    lopt_52 : in STD_LOGIC;
    lopt_53 : in STD_LOGIC;
    lopt_54 : out STD_LOGIC;
    lopt_55 : in STD_LOGIC;
    lopt_56 : in STD_LOGIC;
    lopt_57 : out STD_LOGIC;
    lopt_58 : in STD_LOGIC;
    lopt_59 : in STD_LOGIC;
    lopt_60 : out STD_LOGIC;
    lopt_61 : out STD_LOGIC;
    lopt_62 : out STD_LOGIC;
    lopt_63 : out STD_LOGIC;
    lopt_64 : out STD_LOGIC;
    lopt_65 : in STD_LOGIC;
    lopt_66 : in STD_LOGIC;
    lopt_67 : out STD_LOGIC;
    lopt_68 : in STD_LOGIC;
    lopt_69 : in STD_LOGIC;
    lopt_70 : out STD_LOGIC;
    lopt_71 : in STD_LOGIC;
    lopt_72 : in STD_LOGIC;
    lopt_73 : out STD_LOGIC;
    lopt_74 : in STD_LOGIC;
    lopt_75 : in STD_LOGIC;
    lopt_76 : out STD_LOGIC;
    lopt_77 : out STD_LOGIC;
    lopt_78 : out STD_LOGIC;
    lopt_79 : out STD_LOGIC;
    lopt_80 : out STD_LOGIC;
    lopt_81 : in STD_LOGIC;
    lopt_82 : in STD_LOGIC;
    lopt_83 : out STD_LOGIC;
    lopt_84 : in STD_LOGIC;
    lopt_85 : in STD_LOGIC;
    lopt_86 : out STD_LOGIC;
    lopt_87 : in STD_LOGIC;
    lopt_88 : in STD_LOGIC;
    lopt_89 : out STD_LOGIC;
    lopt_90 : in STD_LOGIC;
    lopt_91 : in STD_LOGIC;
    lopt_92 : out STD_LOGIC;
    lopt_93 : out STD_LOGIC;
    lopt_94 : out STD_LOGIC;
    lopt_95 : out STD_LOGIC;
    lopt_96 : out STD_LOGIC;
    lopt_97 : in STD_LOGIC;
    lopt_98 : in STD_LOGIC;
    lopt_99 : out STD_LOGIC;
    lopt_100 : in STD_LOGIC;
    lopt_101 : in STD_LOGIC;
    lopt_102 : out STD_LOGIC;
    lopt_103 : in STD_LOGIC;
    lopt_104 : in STD_LOGIC;
    lopt_105 : out STD_LOGIC;
    lopt_106 : in STD_LOGIC;
    lopt_107 : in STD_LOGIC;
    lopt_108 : out STD_LOGIC;
    lopt_109 : out STD_LOGIC;
    lopt_110 : out STD_LOGIC;
    lopt_111 : out STD_LOGIC;
    lopt_112 : out STD_LOGIC;
    lopt_113 : in STD_LOGIC;
    lopt_114 : in STD_LOGIC;
    lopt_115 : out STD_LOGIC;
    lopt_116 : in STD_LOGIC;
    lopt_117 : in STD_LOGIC;
    lopt_118 : out STD_LOGIC;
    lopt_119 : in STD_LOGIC;
    lopt_120 : in STD_LOGIC;
    lopt_121 : out STD_LOGIC;
    lopt_122 : in STD_LOGIC;
    lopt_123 : in STD_LOGIC;
    lopt_124 : out STD_LOGIC;
    lopt_125 : out STD_LOGIC;
    lopt_126 : out STD_LOGIC;
    lopt_127 : out STD_LOGIC;
    lopt_128 : out STD_LOGIC;
    lopt_129 : in STD_LOGIC;
    lopt_130 : in STD_LOGIC;
    lopt_131 : out STD_LOGIC;
    lopt_132 : in STD_LOGIC;
    lopt_133 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized31\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized31\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized31\ is
  signal CI : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal I3 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_128\ : STD_LOGIC;
  signal \^lopt_129\ : STD_LOGIC;
  signal \^lopt_130\ : STD_LOGIC;
  signal \^lopt_131\ : STD_LOGIC;
  signal \^lopt_132\ : STD_LOGIC;
  signal \^lopt_133\ : STD_LOGIC;
  signal lopt_134 : STD_LOGIC;
begin
  \^lopt_130\ <= lopt_129;
  \^lopt_131\ <= lopt_130;
  \^lopt_133\ <= lopt_132;
  lopt_128 <= \^lopt_129\;
  lopt_131 <= \^lopt_132\;
  lopt_134 <= lopt_133;
\Last_Bit.I_ALU_LUT_2\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized27\
     port map (
      ALU_Op(0) => ALU_Op(0),
      Compare_Instr_reg => Compare_Instr_reg_0,
      I3 => I3,
      Op2 => Op2,
      S => S
    );
\Last_Bit.I_ALU_LUT_V5\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_LUT6
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      I3 => I3,
      Op1_Logic => Op1_Logic,
      Op2 => Op2
    );
\Last_Bit.MULT_AND_I\: entity work.microblaze_mcs_0_MB_MULT_AND_666
     port map (
      ALU_Op(0) => ALU_Op(0),
      DI => DI,
      Op2 => Op2
    );
\Last_Bit.MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_667
     port map (
      CI => CI,
      DI => DI,
      LO => LO,
      O => O,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_100 => lopt_100,
      lopt_101 => lopt_101,
      lopt_102 => lopt_102,
      lopt_103 => lopt_103,
      lopt_104 => lopt_104,
      lopt_105 => lopt_105,
      lopt_106 => lopt_106,
      lopt_107 => lopt_107,
      lopt_108 => lopt_108,
      lopt_109 => lopt_109,
      lopt_11 => lopt_11,
      lopt_110 => lopt_110,
      lopt_111 => lopt_111,
      lopt_112 => lopt_112,
      lopt_113 => lopt_113,
      lopt_114 => lopt_114,
      lopt_115 => lopt_115,
      lopt_116 => lopt_116,
      lopt_117 => lopt_117,
      lopt_118 => lopt_118,
      lopt_119 => lopt_119,
      lopt_12 => lopt_12,
      lopt_120 => lopt_120,
      lopt_121 => lopt_121,
      lopt_122 => lopt_122,
      lopt_123 => lopt_123,
      lopt_124 => lopt_124,
      lopt_125 => lopt_125,
      lopt_126 => lopt_126,
      lopt_127 => lopt_127,
      lopt_128 => \^lopt_128\,
      lopt_129 => Unsigned_Op,
      lopt_13 => lopt_13,
      lopt_130 => Compare_Instr_reg,
      lopt_131 => \^lopt_129\,
      lopt_132 => \^lopt_130\,
      lopt_133 => \^lopt_131\,
      lopt_134 => \^lopt_132\,
      lopt_135 => \^lopt_133\,
      lopt_136 => lopt_134,
      lopt_14 => lopt_14,
      lopt_15 => lopt_15,
      lopt_16 => lopt_16,
      lopt_17 => lopt_17,
      lopt_18 => lopt_18,
      lopt_19 => lopt_19,
      lopt_2 => lopt_2,
      lopt_20 => lopt_20,
      lopt_21 => lopt_21,
      lopt_22 => lopt_22,
      lopt_23 => lopt_23,
      lopt_24 => lopt_24,
      lopt_25 => lopt_25,
      lopt_26 => lopt_26,
      lopt_27 => lopt_27,
      lopt_28 => lopt_28,
      lopt_29 => lopt_29,
      lopt_3 => lopt_3,
      lopt_30 => lopt_30,
      lopt_31 => lopt_31,
      lopt_32 => lopt_32,
      lopt_33 => lopt_33,
      lopt_34 => lopt_34,
      lopt_35 => lopt_35,
      lopt_36 => lopt_36,
      lopt_37 => lopt_37,
      lopt_38 => lopt_38,
      lopt_39 => lopt_39,
      lopt_4 => lopt_4,
      lopt_40 => lopt_40,
      lopt_41 => lopt_41,
      lopt_42 => lopt_42,
      lopt_43 => lopt_43,
      lopt_44 => lopt_44,
      lopt_45 => lopt_45,
      lopt_46 => lopt_46,
      lopt_47 => lopt_47,
      lopt_48 => lopt_48,
      lopt_49 => lopt_49,
      lopt_5 => lopt_5,
      lopt_50 => lopt_50,
      lopt_51 => lopt_51,
      lopt_52 => lopt_52,
      lopt_53 => lopt_53,
      lopt_54 => lopt_54,
      lopt_55 => lopt_55,
      lopt_56 => lopt_56,
      lopt_57 => lopt_57,
      lopt_58 => lopt_58,
      lopt_59 => lopt_59,
      lopt_6 => lopt_6,
      lopt_60 => lopt_60,
      lopt_61 => lopt_61,
      lopt_62 => lopt_62,
      lopt_63 => lopt_63,
      lopt_64 => lopt_64,
      lopt_65 => lopt_65,
      lopt_66 => lopt_66,
      lopt_67 => lopt_67,
      lopt_68 => lopt_68,
      lopt_69 => lopt_69,
      lopt_7 => lopt_7,
      lopt_70 => lopt_70,
      lopt_71 => lopt_71,
      lopt_72 => lopt_72,
      lopt_73 => lopt_73,
      lopt_74 => lopt_74,
      lopt_75 => lopt_75,
      lopt_76 => lopt_76,
      lopt_77 => lopt_77,
      lopt_78 => lopt_78,
      lopt_79 => lopt_79,
      lopt_8 => lopt_8,
      lopt_80 => lopt_80,
      lopt_81 => lopt_81,
      lopt_82 => lopt_82,
      lopt_83 => lopt_83,
      lopt_84 => lopt_84,
      lopt_85 => lopt_85,
      lopt_86 => lopt_86,
      lopt_87 => lopt_87,
      lopt_88 => lopt_88,
      lopt_89 => lopt_89,
      lopt_9 => lopt_9,
      lopt_90 => lopt_90,
      lopt_91 => lopt_91,
      lopt_92 => lopt_92,
      lopt_93 => lopt_93,
      lopt_94 => lopt_94,
      lopt_95 => lopt_95,
      lopt_96 => lopt_96,
      lopt_97 => lopt_97,
      lopt_98 => lopt_98,
      lopt_99 => lopt_99
    );
\Last_Bit.Pre_MUXCY_I\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_668
     port map (
      CI => CI,
      Compare_Instr_reg => Compare_Instr_reg,
      EX_CarryOut => EX_CarryOut,
      Unsigned_Op => Unsigned_Op,
      lopt => \^lopt_128\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Divide_part is
  port (
    Clk_En : out STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Divide_part : entity is "Divide_part";
end microblaze_mcs_0_Divide_part;

architecture STRUCTURE of microblaze_mcs_0_Divide_part is
begin
\One_SRL16.SRL16E_I\: entity work.microblaze_mcs_0_XIL_SRL16E_670
     port map (
      Clk => Clk,
      Clk_En => Clk_En
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Divide_part__parameterized0\ is
  port (
    \not_First.Out1_reg_0\ : out STD_LOGIC;
    Clk_En : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Divide_part__parameterized0\ : entity is "Divide_part";
end \microblaze_mcs_0_Divide_part__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Divide_part__parameterized0\ is
  signal D : STD_LOGIC;
  signal Out1 : STD_LOGIC;
begin
\One_SRL16.SRL16E_I\: entity work.microblaze_mcs_0_XIL_SRL16E_669
     port map (
      Clk => Clk,
      Clk_En => Clk_En,
      D => D
    );
\not_First.Clk_En_Out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => Out1,
      D => Clk_En,
      Q => \not_First.Out1_reg_0\,
      R => '0'
    );
\not_First.Out1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D,
      Q => Out1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Divide_part__parameterized1\ is
  port (
    FDRE_I : out STD_LOGIC;
    \not_First.Clk_En_Out_i_reg_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Divide_part__parameterized1\ : entity is "Divide_part";
end \microblaze_mcs_0_Divide_part__parameterized1\;

architecture STRUCTURE of \microblaze_mcs_0_Divide_part__parameterized1\ is
  signal D : STD_LOGIC;
  signal \^fdre_i\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \not_First.Clk_En_Out_i_i_1_n_0\ : STD_LOGIC;
  signal \not_First.Out1_reg_n_0\ : STD_LOGIC;
begin
  FDRE_I <= \^fdre_i\;
\Two_SRL16.SRL16E_2\: entity work.\microblaze_mcs_0_XIL_SRL16E__parameterized7\
     port map (
      Clk => Clk,
      D => D,
      Q => Q,
      \not_First.Clk_En_Out_i_reg\ => \not_First.Clk_En_Out_i_reg_0\
    );
\Two_SRL16.SRLC16E_1\: entity work.microblaze_mcs_0_XIL_SRLC16E
     port map (
      Clk => Clk,
      D => D,
      Q => Q,
      \not_First.Clk_En_Out_i_reg\ => \not_First.Clk_En_Out_i_reg_0\
    );
\not_First.Clk_En_Out_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \not_First.Clk_En_Out_i_reg_0\,
      I1 => \not_First.Out1_reg_n_0\,
      I2 => \^fdre_i\,
      O => \not_First.Clk_En_Out_i_i_1_n_0\
    );
\not_First.Clk_En_Out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \not_First.Clk_En_Out_i_i_1_n_0\,
      Q => \^fdre_i\,
      R => '0'
    );
\not_First.Out1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Q,
      Q => \not_First.Out1_reg_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MSR_Reg_Bit is
  port (
    MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : out STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    PC_OF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MSR_Reg_Bit : entity is "MSR_Reg_Bit";
end microblaze_mcs_0_MSR_Reg_Bit;

architecture STRUCTURE of microblaze_mcs_0_MSR_Reg_Bit is
begin
MSR_I: entity work.microblaze_mcs_0_MB_FDRSE_572
     port map (
      Clk => Clk,
      I3 => I3,
      MSR(0) => MSR(0),
      MSR_Rst => MSR_Rst,
      PC_OF => PC_OF,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.set_BIP_I_reg\ => \Using_FPGA.set_BIP_I_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MSR_Reg_Bit_568 is
  port (
    MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_0 : out STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MSR_Reg_Bit_568 : entity is "MSR_Reg_Bit";
end microblaze_mcs_0_MSR_Reg_Bit_568;

architecture STRUCTURE of microblaze_mcs_0_MSR_Reg_Bit_568 is
begin
MSR_I: entity work.microblaze_mcs_0_MB_FDRSE_571
     port map (
      Clk => Clk,
      I3_0 => I3_0,
      MSR(0) => MSR(0),
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Synchronize.use_sync_reset.sync_reg[2]\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MSR_Reg_Bit_569 is
  port (
    MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    \Using_FPGA.enable_Interrupts_I_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MSR_Reg_Bit_569 : entity is "MSR_Reg_Bit";
end microblaze_mcs_0_MSR_Reg_Bit_569;

architecture STRUCTURE of microblaze_mcs_0_MSR_Reg_Bit_569 is
begin
MSR_I: entity work.microblaze_mcs_0_MB_FDRSE_570
     port map (
      Clk => Clk,
      MSR(0) => MSR(0),
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Synchronize.use_sync_reset.sync_reg[2]\,
      \Using_FPGA.enable_Interrupts_I_reg\ => \Using_FPGA.enable_Interrupts_I_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Operand_Select_Bit is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Operand_Select_Bit : entity is "Operand_Select_Bit";
end microblaze_mcs_0_Operand_Select_Bit;

architecture STRUCTURE of microblaze_mcs_0_Operand_Select_Bit is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_500
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_501
     port map (
      Clk => Clk,
      D => D,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_502
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_503
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Operand_Select_Bit_438 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Operand_Select_Bit_438 : entity is "Operand_Select_Bit";
end microblaze_mcs_0_Operand_Select_Bit_438;

architecture STRUCTURE of microblaze_mcs_0_Operand_Select_Bit_438 is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_496
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_497
     port map (
      Clk => Clk,
      D => D,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_498
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_499
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Operand_Select_Bit_439 is
  port (
    Op1_Shift : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    Op2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Operand_Select_Bit_439 : entity is "Operand_Select_Bit";
end microblaze_mcs_0_Operand_Select_Bit_439;

architecture STRUCTURE of microblaze_mcs_0_Operand_Select_Bit_439 is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_480
     port map (
      D => D,
      D0_out => D0_out,
      I3 => I3,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_481
     port map (
      Clk => Clk,
      D => D,
      Op1_Shift => Op1_Shift,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_482
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_483
     port map (
      Clk => Clk,
      Op2 => Op2,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Operand_Select_Bit_440 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Operand_Select_Bit_440 : entity is "Operand_Select_Bit";
end microblaze_mcs_0_Operand_Select_Bit_440;

architecture STRUCTURE of microblaze_mcs_0_Operand_Select_Bit_440 is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_472
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_473
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_474
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_475
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Operand_Select_Bit_441 is
  port (
    Op1_Logic : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Op2 : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    writing_reg : in STD_LOGIC;
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    ALU_Result : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Operand_Select_Bit_441 : entity is "Operand_Select_Bit";
end microblaze_mcs_0_Operand_Select_Bit_441;

architecture STRUCTURE of microblaze_mcs_0_Operand_Select_Bit_441 is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_468
     port map (
      D => D,
      D0_out => D0_out,
      EX_Result => EX_Result,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_469
     port map (
      Clk => Clk,
      D => D,
      Op1_Logic => Op1_Logic,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_470
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_471
     port map (
      ALU_Result => ALU_Result,
      Clk => Clk,
      EX_Op2 => EX_Op2,
      M_BE(0 to 3) => M_BE(0 to 3),
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      WEB(0 to 3) => WEB(0 to 3),
      normal_piperun => normal_piperun,
      writing_reg => writing_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized11\ is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    PC_OF : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized11\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized11\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized11\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_504
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      PC_OF => PC_OF,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_505
     port map (
      Clk => Clk,
      D => D,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_506
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_507
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized13\ is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized13\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized13\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized13\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_508
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_509
     port map (
      Clk => Clk,
      D => D,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_510
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_4\,
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_511
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized15\ is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized15\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized15\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized15\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_512
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_513
     port map (
      Clk => Clk,
      D => D,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_514
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_515
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized17\ is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized17\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized17\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized17\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_516
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_517
     port map (
      Clk => Clk,
      D => D,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_518
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_519
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized19\ is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized19\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized19\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized19\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_524
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_525
     port map (
      Clk => Clk,
      D => D,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_526
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_527
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized21\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized21\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized21\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized21\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_528
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_529
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_530
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_531
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized23\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized23\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized23\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized23\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_532
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_533
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_534
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_535
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized25\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Sext : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    Sext16 : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    Sext8 : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized25\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized25\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized25\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_536
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_537
     port map (
      Clk => Clk,
      D => D,
      Sext => Sext,
      Sext16 => Sext16,
      Sext8 => Sext8,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_14\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_15\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_16\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_9\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_538
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_21\,
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_539
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized27\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized27\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized27\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized27\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_540
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_541
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_542
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_543
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[15]\ => \Size_17to32.imm_Reg_reg[15]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized29\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[14]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized29\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized29\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized29\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_544
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_545
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_546
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_547
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[14]\ => \Size_17to32.imm_Reg_reg[14]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized3\ is
  port (
    Shifted : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Zero_Detecting[1].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized3\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized3\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized3\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_484
     port map (
      D => D,
      D0_out => D0_out,
      I3_0 => I3_0,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_485
     port map (
      Clk => Clk,
      D => D,
      Shifted => Shifted,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_486
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_3\,
      \Zero_Detecting[1].nibble_Zero_reg\ => \Zero_Detecting[1].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_487
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized31\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[13]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized31\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized31\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized31\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_548
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_549
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_550
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_551
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[13]\ => \Size_17to32.imm_Reg_reg[13]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized33\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[12]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized33\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized33\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized33\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_552
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_553
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_554
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_555
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[12]\ => \Size_17to32.imm_Reg_reg[12]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized35\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[11]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized35\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized35\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized35\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_556
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_557
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_558
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_559
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[11]\ => \Size_17to32.imm_Reg_reg[11]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized37\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[10]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized37\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized37\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized37\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_560
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_561
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_562
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_5\,
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_563
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[10]\ => \Size_17to32.imm_Reg_reg[10]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized39\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[9]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized39\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized39\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized39\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_442
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_443
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[9]\ => \Size_17to32.imm_Reg_reg[9]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized41\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[8]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized41\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized41\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized41\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_444
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_445
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_446
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_447
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[8]\ => \Size_17to32.imm_Reg_reg[8]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized43\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[7]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized43\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized43\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized43\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_448
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_449
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_450
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_451
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[7]\ => \Size_17to32.imm_Reg_reg[7]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized45\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[6]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized45\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized45\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized45\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_452
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_453
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_454
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_455
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[6]\ => \Size_17to32.imm_Reg_reg[6]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized47\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[5]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized47\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized47\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized47\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_456
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_457
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_458
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_459
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[5]\ => \Size_17to32.imm_Reg_reg[5]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized49\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[4]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized49\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized49\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized49\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_460
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_461
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_462
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_5\,
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_463
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[4]\ => \Size_17to32.imm_Reg_reg[4]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized5\ is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized5\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized5\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized5\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_488
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_489
     port map (
      Clk => Clk,
      D => D,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_490
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_491
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized51\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[3]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized51\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized51\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized51\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_464
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_465
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_466
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_467
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[3]\ => \Size_17to32.imm_Reg_reg[3]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized53\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[2]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized53\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized53\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized53\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_476
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_477
     port map (
      Clk => Clk,
      D => D,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_478
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_479
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[2]\ => \Size_17to32.imm_Reg_reg[2]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized55\ is
  port (
    lmb_reg_write_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    lmb_reg_write_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[1]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized55\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized55\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized55\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_520
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_521
     port map (
      Clk => Clk,
      D => D,
      lmb_reg_write_reg => lmb_reg_write_reg,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_522
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_523
     port map (
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[1]\ => \Size_17to32.imm_Reg_reg[1]\,
      lmb_reg_write_reg => lmb_reg_write_reg_0,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized57\ is
  port (
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : out STD_LOGIC;
    \No_ECC.Sl_Rdy_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[0]\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    ALU_Result : in STD_LOGIC;
    POR_FF_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized57\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized57\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized57\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^using_b36_s18.the_brams[0].ramb36_i1_0\ : STD_LOGIC;
begin
  \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ <= \^using_b36_s18.the_brams[0].ramb36_i1_0\;
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_564
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_565
     port map (
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      D => D,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      \Using_FPGA.Native_0\ => \^using_b36_s18.the_brams[0].ramb36_i1_0\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_566
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_567
     port map (
      ALU_Result => ALU_Result,
      Clk => Clk,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      POR_FF_I => POR_FF_I,
      \Size_17to32.imm_Reg_reg[0]\ => \Size_17to32.imm_Reg_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^using_b36_s18.the_brams[0].ramb36_i1_0\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized7\ is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized7\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized7\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized7\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_mcs_0_MB_LUT6_2_492
     port map (
      D => D,
      D0_out => D0_out,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Op1_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_493
     port map (
      Clk => Clk,
      D => D,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op1_Reg_DFF: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_494
     port map (
      Clk => Clk,
      D0_out => D0_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Op2_DFF: entity work.microblaze_mcs_0_MB_FDE_495
     port map (
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      normal_piperun => normal_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_OF : out STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  lopt_1 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_433
     port map (
      Carry_Out => Carry_Out,
      I0 => I0,
      S => S,
      lopt => lopt
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_434\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_435
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      PC_OF => PC_OF,
      \Using_FPGA.Native\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_436\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_437
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_375 is
  port (
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : in STD_LOGIC;
    lopt_12 : in STD_LOGIC;
    lopt_13 : out STD_LOGIC;
    lopt_14 : out STD_LOGIC;
    lopt_15 : out STD_LOGIC;
    lopt_16 : out STD_LOGIC;
    lopt_17 : out STD_LOGIC;
    lopt_18 : in STD_LOGIC;
    lopt_19 : in STD_LOGIC;
    lopt_20 : out STD_LOGIC;
    lopt_21 : in STD_LOGIC;
    lopt_22 : in STD_LOGIC;
    lopt_23 : out STD_LOGIC;
    lopt_24 : in STD_LOGIC;
    lopt_25 : in STD_LOGIC;
    lopt_26 : out STD_LOGIC;
    lopt_27 : in STD_LOGIC;
    lopt_28 : in STD_LOGIC;
    lopt_29 : out STD_LOGIC;
    lopt_30 : out STD_LOGIC;
    lopt_31 : out STD_LOGIC;
    lopt_32 : out STD_LOGIC;
    lopt_33 : out STD_LOGIC;
    lopt_34 : in STD_LOGIC;
    lopt_35 : in STD_LOGIC;
    lopt_36 : out STD_LOGIC;
    lopt_37 : out STD_LOGIC;
    lopt_38 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_375 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_375;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_375 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_428
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_12 => lopt_12,
      lopt_13 => lopt_13,
      lopt_14 => lopt_14,
      lopt_15 => lopt_15,
      lopt_16 => lopt_16,
      lopt_17 => lopt_17,
      lopt_18 => lopt_18,
      lopt_19 => lopt_19,
      lopt_2 => lopt_2,
      lopt_20 => lopt_20,
      lopt_21 => lopt_21,
      lopt_22 => lopt_22,
      lopt_23 => lopt_23,
      lopt_24 => lopt_24,
      lopt_25 => lopt_25,
      lopt_26 => lopt_26,
      lopt_27 => lopt_27,
      lopt_28 => lopt_28,
      lopt_29 => lopt_29,
      lopt_3 => lopt_3,
      lopt_30 => lopt_30,
      lopt_31 => lopt_31,
      lopt_32 => lopt_32,
      lopt_33 => lopt_33,
      lopt_34 => lopt_34,
      lopt_35 => lopt_35,
      lopt_36 => lopt_36,
      lopt_37 => lopt_37,
      lopt_38 => lopt_38,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_429\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_430
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_431\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_432
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_376 is
  port (
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_376 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_376;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_376 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_423
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_424\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_425
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_426\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_427
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_377 is
  port (
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_377 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_377;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_377 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_418
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_419\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_420
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_421\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_422
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_378 is
  port (
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_378 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_378;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_378 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_413
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_414\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_415
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_416\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_417
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_379 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_379 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_379;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_379 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_408
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_409\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_410
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_411\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_412
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_380 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_380 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_380;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_380 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_403
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_404\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_405
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_406\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_407
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_381 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_381 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_381;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_381 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_398
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_399\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_400
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_401\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_402
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_382 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_382 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_382;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_382 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_393
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_394\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_395
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_396\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_397
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_383 is
  port (
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_383 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_383;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_383 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_388
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37_389\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_390
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35_391\
     port map (
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_392
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Bit_384 is
  port (
    LO : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    DI : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Bit_384 : entity is "PC_Bit";
end microblaze_mcs_0_PC_Bit_384;

architecture STRUCTURE of microblaze_mcs_0_PC_Bit_384 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Set_DFF.PC_IF_DFF_n_0\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
MUXCY_XOR_I: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_385
     port map (
      DI => DI,
      LO => LO,
      O => I0,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized37\
     port map (
      ADDRA(0) => \^addra\(0),
      ADDRB(0) => ADDRB(0),
      I0 => I0,
      Jump => Jump
    );
PC_OF_Buffer: entity work.microblaze_mcs_0_MB_SRL16E_386
     port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
SUM_I: entity work.\microblaze_mcs_0_MB_LUT4__parameterized35\
     port map (
      DI => DI,
      S => S,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_mcs_0_MB_FDSE_387
     port map (
      ADDRA(0) => \^addra\(0),
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\ => \Set_DFF.PC_IF_DFF_n_0\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PreFetch_Buffer is
  port (
    I179_in : out STD_LOGIC;
    \Result_Sel_reg[0]\ : out STD_LOGIC;
    mbar_is_sleep_reg : out STD_LOGIC;
    mbar_is_sleep_reg_0 : out STD_LOGIC;
    mbar_is_sleep_reg_1 : out STD_LOGIC;
    \Result_Sel_reg[1]\ : out STD_LOGIC;
    I210_in : out STD_LOGIC;
    I2 : out STD_LOGIC;
    \Logic_Oper_reg[0]\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in48_in : out STD_LOGIC;
    \write_Addr_I_reg[1]\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    jump2_I_reg : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    mbar_first_reg : out STD_LOGIC;
    Reg1_Addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Size_17to32.imm_Reg_reg[0]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[1]\ : out STD_LOGIC;
    Imm_Value : out STD_LOGIC_VECTOR ( 13 downto 0 );
    PC_Incr : out STD_LOGIC;
    S : out STD_LOGIC;
    Unsigned_Op_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_Store_i2 : out STD_LOGIC;
    mul_Executing0 : out STD_LOGIC;
    inHibit_EX1 : out STD_LOGIC;
    pc_write_I : out STD_LOGIC;
    reset_BIP_I8_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    D : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    of_mbar_decode : out STD_LOGIC;
    Sign_Extend_reg : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    d_AS_I17_out : out STD_LOGIC;
    ex_Valid_reg : out STD_LOGIC;
    R_0 : out STD_LOGIC;
    jump2_I_reg_0 : out STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg\ : out STD_LOGIC;
    enable_Interrupts_I : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    \Using_FPGA.Native_21\ : out STD_LOGIC;
    \Using_FPGA.Native_22\ : out STD_LOGIC;
    \Using_FPGA.Native_23\ : out STD_LOGIC;
    \Using_FPGA.Native_24\ : out STD_LOGIC;
    \Using_FPGA.Native_25\ : out STD_LOGIC;
    \Using_FPGA.Native_26\ : out STD_LOGIC;
    \Using_FPGA.Native_27\ : out STD_LOGIC;
    \Using_FPGA.Native_28\ : out STD_LOGIC;
    \Using_FPGA.Native_29\ : out STD_LOGIC;
    \Using_FPGA.Native_30\ : out STD_LOGIC;
    \Using_FPGA.Native_31\ : out STD_LOGIC;
    \Using_FPGA.Native_32\ : out STD_LOGIC;
    \Using_FPGA.Native_33\ : out STD_LOGIC;
    \Using_FPGA.Native_34\ : out STD_LOGIC;
    \Using_FPGA.Native_35\ : out STD_LOGIC;
    \Using_FPGA.Native_36\ : out STD_LOGIC;
    \Using_FPGA.Native_37\ : out STD_LOGIC;
    \Using_FPGA.Native_38\ : out STD_LOGIC;
    \Using_FPGA.Native_39\ : out STD_LOGIC;
    Reg_Test_Equal_i : out STD_LOGIC;
    Reg_Test_Equal_N_i7_out : out STD_LOGIC;
    use_Reg_Neg_DI_i28_out : out STD_LOGIC;
    force2_i : out STD_LOGIC;
    force_Val1_i29_out : out STD_LOGIC;
    use_Reg_Neg_S_i30_out : out STD_LOGIC;
    force1_i31_out : out STD_LOGIC;
    byte_i14_out : out STD_LOGIC;
    \Using_FPGA.Native_40\ : out STD_LOGIC;
    Select_Logic0 : out STD_LOGIC;
    \Using_FPGA.Native_41\ : out STD_LOGIC;
    nonvalid_IFetch_n_reg : out STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : out STD_LOGIC;
    mtsmsr_write_i_reg : out STD_LOGIC;
    using_Imm_reg : out STD_LOGIC;
    mbar_hold_I_reg : out STD_LOGIC;
    missed_IFetch_reg : out STD_LOGIC;
    \Using_FPGA.Native_42\ : out STD_LOGIC;
    select_ALU_Carry_reg : out STD_LOGIC;
    Compare_Instr_reg : out STD_LOGIC;
    write_Reg_reg : out STD_LOGIC;
    \Using_FPGA.Native_43\ : out STD_LOGIC;
    \Using_FPGA.Native_44\ : out STD_LOGIC;
    is_swx_I_reg : out STD_LOGIC;
    write_Carry_I_reg : out STD_LOGIC;
    Sext16_reg : out STD_LOGIC;
    Sext8_reg : out STD_LOGIC;
    load_Store_i_reg : out STD_LOGIC;
    swx_ready_reg : out STD_LOGIC;
    is_lwx_I_reg : out STD_LOGIC;
    writing_reg : out STD_LOGIC;
    doublet_i_reg : out STD_LOGIC;
    byte_i_reg : out STD_LOGIC;
    R : in STD_LOGIC;
    Clk : in STD_LOGIC;
    CI : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    mbar_hold_I_reg_0 : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    missed_IFetch : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.take_Intr_2nd_Phase_reg_0\ : in STD_LOGIC;
    mbar_sleep_reg : in STD_LOGIC;
    \Using_FPGA.Native_45\ : in STD_LOGIC;
    mul_Executing_reg_0 : in STD_LOGIC;
    lmb_reg_write_reg : in STD_LOGIC;
    load_Store_i : in STD_LOGIC;
    inHibit_EX : in STD_LOGIC;
    lmb_reg_write : in STD_LOGIC;
    lmb_reg_read_Q : in STD_LOGIC;
    \No_ECC.lmb_as_reg\ : in STD_LOGIC;
    swx_ready : in STD_LOGIC;
    lmb_reg_read_Q_reg : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    Res_Forward2 : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Use_Imm_Reg : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_1\ : in STD_LOGIC;
    jump2_I_reg_1 : in STD_LOGIC;
    CI64_in : in STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    nonvalid_IFetch_n_reg_0 : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_0\ : in STD_LOGIC;
    mtsmsr_write_i_reg_0 : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    \Using_FPGA.Native_46\ : in STD_LOGIC;
    select_ALU_Carry_reg_0 : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    I214_out : in STD_LOGIC;
    MSR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    is_swx_I_reg_0 : in STD_LOGIC;
    write_Carry_I_reg_0 : in STD_LOGIC;
    Sext16_reg_0 : in STD_LOGIC;
    Sext8_reg_0 : in STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg_0\ : in STD_LOGIC;
    is_lwx_I : in STD_LOGIC;
    Doublet : in STD_LOGIC;
    Byte : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PreFetch_Buffer : entity is "PreFetch_Buffer";
end microblaze_mcs_0_PreFetch_Buffer;

architecture STRUCTURE of microblaze_mcs_0_PreFetch_Buffer is
  signal \Buffer_DFFs[2].MUXCY_XOR_I_n_1\ : STD_LOGIC;
  signal \Buffer_DFFs[3].MUXCY_XOR_I_n_0\ : STD_LOGIC;
  signal D0_in : STD_LOGIC;
  signal D1_in : STD_LOGIC;
  signal \^i2\ : STD_LOGIC;
  signal \^i210_in\ : STD_LOGIC;
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal LO : STD_LOGIC;
  signal \^logic_oper_reg[0]\ : STD_LOGIC;
  signal \PreFetch_Buffers[0].SRL16E_I_n_2\ : STD_LOGIC;
  signal \PreFetch_Buffers[0].SRL16E_I_n_4\ : STD_LOGIC;
  signal \PreFetch_Buffers[0].SRL16E_I_n_5\ : STD_LOGIC;
  signal \PreFetch_Buffers[12].SRL16E_I_n_2\ : STD_LOGIC;
  signal \PreFetch_Buffers[14].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[1].SRL16E_I_n_11\ : STD_LOGIC;
  signal \PreFetch_Buffers[1].SRL16E_I_n_2\ : STD_LOGIC;
  signal \PreFetch_Buffers[1].SRL16E_I_n_3\ : STD_LOGIC;
  signal \PreFetch_Buffers[1].SRL16E_I_n_5\ : STD_LOGIC;
  signal \PreFetch_Buffers[21].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[2].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[2].SRL16E_I_n_3\ : STD_LOGIC;
  signal \PreFetch_Buffers[31].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[3].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[3].SRL16E_I_n_2\ : STD_LOGIC;
  signal \PreFetch_Buffers[4].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[4].SRL16E_I_n_10\ : STD_LOGIC;
  signal \PreFetch_Buffers[4].SRL16E_I_n_3\ : STD_LOGIC;
  signal \PreFetch_Buffers[4].SRL16E_I_n_6\ : STD_LOGIC;
  signal \PreFetch_Buffers[5].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[9].SRL16E_I_n_2\ : STD_LOGIC;
  signal \^result_sel_reg[0]\ : STD_LOGIC;
  signal \^result_sel_reg[1]\ : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal S3_out : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal \^sign_extend_reg\ : STD_LOGIC;
  signal \^size_17to32.imm_reg_reg[1]\ : STD_LOGIC;
  signal \^using_b36_s18.the_brams[1].ramb36_i1\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC;
  signal \^using_fpga.native_39\ : STD_LOGIC;
  signal \^using_fpga.native_4\ : STD_LOGIC;
  signal is_lwx_I0 : STD_LOGIC;
  signal \^jump2_i_reg\ : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal \^mbar_first_reg\ : STD_LOGIC;
  signal \^mbar_is_sleep_reg\ : STD_LOGIC;
  signal \^mbar_is_sleep_reg_0\ : STD_LOGIC;
  signal \^mbar_is_sleep_reg_1\ : STD_LOGIC;
  signal of_valid_FDR_I_n_17 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_1_in48_in\ : STD_LOGIC;
begin
  I2 <= \^i2\;
  I210_in <= \^i210_in\;
  Imm_Value(13 downto 0) <= \^imm_value\(13 downto 0);
  \Logic_Oper_reg[0]\ <= \^logic_oper_reg[0]\;
  \Result_Sel_reg[0]\ <= \^result_sel_reg[0]\;
  \Result_Sel_reg[1]\ <= \^result_sel_reg[1]\;
  Sign_Extend_reg <= \^sign_extend_reg\;
  \Size_17to32.imm_Reg_reg[1]\ <= \^size_17to32.imm_reg_reg[1]\;
  \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ <= \^using_b36_s18.the_brams[1].ramb36_i1\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_2\ <= \^using_fpga.native_2\;
  \Using_FPGA.Native_39\ <= \^using_fpga.native_39\;
  \Using_FPGA.Native_4\ <= \^using_fpga.native_4\;
  jump2_I_reg <= \^jump2_i_reg\;
  mbar_first_reg <= \^mbar_first_reg\;
  mbar_is_sleep_reg <= \^mbar_is_sleep_reg\;
  mbar_is_sleep_reg_0 <= \^mbar_is_sleep_reg_0\;
  mbar_is_sleep_reg_1 <= \^mbar_is_sleep_reg_1\;
  p_1_in(0) <= \^p_1_in\(0);
  p_1_in48_in <= \^p_1_in48_in\;
\Buffer_DFFs[1].FDS_I\: entity work.microblaze_mcs_0_MB_FDS
     port map (
      Clk => Clk,
      D0_in => D0_in,
      R => R,
      S_0 => S_0,
      mbar_is_sleep_reg => \^mbar_is_sleep_reg_1\,
      mul_Executing_reg => mul_Executing_reg
    );
\Buffer_DFFs[1].MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY
     port map (
      D0_in => D0_in,
      LO => LO,
      S_0 => S_0,
      lopt => lopt_4
    );
\Buffer_DFFs[2].FDS_I\: entity work.microblaze_mcs_0_MB_FDS_22
     port map (
      Clk => Clk,
      O => \Buffer_DFFs[2].MUXCY_XOR_I_n_1\,
      R => R,
      mbar_is_sleep_reg => \^mbar_is_sleep_reg_0\
    );
\Buffer_DFFs[2].MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_23
     port map (
      LO => LO,
      O => \Buffer_DFFs[2].MUXCY_XOR_I_n_1\,
      S => S1_out,
      \Using_FPGA.Native\ => \Buffer_DFFs[3].MUXCY_XOR_I_n_0\,
      lopt => lopt,
      lopt_1 => LMB_Ready,
      lopt_2 => lopt_1,
      lopt_3 => nonvalid_IFetch_n_reg_0,
      lopt_4 => lopt_2,
      lopt_5 => S3_out,
      lopt_6 => lopt_3,
      lopt_7 => lopt_4,
      lopt_8 => S_0,
      mul_Executing_reg => mul_Executing_reg
    );
\Buffer_DFFs[3].FDS_I\: entity work.microblaze_mcs_0_MB_FDS_24
     port map (
      Clk => Clk,
      O => D1_in,
      R => R,
      mbar_is_sleep_reg => \^mbar_is_sleep_reg\
    );
\Buffer_DFFs[3].MUXCY_XOR_I\: entity work.microblaze_mcs_0_MB_MUXCY_XORCY_25
     port map (
      CI => CI,
      LO => \Buffer_DFFs[3].MUXCY_XOR_I_n_0\,
      O => D1_in,
      S => S3_out,
      lopt => lopt_2,
      lopt_1 => lopt_3,
      mul_Executing_reg => mul_Executing_reg
    );
\PreFetch_Buffers[0].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E
     port map (
      CI => CI,
      Clk => Clk,
      Compare_Instr_reg => \PreFetch_Buffers[0].SRL16E_I_n_5\,
      DATA_OUTA(0) => DATA_OUTA(0),
      \Result_Sel_reg[0]\ => \^result_sel_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^result_sel_reg[1]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^p_1_in\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \^using_fpga.native_2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \PreFetch_Buffers[4].SRL16E_I_n_3\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ => \^sign_extend_reg\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^imm_value\(5),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \^imm_value\(6),
      \Using_FPGA.Native\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_39\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_2\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_3\ => \^mbar_is_sleep_reg_1\,
      is_lwx_I_reg => \PreFetch_Buffers[0].SRL16E_I_n_4\,
      write_Carry_I_reg => \PreFetch_Buffers[0].SRL16E_I_n_2\
    );
\PreFetch_Buffers[10].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_26
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(10),
      \Using_FPGA.Native\ => \^using_fpga.native_1\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_2\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[11].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_27
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(11),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^logic_oper_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^p_1_in\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \^i210_in\,
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\,
      inHibit_EX_reg => \PreFetch_Buffers[3].SRL16E_I_n_2\,
      jump2_I_reg => \^jump2_i_reg\,
      jump2_I_reg_0 => jump2_I_reg_0,
      p_1_in48_in => \^p_1_in48_in\
    );
\PreFetch_Buffers[12].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_28
     port map (
      CI => CI,
      Clk => Clk,
      D => D,
      DATA_OUTA(0) => DATA_OUTA(12),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \PreFetch_Buffers[4].SRL16E_I_n_3\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^using_b36_s18.the_brams[1].ramb36_i1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \^jump2_i_reg\,
      \Using_FPGA.Native\ => \^using_fpga.native_2\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_2\ => \^mbar_is_sleep_reg_1\,
      \Using_FPGA.set_BIP_I_reg\ => \PreFetch_Buffers[12].SRL16E_I_n_2\,
      \Using_FPGA.set_BIP_I_reg_0\ => \Using_FPGA.set_BIP_I_reg_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_0\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      mul_Executing_reg => mul_Executing_reg
    );
\PreFetch_Buffers[13].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_29
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(13),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^using_b36_s18.the_brams[1].ramb36_i1\,
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[14].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_30
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(14),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^result_sel_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^p_1_in\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \PreFetch_Buffers[1].SRL16E_I_n_2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ => \^logic_oper_reg[0]\,
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\,
      mbar_first_reg => \^mbar_first_reg\,
      mbar_hold_I_reg => \PreFetch_Buffers[14].SRL16E_I_n_1\
    );
\PreFetch_Buffers[15].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_31
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(15),
      Reg1_Addr(0) => Reg1_Addr(0),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[16].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_32
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(16),
      EX_Result(0 to 31) => EX_Result(0 to 31),
      Imm_Value(12 downto 0) => \^imm_value\(13 downto 1),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Res_Forward2 => Res_Forward2,
      \Size_17to32.imm_Reg_reg[0]\ => \Size_17to32.imm_Reg_reg[0]\,
      \Size_17to32.imm_Reg_reg[0]_0\(15 downto 0) => \Size_17to32.imm_Reg_reg[0]_0\(15 downto 0),
      Use_Imm_Reg => Use_Imm_Reg,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^imm_value\(0),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \^size_17to32.imm_reg_reg[1]\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_14\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_15\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_16\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_17\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_18\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_19\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_20\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_21\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_22\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_23\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_24\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_25\ => \Using_FPGA.Native_33\,
      \Using_FPGA.Native_26\ => \Using_FPGA.Native_34\,
      \Using_FPGA.Native_27\ => \Using_FPGA.Native_35\,
      \Using_FPGA.Native_28\ => \Using_FPGA.Native_36\,
      \Using_FPGA.Native_29\ => \Using_FPGA.Native_37\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_30\ => \Using_FPGA.Native_38\,
      \Using_FPGA.Native_31\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_32\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_33\ => \^mbar_is_sleep_reg_1\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_17\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_0\ => of_valid_FDR_I_n_17
    );
\PreFetch_Buffers[17].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_33
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(17),
      \Size_17to32.imm_Reg_reg[1]\ => \^size_17to32.imm_reg_reg[1]\,
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[18].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_34
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(18),
      Imm_Value(0) => \^imm_value\(13),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[19].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_35
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(19),
      Imm_Value(0) => \^imm_value\(12),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[1].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_36
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(1),
      Reg_Test_Equal_N_i7_out => Reg_Test_Equal_N_i7_out,
      \Result_Sel_reg[1]\ => \^result_sel_reg[1]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^i210_in\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^result_sel_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \PreFetch_Buffers[9].SRL16E_I_n_2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \^p_1_in\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ => \^logic_oper_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\ => \^using_fpga.native\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\ => \^using_fpga.native_1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\ => \^using_fpga.native_0\,
      \Using_FPGA.Native\ => \PreFetch_Buffers[1].SRL16E_I_n_3\,
      \Using_FPGA.Native_0\ => \PreFetch_Buffers[1].SRL16E_I_n_5\,
      \Using_FPGA.Native_1\ => force2_i,
      \Using_FPGA.Native_2\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_3\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_4\ => \^mbar_is_sleep_reg_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      force1_i31_out => force1_i31_out,
      force_Val1_i29_out => force_Val1_i29_out,
      load_Store_i_reg => \PreFetch_Buffers[1].SRL16E_I_n_11\,
      mbar_hold_I_reg => \PreFetch_Buffers[1].SRL16E_I_n_2\,
      reset_BIP_I8_out => reset_BIP_I8_out,
      use_Reg_Neg_DI_i28_out => use_Reg_Neg_DI_i28_out,
      use_Reg_Neg_S_i30_out => use_Reg_Neg_S_i30_out
    );
\PreFetch_Buffers[20].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_37
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(20),
      Imm_Value(0) => \^imm_value\(11),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[21].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_38
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(21),
      Imm_Value(0) => \^imm_value\(10),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^logic_oper_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^i210_in\,
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\,
      is_swx_I_reg => \PreFetch_Buffers[21].SRL16E_I_n_1\
    );
\PreFetch_Buffers[22].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_39
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(22),
      Imm_Value(0) => \^imm_value\(9),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[23].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_40
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(23),
      Imm_Value(0) => \^imm_value\(8),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[24].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_41
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(24),
      Imm_Value(0) => \^imm_value\(7),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[25].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_42
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(25),
      Imm_Value(0) => \^imm_value\(6),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[26].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_43
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(26),
      Imm_Value(0) => \^imm_value\(5),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[27].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_44
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(27),
      Imm_Value(0) => \^imm_value\(4),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[28].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_45
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(28),
      Imm_Value(0) => \^imm_value\(3),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[29].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_46
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(29),
      Imm_Value(0) => \^imm_value\(2),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[2].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_47
     port map (
      CI => CI,
      Clk => Clk,
      Compare_Instr_reg => \^i210_in\,
      DATA_OUTA(0) => DATA_OUTA(2),
      Imm_Value(2) => \^imm_value\(10),
      Imm_Value(1 downto 0) => \^imm_value\(3 downto 2),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^logic_oper_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \^p_1_in\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \^result_sel_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ => \^result_sel_reg[1]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ => \PreFetch_Buffers[0].SRL16E_I_n_4\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\ => \^sign_extend_reg\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^size_17to32.imm_reg_reg[1]\,
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\,
      is_lwx_I0 => is_lwx_I0,
      write_Reg_reg => \PreFetch_Buffers[2].SRL16E_I_n_1\,
      write_Reg_reg_0 => \PreFetch_Buffers[2].SRL16E_I_n_3\
    );
\PreFetch_Buffers[30].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_48
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(30),
      Imm_Value(0) => \^imm_value\(1),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[31].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_49
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(31),
      \Size_17to32.imm_Reg_reg[15]\ => \^imm_value\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^i210_in\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^result_sel_reg[1]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \^logic_oper_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \^p_1_in\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ => \^result_sel_reg[0]\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^size_17to32.imm_reg_reg[1]\,
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\,
      mtsmsr_write_i_reg => \PreFetch_Buffers[31].SRL16E_I_n_1\
    );
\PreFetch_Buffers[3].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_50
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(3),
      Select_Logic_reg => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^result_sel_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^p_1_in\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \^result_sel_reg[1]\,
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_45\,
      inHibit_EX => inHibit_EX,
      is_swx_I_reg => \PreFetch_Buffers[3].SRL16E_I_n_1\,
      jump2_I_reg => \PreFetch_Buffers[3].SRL16E_I_n_2\
    );
\PreFetch_Buffers[4].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_51
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(4),
      \Logic_Oper_reg[0]\ => \^logic_oper_reg[0]\,
      MSR(1 downto 0) => MSR(1 downto 0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^result_sel_reg[1]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \^i210_in\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_10\ => \^using_b36_s18.the_brams[1].ramb36_i1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \^p_1_in\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ => \^result_sel_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ => \^using_fpga.native_2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\ => \PreFetch_Buffers[2].SRL16E_I_n_1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\ => \^mbar_first_reg\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\ => \^jump2_i_reg\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_8\ => \PreFetch_Buffers[1].SRL16E_I_n_5\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_9\ => \^using_fpga.native_1\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^size_17to32.imm_reg_reg[1]\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \^imm_value\(0),
      \Using_FPGA.Native\ => \^using_fpga.native_4\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_41\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_43\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_44\,
      \Using_FPGA.Native_4\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_5\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_6\ => \^mbar_is_sleep_reg_1\,
      \Using_FPGA.set_BIP_I_reg\ => \PreFetch_Buffers[4].SRL16E_I_n_3\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      enable_Interrupts_I => enable_Interrupts_I,
      inHibit_EX_reg => inHibit_EX_reg,
      mbar_decode_I_reg => \PreFetch_Buffers[4].SRL16E_I_n_6\,
      of_mbar_decode => of_mbar_decode,
      p_1_in48_in => \^p_1_in48_in\,
      using_Imm_reg => \PreFetch_Buffers[4].SRL16E_I_n_1\,
      write_Reg_reg => \PreFetch_Buffers[4].SRL16E_I_n_10\
    );
\PreFetch_Buffers[5].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_52
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(5),
      \Logic_Oper_reg[1]\ => \^p_1_in\(0),
      Sext16_reg => \PreFetch_Buffers[5].SRL16E_I_n_1\,
      Sign_Extend_reg => \^sign_extend_reg\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^result_sel_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \^logic_oper_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \^i210_in\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ => \^result_sel_reg[1]\,
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      mul_Executing_reg => mul_Executing_reg,
      \out\(0) => \out\(0)
    );
\PreFetch_Buffers[6].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_53
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(6),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\,
      p_1_in48_in => \^p_1_in48_in\
    );
\PreFetch_Buffers[7].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_54
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(7),
      \Using_FPGA.Native\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_1\,
      \write_Addr_I_reg[1]\ => \write_Addr_I_reg[1]\
    );
\PreFetch_Buffers[8].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_55
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(8),
      \Using_FPGA.Native\ => \^using_fpga.native\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_2\ => \^mbar_is_sleep_reg_1\
    );
\PreFetch_Buffers[9].SRL16E_I\: entity work.microblaze_mcs_0_MB_SRL16E_56
     port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(9),
      Reg_Test_Equal_i => Reg_Test_Equal_i,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^using_fpga.native_1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \^using_fpga.native\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \^logic_oper_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \PreFetch_Buffers[1].SRL16E_I_n_5\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ => \^p_1_in\(0),
      \Using_FPGA.Native\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_0\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_1\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_2\ => \^mbar_is_sleep_reg_1\,
      \Using_FPGA.reset_BIP_I_reg\ => \PreFetch_Buffers[9].SRL16E_I_n_2\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\
    );
of_valid_FDR_I: entity work.microblaze_mcs_0_MB_FDR
     port map (
      Byte => Byte,
      CI64_in => CI64_in,
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      Compare_Instr_reg => Compare_Instr_reg,
      D0_in => D0_in,
      D1_in => D1_in,
      Doublet => Doublet,
      E(0) => E(0),
      I214_out => I214_out,
      Imm_Value(1 downto 0) => \^imm_value\(6 downto 5),
      LMB_Ready => LMB_Ready,
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg\,
      PC_Incr => PC_Incr,
      R => R,
      R_0 => R_0,
      S => S,
      S1_out => S1_out,
      S3_out => S3_out,
      SR(0) => SR(0),
      Select_Logic0 => Select_Logic0,
      Sext16_reg => Sext16_reg,
      Sext16_reg_0 => Sext16_reg_0,
      Sext8_reg => Sext8_reg,
      Sext8_reg_0 => Sext8_reg_0,
      \Size_17to32.imm_Reg_reg[15]\ => I179_in,
      Sl_Rdy => Sl_Rdy,
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Synchronize.use_sync_reset.sync_reg[2]\,
      \Synchronize.use_sync_reset.sync_reg[2]_0\ => \PreFetch_Buffers[5].SRL16E_I_n_1\,
      Unsigned_Op_reg => Unsigned_Op_reg,
      Use_Imm_Reg => Use_Imm_Reg,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^mbar_first_reg\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \PreFetch_Buffers[4].SRL16E_I_n_6\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \PreFetch_Buffers[4].SRL16E_I_n_1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_10\ => \PreFetch_Buffers[4].SRL16E_I_n_3\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_11\ => \PreFetch_Buffers[31].SRL16E_I_n_1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_12\ => \PreFetch_Buffers[14].SRL16E_I_n_1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_13\ => \PreFetch_Buffers[1].SRL16E_I_n_3\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_14\ => \PreFetch_Buffers[0].SRL16E_I_n_5\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_15\ => \PreFetch_Buffers[4].SRL16E_I_n_10\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_16\ => \PreFetch_Buffers[3].SRL16E_I_n_1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_17\ => \PreFetch_Buffers[0].SRL16E_I_n_2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_18\ => \PreFetch_Buffers[1].SRL16E_I_n_11\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \^result_sel_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_3\ => \^result_sel_reg[1]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_4\ => \^p_1_in\(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_5\ => \^using_fpga.native_4\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_6\ => \^i210_in\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_7\ => \^logic_oper_reg[0]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_8\ => \^i2\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_9\ => \^using_fpga.native_39\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^imm_value\(0),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \PreFetch_Buffers[2].SRL16E_I_n_3\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ => \PreFetch_Buffers[21].SRL16E_I_n_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_1\ => of_valid_FDR_I_n_17,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_40\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_42\,
      \Using_FPGA.Native_4\ => \Buffer_DFFs[2].MUXCY_XOR_I_n_1\,
      \Using_FPGA.Native_5\ => \^mbar_is_sleep_reg_1\,
      \Using_FPGA.Native_6\ => \^mbar_is_sleep_reg_0\,
      \Using_FPGA.Native_7\ => \^mbar_is_sleep_reg\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_45\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_46\,
      \Using_FPGA.set_BIP_I_reg\ => \Using_FPGA.set_BIP_I_reg\,
      \Using_FPGA.set_BIP_I_reg_0\ => \PreFetch_Buffers[12].SRL16E_I_n_2\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_0\ => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_1\ => \Using_FPGA.take_Intr_2nd_Phase_reg_1\,
      \Using_LWX_SWX_instr.reservation_reg\ => \Using_LWX_SWX_instr.reservation_reg\,
      \Using_LWX_SWX_instr.reservation_reg_0\ => \Using_LWX_SWX_instr.reservation_reg_0\,
      byte_i14_out => byte_i14_out,
      byte_i_reg => byte_i_reg,
      d_AS_I17_out => d_AS_I17_out,
      doublet_i_reg => doublet_i_reg,
      ex_Valid => ex_Valid,
      ex_Valid_reg => ex_Valid_reg,
      inHibit_EX => inHibit_EX,
      inHibit_EX1 => inHibit_EX1,
      is_lwx_I => is_lwx_I,
      is_lwx_I0 => is_lwx_I0,
      is_lwx_I_reg => is_lwx_I_reg,
      is_swx_I_reg => is_swx_I_reg,
      is_swx_I_reg_0 => is_swx_I_reg_0,
      jump2_I_reg => jump2_I_reg_1,
      lmb_as => lmb_as,
      lmb_reg_read_Q => lmb_reg_read_Q,
      lmb_reg_read_Q_reg => lmb_reg_read_Q_reg,
      lmb_reg_write => lmb_reg_write,
      lmb_reg_write_reg => lmb_reg_write_reg,
      load_Store_i => load_Store_i,
      load_Store_i2 => load_Store_i2,
      load_Store_i_reg => load_Store_i_reg,
      mbar_hold_I_reg => mbar_hold_I_reg,
      mbar_hold_I_reg_0 => mbar_hold_I_reg_0,
      mbar_sleep_reg => mbar_sleep_reg,
      missed_IFetch => missed_IFetch,
      missed_IFetch_reg => missed_IFetch_reg,
      mtsmsr_write_i_reg => mtsmsr_write_i_reg,
      mtsmsr_write_i_reg_0 => mtsmsr_write_i_reg_0,
      mul_Executing => mul_Executing,
      mul_Executing0 => mul_Executing0,
      mul_Executing_reg => mul_Executing_reg,
      mul_Executing_reg_0 => mul_Executing_reg_0,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      nonvalid_IFetch_n_reg_0 => nonvalid_IFetch_n_reg_0,
      \out\(0) => \out\(0),
      pc_write_I => pc_write_I,
      select_ALU_Carry_reg => select_ALU_Carry_reg,
      select_ALU_Carry_reg_0 => select_ALU_Carry_reg_0,
      swx_ready => swx_ready,
      swx_ready_reg => swx_ready_reg,
      using_Imm_reg => using_Imm_reg,
      write_Carry_I_reg => write_Carry_I_reg,
      write_Carry_I_reg_0 => write_Carry_I_reg_0,
      write_Reg_reg => write_Reg_reg,
      writing_reg => writing_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_373
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_374
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_281 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_281 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_281;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_281 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_371
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_372
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_282 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_282 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_282;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_282 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_369
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_370
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_283 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_283 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_283;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_283 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_367
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_368
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_284 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_284 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_284;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_284 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_365
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_366
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_285 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_285 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_285;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_285 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_363
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_364
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_286 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_286 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_286;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_286 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_361
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_362
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_287 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_287 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_287;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_287 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_359
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_360
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_288 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_288 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_288;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_288 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_357
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_358
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_289 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_289 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_289;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_289 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_355
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_356
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_290 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_290 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_290;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_290 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_353
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_354
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_291 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_291 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_291;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_291 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_351
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_352
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_292 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_292 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_292;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_292 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_349
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_350
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_293 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_293 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_293;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_293 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_347
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_348
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_294 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_294 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_294;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_294 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_345
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_346
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_295 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_295 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_295;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_295 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_343
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_344
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_296 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_296 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_296;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_296 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_341
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_342
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_297 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_297 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_297;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_297 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_339
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_340
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_298 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_298 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_298;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_298 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_337
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_338
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_299 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_299 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_299;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_299 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_335
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_336
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_300 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_300 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_300;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_300 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_333
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_334
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_301 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_301 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_301;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_301 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_331
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_332
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_302 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_302 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_302;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_302 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_329
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_330
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_303 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_303 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_303;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_303 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_327
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_328
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_304 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_304 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_304;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_304 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_325
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_326
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_305 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_305 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_305;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_305 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_323
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_324
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_306 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_306 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_306;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_306 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_321
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_322
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_307 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_307 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_307;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_307 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_319
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_320
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_308 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_308 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_308;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_308 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_317
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_318
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_309 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_309 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_309;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_309 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_315
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_316
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_310 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_310 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_310;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_310 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D_313
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_314
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File_Bit_311 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File_Bit_311 : entity is "Register_File_Bit";
end microblaze_mcs_0_Register_File_Bit_311;

architecture STRUCTURE of microblaze_mcs_0_Register_File_Bit_311 is
begin
RegFile_X1: entity work.microblaze_mcs_0_MB_RAM32X1D
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_mcs_0_MB_RAM32X1D_312
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[31].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_279\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      \cipr_rd_dff_all[31].fdr_i\ => \cipr_rd_dff_all[31].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_280\
     port map (
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_188 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_188 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_188;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_188 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_277\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_278\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_189 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_189 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_189;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_189 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_275\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_276\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_190 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_190 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_190;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_190 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_273\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_274\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_191 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_191 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_191;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_191 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_271\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_272\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_192 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_192 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_192;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_192 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_269\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_270\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_193 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_193 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_193;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_193 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_267\
     port map (
      Data_Read => Data_Read,
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_268\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_194 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_194 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_194;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_194 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_265\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_266\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_195 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_195 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_195;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_195 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_263\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_264\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_196 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_196 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_196;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_196 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_261\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_262\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_197 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_197 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_197;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_197 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_259\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_260\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_198 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[30].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_198 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_198;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_198 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_257\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      \cipr_rd_dff_all[30].fdr_i\ => \cipr_rd_dff_all[30].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_258\
     port map (
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_199 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_199 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_199;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_199 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_255\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_256\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_200 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_200 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_200;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_200 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_253\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_254\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_201 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_201 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_201;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_201 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_251\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_252\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_202 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_202 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_202;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_202 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_249\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_250\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_203 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_203 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_203;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_203 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_247\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_248\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_204 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_204 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_204;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_204 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_245\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_246\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_205 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_205 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_205;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_205 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_243\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_244\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_206 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_206 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_206;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_206 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_241\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_242\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_207 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_207 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_207;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_207 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_239\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_240\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_208 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_208 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_208;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_208 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_237\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_238\
     port map (
      ADDRB(0) => ADDRB(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_209 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[29].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_209 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_209;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_209 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_235\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      \cipr_rd_dff_all[29].fdr_i\ => \cipr_rd_dff_all[29].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_236\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_210 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_210 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_210;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_210 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_233\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_234\
     port map (
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_211 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ALU_Result : in STD_LOGIC;
    Shift_Logic_Res : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_211 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_211;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_211 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_231\
     port map (
      EX_Result(0) => EX_Result(0),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Shift_Logic_Res => Shift_Logic_Res
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_232\
     port map (
      ALU_Result => ALU_Result,
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_212 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[28].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_212 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_212;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_212 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_229\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      \cipr_rd_dff_all[28].fdr_i\ => \cipr_rd_dff_all[28].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_230\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_213 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[27].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_213 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_213;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_213 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_227\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      \cipr_rd_dff_all[27].fdr_i\ => \cipr_rd_dff_all[27].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_228\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_214 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[26].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_214 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_214;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_214 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_225\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      \cipr_rd_dff_all[26].fdr_i\ => \cipr_rd_dff_all[26].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_226\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_215 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[25].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_215 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_215;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_215 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_223\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      \cipr_rd_dff_all[25].fdr_i\ => \cipr_rd_dff_all[25].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_224\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_216 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cipr_rd_dff_all[24].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_216 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_216;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_216 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_221\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      \cipr_rd_dff_all[24].fdr_i\ => \cipr_rd_dff_all[24].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_222\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_217 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_217 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_217;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_217 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0_219\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33_220\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux_Bit_218 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux_Bit_218 : entity is "Result_Mux_Bit";
end microblaze_mcs_0_Result_Mux_Bit_218;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux_Bit_218 is
  signal I4 : STD_LOGIC;
begin
Data_Shift_Mux: entity work.\microblaze_mcs_0_microblaze_v9_5_MB_LUT6__parameterized0\
     port map (
      EX_Result(0) => EX_Result(0),
      I4 => I4,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
Mul_ALU_Mux: entity work.\microblaze_mcs_0_MB_LUT4__parameterized33\
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      I4 => I4,
      \Result_Sel_reg[1]\(0) => \Result_Sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_185\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_186\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_187
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_64 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_64 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_64;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_64 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_182\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_183\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_184
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_65 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_65 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_65;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_65 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_179\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_180\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_181
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_66 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_66 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_66;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_66 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_176\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_177\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_178
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_67 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_67 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_67;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_67 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_173\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_174\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_175
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_68 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_68 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_68;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_68 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_170\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_171\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_172
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_69 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_69 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_69;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_69 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_167\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_168\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_169
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_70 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_70 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_70;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_70 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_164\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_165\
     port map (
      I0 => I0,
      Sext8_reg => Sext8_reg,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_166
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_71 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_71 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_71;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_71 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_161\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_162\
     port map (
      I0 => I0,
      Sext8_reg => Sext8_reg,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_163
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_72 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_72 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_72;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_72 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_158\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_159\
     port map (
      I0 => I0,
      Sext8_reg => Sext8_reg,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_160
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_73 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_73 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_73;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_73 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_155\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_156\
     port map (
      I0 => I0,
      Sext8_reg => Sext8_reg,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_157
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_74 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_74 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_74;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_74 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_152\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_153\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_154
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_75 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_75 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_75;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_75 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_149\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_150\
     port map (
      I0 => I0,
      Sext8_reg => Sext8_reg,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_151
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_76 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_76 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_76;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_76 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_146\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_147\
     port map (
      I0 => I0,
      Sext8_reg => Sext8_reg,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_148
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_77 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_77 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_77;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_77 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_143\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_144\
     port map (
      I0 => I0,
      Sext8_reg => Sext8_reg,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_145
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_78 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_78 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_78;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_78 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_140\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_141\
     port map (
      I0 => I0,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_142
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_79 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_79 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_79;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_79 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_137\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_138\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_139
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_80 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_80 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_80;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_80 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_134\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_135\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_136
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_81 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_81 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_81;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_81 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_131\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_132\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_133
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_82 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_82 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_82;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_82 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_128\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_129\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_130
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_83 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_83 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_83;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_83 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_125\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_126\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_127
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_84 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shifted : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_84 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_84;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_84 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_122\
     port map (
      I1 => I1,
      Op1_Shift => Op1_Shift,
      Op2 => Op2,
      Q(1 downto 0) => Q(1 downto 0)
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_123\
     port map (
      I0 => I0,
      Op1_Shift => Op1_Shift,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_124
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_85 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_85 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_85;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_85 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_119\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_120\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_121
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_86 is
  port (
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Op1_Shift : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_86 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_86;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_86 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_116\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_117\
     port map (
      I0 => I0,
      Op1_Shift => Op1_Shift,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_118
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_87 is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_87 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_87;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_87 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_113\
     port map (
      EX_Op2 => EX_Op2,
      I1 => I1,
      Op1_Logic => Op1_Logic,
      Q(1 downto 0) => Q(1 downto 0)
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_114\
     port map (
      I0 => I0,
      Op1_Logic => Op1_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_115
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      Shift_Logic_Res => Shift_Logic_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_88 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_88 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_88;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_88 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_110\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_111\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_112
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_89 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_89 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_89;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_89 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_107\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_108\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_109
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_90 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_90 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_90;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_90 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_104\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_105\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_106
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_91 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_91 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_91;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_91 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_101\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_102\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_103
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_92 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_92 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_92;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_92 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_98\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_99\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_100
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_93 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_93 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_93;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_93 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29_95\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31_96\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7_97
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Bit_94 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Bit_94 : entity is "Shift_Logic_Bit";
end microblaze_mcs_0_Shift_Logic_Bit_94;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Bit_94 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized29\
     port map (
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
Shift_LUT: entity work.\microblaze_mcs_0_MB_LUT4__parameterized31\
     port map (
      I0 => I0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\
    );
Shift_Logic_Mux: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_UART_Receive is
  port (
    Q_0 : out STD_LOGIC;
    new_rx_data_write_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_Data_Received : out STD_LOGIC;
    new_rx_data_write_reg_1 : out STD_LOGIC;
    overrun_error_reg : out STD_LOGIC;
    \UART_Status_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    frame_error_reg : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\ : out STD_LOGIC;
    \not_First.Clk_En_Out_i_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    LMB_Rst_reg : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lmb_reg_read_reg : in STD_LOGIC;
    \lmb_abus_Q_reg[5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \No_ECC.lmb_as_reg\ : in STD_LOGIC;
    sel_LSB : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_reg_read_Q_reg : in STD_LOGIC;
    INTC_CIPR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_UART_Receive : entity is "UART_Receive";
end microblaze_mcs_0_UART_Receive;

architecture STRUCTURE of microblaze_mcs_0_UART_Receive is
  signal \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\ : STD_LOGIC;
  signal Delay_16_n_10 : STD_LOGIC;
  signal Delay_16_n_12 : STD_LOGIC;
  signal Delay_16_n_9 : STD_LOGIC;
  signal RX_Data : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \RX_Data[7]_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^uart_status_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal new_rx_data : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of new_rx_data : signal is "SOFT";
  signal new_rx_data_write : STD_LOGIC;
  attribute RTL_KEEP of new_rx_data_write : signal is "SOFT";
  signal \^new_rx_data_write_reg_1\ : STD_LOGIC;
  signal previous_RX : STD_LOGIC;
  signal previous_RX_i_1_n_0 : STD_LOGIC;
  signal running_reg_n_0 : STD_LOGIC;
  signal rx_1 : STD_LOGIC;
  signal rx_data_exists_i_i_1_n_0 : STD_LOGIC;
  signal rx_data_exists_i_i_2_n_0 : STD_LOGIC;
  signal rx_data_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal start_Edge_Detected_i_1_n_0 : STD_LOGIC;
  signal start_Edge_Detected_reg_n_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[2].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[3].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[4].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[5].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[6].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[7].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[8].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute KEEP : string;
  attribute KEEP of new_rx_data_write_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of previous_RX_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of start_Edge_Detected_i_1 : label is "soft_lutpair6";
begin
  RX_Data_Received <= new_rx_data_write;
  \UART_Status_reg[0]\(0) <= \^uart_status_reg[0]\(0);
  new_rx_data_write_reg_0(0) <= new_rx_data(0);
  new_rx_data_write_reg_1 <= \^new_rx_data_write_reg_1\;
\Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \not_First.Clk_En_Out_i_reg\,
      D => \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\,
      Q => new_rx_data(1),
      S => S
    );
\Convert_Serial_To_Parallel[2].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \not_First.Clk_En_Out_i_reg\,
      D => \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\,
      Q => new_rx_data(2),
      R => S
    );
\Convert_Serial_To_Parallel[3].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \not_First.Clk_En_Out_i_reg\,
      D => \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\,
      Q => new_rx_data(3),
      R => S
    );
\Convert_Serial_To_Parallel[4].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \not_First.Clk_En_Out_i_reg\,
      D => \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\,
      Q => new_rx_data(4),
      R => S
    );
\Convert_Serial_To_Parallel[5].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \not_First.Clk_En_Out_i_reg\,
      D => \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\,
      Q => new_rx_data(5),
      R => S
    );
\Convert_Serial_To_Parallel[6].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \not_First.Clk_En_Out_i_reg\,
      D => \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\,
      Q => new_rx_data(6),
      R => S
    );
\Convert_Serial_To_Parallel[7].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \not_First.Clk_En_Out_i_reg\,
      D => \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\,
      Q => new_rx_data(7),
      R => S
    );
\Convert_Serial_To_Parallel[8].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \not_First.Clk_En_Out_i_reg\,
      D => \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\,
      Q => new_rx_data(8),
      R => S
    );
Delay_16: entity work.\microblaze_mcs_0_XIL_SRL16E__parameterized3\
     port map (
      Clk => Clk,
      \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\,
      D(0) => D(1),
      LMB_Rst_reg => LMB_Rst_reg,
      S => S,
      frame_error_reg => frame_error_reg,
      in0(0) => new_rx_data(0),
      \lmb_abus_Q_reg[5]\ => \lmb_abus_Q_reg[5]\,
      new_rx_data_write_reg => Q_0,
      new_rx_data_write_reg_0 => Delay_16_n_12,
      \not_First.Clk_En_Out_i_reg\ => \not_First.Clk_En_Out_i_reg\,
      \out\(8) => new_rx_data(0),
      \out\(7) => new_rx_data(1),
      \out\(6) => new_rx_data(2),
      \out\(5) => new_rx_data(3),
      \out\(4) => new_rx_data(4),
      \out\(3) => new_rx_data(5),
      \out\(2) => new_rx_data(6),
      \out\(1) => new_rx_data(7),
      \out\(0) => new_rx_data(8),
      running_reg => Delay_16_n_10,
      running_reg_0 => running_reg_n_0,
      start_Edge_Detected_reg => start_Edge_Detected_reg_n_0,
      stop_Bit_Position_reg => Delay_16_n_9,
      stop_Bit_Position_reg_0 => \^new_rx_data_write_reg_1\
    );
Mid_Start_Bit_SRL16: entity work.\microblaze_mcs_0_XIL_SRL16E__parameterized1\
     port map (
      Clk => Clk,
      S => S,
      \not_First.Clk_En_Out_i_reg\ => \not_First.Clk_En_Out_i_reg\,
      start_Edge_Detected_reg => start_Edge_Detected_reg_n_0
    );
\RX_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => lmb_reg_read_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(4),
      O => \RX_Data[7]_i_1_n_0\
    );
\RX_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(0),
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\(0),
      R => \RX_Data[7]_i_1_n_0\
    );
\RX_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(1),
      Q => RX_Data(1),
      R => \RX_Data[7]_i_1_n_0\
    );
\RX_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(2),
      Q => RX_Data(2),
      R => \RX_Data[7]_i_1_n_0\
    );
\RX_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(3),
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\(1),
      R => \RX_Data[7]_i_1_n_0\
    );
\RX_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(4),
      Q => RX_Data(4),
      R => \RX_Data[7]_i_1_n_0\
    );
\RX_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(5),
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\(2),
      R => \RX_Data[7]_i_1_n_0\
    );
\RX_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(6),
      Q => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\(3),
      R => \RX_Data[7]_i_1_n_0\
    );
\RX_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(7),
      Q => RX_Data(7),
      R => \RX_Data[7]_i_1_n_0\
    );
\Using_FPGA.Native_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8FFF8F8F8F"
    )
        port map (
      I0 => DATA_OUTB(3),
      I1 => \No_ECC.lmb_as_reg\,
      I2 => sel_LSB(0),
      I3 => lmb_reg_read_Q_reg,
      I4 => RX_Data(7),
      I5 => INTC_CIPR(3),
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\
    );
\Using_FPGA.Native_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8FFF8F8F8F"
    )
        port map (
      I0 => DATA_OUTB(2),
      I1 => \No_ECC.lmb_as_reg\,
      I2 => sel_LSB(0),
      I3 => lmb_reg_read_Q_reg,
      I4 => RX_Data(4),
      I5 => INTC_CIPR(2),
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\
    );
\Using_FPGA.Native_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8FFF8F8F8F"
    )
        port map (
      I0 => DATA_OUTB(1),
      I1 => \No_ECC.lmb_as_reg\,
      I2 => sel_LSB(0),
      I3 => lmb_reg_read_Q_reg,
      I4 => RX_Data(2),
      I5 => INTC_CIPR(1),
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\
    );
\Using_FPGA.Native_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8FFF8F8F8F"
    )
        port map (
      I0 => DATA_OUTB(0),
      I1 => \No_ECC.lmb_as_reg\,
      I2 => sel_LSB(0),
      I3 => lmb_reg_read_Q_reg,
      I4 => RX_Data(1),
      I5 => INTC_CIPR(0),
      O => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\
    );
new_rx_data_write_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Delay_16_n_12,
      Q => new_rx_data_write,
      R => LMB_Rst_reg
    );
overrun_error_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008F0088"
    )
        port map (
      I0 => new_rx_data_write,
      I1 => \^uart_status_reg[0]\(0),
      I2 => \lmb_abus_Q_reg[5]\,
      I3 => LMB_Rst_reg,
      I4 => D(0),
      O => overrun_error_reg
    );
previous_RX_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_rx_data(0),
      I1 => \not_First.Clk_En_Out_i_reg\,
      I2 => previous_RX,
      O => previous_RX_i_1_n_0
    );
previous_RX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => previous_RX_i_1_n_0,
      Q => previous_RX,
      R => LMB_Rst_reg
    );
running_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Delay_16_n_10,
      Q => running_reg_n_0,
      R => '0'
    );
rx_1_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => UART_Rx,
      Q => rx_1,
      S => LMB_Rst_reg
    );
rx_2_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => rx_1,
      Q => new_rx_data(0),
      S => LMB_Rst_reg
    );
rx_data_exists_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \^uart_status_reg[0]\(0),
      I1 => new_rx_data_write,
      I2 => rx_data_exists_i_i_2_n_0,
      I3 => LMB_Rst_reg,
      O => rx_data_exists_i_i_1_n_0
    );
rx_data_exists_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => lmb_reg_read_reg,
      I4 => Q(3),
      I5 => Q(2),
      O => rx_data_exists_i_i_2_n_0
    );
rx_data_exists_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => rx_data_exists_i_i_1_n_0,
      Q => \^uart_status_reg[0]\(0),
      R => '0'
    );
\rx_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(8),
      Q => rx_data_i(0),
      R => LMB_Rst_reg
    );
\rx_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(7),
      Q => rx_data_i(1),
      R => LMB_Rst_reg
    );
\rx_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(6),
      Q => rx_data_i(2),
      R => LMB_Rst_reg
    );
\rx_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(5),
      Q => rx_data_i(3),
      R => LMB_Rst_reg
    );
\rx_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(4),
      Q => rx_data_i(4),
      R => LMB_Rst_reg
    );
\rx_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(3),
      Q => rx_data_i(5),
      R => LMB_Rst_reg
    );
\rx_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(2),
      Q => rx_data_i(6),
      R => LMB_Rst_reg
    );
\rx_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(1),
      Q => rx_data_i(7),
      R => LMB_Rst_reg
    );
start_Edge_Detected_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => new_rx_data(0),
      I1 => previous_RX,
      I2 => running_reg_n_0,
      I3 => \not_First.Clk_En_Out_i_reg\,
      I4 => start_Edge_Detected_reg_n_0,
      O => start_Edge_Detected_i_1_n_0
    );
start_Edge_Detected_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => start_Edge_Detected_i_1_n_0,
      Q => start_Edge_Detected_reg_n_0,
      R => LMB_Rst_reg
    );
stop_Bit_Position_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Delay_16_n_9,
      Q => \^new_rx_data_write_reg_1\,
      R => LMB_Rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_UART_Transmit is
  port (
    TX_Data_Transmitted : out STD_LOGIC;
    UART_Tx : out STD_LOGIC;
    \UART_Status_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \not_First.Clk_En_Out_i_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    LMB_Rst_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_UART_Transmit : entity is "UART_Transmit";
end microblaze_mcs_0_UART_Transmit;

architecture STRUCTURE of microblaze_mcs_0_UART_Transmit is
  signal CI : STD_LOGIC;
  signal CI0_out : STD_LOGIC;
  signal \Counter[0].h_Cnt_reg\ : STD_LOGIC;
  signal \Counter[1].h_Cnt_reg\ : STD_LOGIC;
  signal \Counter[2].h_Cnt_reg\ : STD_LOGIC;
  signal D_0 : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
  signal MUX_F5_1_i_1_n_0 : STD_LOGIC;
  signal MUX_F5_1_i_2_n_0 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^tx_data_transmitted\ : STD_LOGIC;
  signal TX_i_1_n_0 : STD_LOGIC;
  signal data_is_sent0 : STD_LOGIC;
  signal \fifo_DOut_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_DOut_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_DOut_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_DOut_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_DOut_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_DOut_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_DOut_reg_n_0_[7]\ : STD_LOGIC;
  signal mux_0123 : STD_LOGIC;
  signal mux_4567 : STD_LOGIC;
  signal mux_Out : STD_LOGIC;
  signal \mux_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \mux_sel_reg_n_0_[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal serial_Data : STD_LOGIC;
  signal sum_cnt : STD_LOGIC_VECTOR ( 0 to 2 );
  signal tx_DataBits : STD_LOGIC;
  signal tx_DataBits0 : STD_LOGIC;
  signal tx_Start : STD_LOGIC;
  signal tx_Start_i_1_n_0 : STD_LOGIC;
  signal tx_buffer_empty_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of tx_buffer_empty_i : signal is "SOFT";
  signal tx_buffer_empty_i_i_1_n_0 : STD_LOGIC;
  signal \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of FDRE_I : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of MUXF6_I : label is "MUXF6";
  attribute XILINX_TRANSFORM_PINMAP of MUXF6_I : label is "S:I2";
  attribute box_type of MUXF6_I : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of MUX_F5_1 : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP of MUX_F5_1 : label is "S:I2";
  attribute box_type of MUX_F5_1 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of MUX_F5_1_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of MUX_F5_1_i_2 : label is "soft_lutpair8";
  attribute XILINX_LEGACY_PRIM of MUX_F5_2 : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP of MUX_F5_2 : label is "S:I2";
  attribute box_type of MUX_F5_2 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of MUX_F5_2_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of MUX_F5_2_i_2 : label is "soft_lutpair7";
  attribute KEEP : string;
  attribute KEEP of tx_buffer_empty_i_reg : label is "yes";
begin
  TX_Data_Transmitted <= \^tx_data_transmitted\;
\Counter[0].XORCY_I_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mux_sel_reg_n_0_[0]\,
      O => \Counter[0].h_Cnt_reg\
    );
\Counter[1].XORCY_I_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S,
      O => \Counter[1].h_Cnt_reg\
    );
\Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CI0_out,
      CYINIT => CI,
      DI(3 downto 2) => \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => S,
      DI(0) => \mux_sel_reg_n_0_[2]\,
      O(3) => \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2) => sum_cnt(0),
      O(1) => sum_cnt(1),
      O(0) => sum_cnt(2),
      S(3) => \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => \Counter[0].h_Cnt_reg\,
      S(1) => \Counter[1].h_Cnt_reg\,
      S(0) => \Counter[2].h_Cnt_reg\
    );
\Counter[2].XORCY_I_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mux_sel_reg_n_0_[2]\,
      O => \Counter[2].h_Cnt_reg\
    );
\Counter[2].XORCY_I_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_DataBits,
      O => CI
    );
DIV16_SRL16E: entity work.microblaze_mcs_0_XIL_SRL16E
     port map (
      Clk => Clk,
      D_0 => D_0,
      \not_First.Clk_En_Out_i_reg\ => \not_First.Clk_En_Out_i_reg\
    );
FDRE_I: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \not_First.Clk_En_Out_i_reg\,
      D => D_0,
      Q => R,
      R => R
    );
MUXF6_I: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => mux_0123,
      I1 => mux_4567,
      I2 => \mux_sel_reg_n_0_[0]\,
      O => mux_Out
    );
MUX_F5_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => MUX_F5_1_i_1_n_0,
      I1 => MUX_F5_1_i_2_n_0,
      I2 => S,
      O => mux_0123
    );
MUX_F5_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_DOut_reg_n_0_[1]\,
      I1 => \mux_sel_reg_n_0_[2]\,
      I2 => \fifo_DOut_reg_n_0_[0]\,
      O => MUX_F5_1_i_1_n_0
    );
MUX_F5_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_DOut_reg_n_0_[3]\,
      I1 => \mux_sel_reg_n_0_[2]\,
      I2 => \fifo_DOut_reg_n_0_[2]\,
      O => MUX_F5_1_i_2_n_0
    );
MUX_F5_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => S,
      O => mux_4567
    );
MUX_F5_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_DOut_reg_n_0_[5]\,
      I1 => \mux_sel_reg_n_0_[2]\,
      I2 => p_0_in,
      O => I0
    );
MUX_F5_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_DOut_reg_n_0_[7]\,
      I1 => \mux_sel_reg_n_0_[2]\,
      I2 => \fifo_DOut_reg_n_0_[6]\,
      O => I1
    );
TX_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => tx_Start,
      I1 => serial_Data,
      I2 => tx_DataBits,
      O => TX_i_1_n_0
    );
TX_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => TX_i_1_n_0,
      Q => UART_Tx,
      S => LMB_Rst_reg
    );
\UART_Status[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_buffer_empty_i,
      O => \UART_Status_reg[3]\(0)
    );
data_is_sent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mux_sel_reg_n_0_[2]\,
      I1 => R,
      I2 => \mux_sel_reg_n_0_[0]\,
      I3 => S,
      O => data_is_sent0
    );
data_is_sent_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => data_is_sent0,
      Q => \^tx_data_transmitted\,
      R => LMB_Rst_reg
    );
\fifo_DOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => D(7),
      Q => \fifo_DOut_reg_n_0_[0]\,
      R => LMB_Rst_reg
    );
\fifo_DOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => D(6),
      Q => \fifo_DOut_reg_n_0_[1]\,
      R => LMB_Rst_reg
    );
\fifo_DOut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => D(5),
      Q => \fifo_DOut_reg_n_0_[2]\,
      R => LMB_Rst_reg
    );
\fifo_DOut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => D(4),
      Q => \fifo_DOut_reg_n_0_[3]\,
      R => LMB_Rst_reg
    );
\fifo_DOut_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => D(3),
      Q => p_0_in,
      R => LMB_Rst_reg
    );
\fifo_DOut_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => D(2),
      Q => \fifo_DOut_reg_n_0_[5]\,
      R => LMB_Rst_reg
    );
\fifo_DOut_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => D(1),
      Q => \fifo_DOut_reg_n_0_[6]\,
      R => LMB_Rst_reg
    );
\fifo_DOut_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => D(0),
      Q => \fifo_DOut_reg_n_0_[7]\,
      R => LMB_Rst_reg
    );
\mux_sel_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => R,
      D => sum_cnt(0),
      Q => \mux_sel_reg_n_0_[0]\,
      S => LMB_Rst_reg
    );
\mux_sel_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => R,
      D => sum_cnt(1),
      Q => S,
      S => LMB_Rst_reg
    );
\mux_sel_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => R,
      D => sum_cnt(2),
      Q => \mux_sel_reg_n_0_[2]\,
      S => LMB_Rst_reg
    );
serial_Data_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mux_Out,
      Q => serial_Data,
      R => LMB_Rst_reg
    );
tx_DataBits_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => R,
      I1 => tx_Start,
      I2 => tx_DataBits,
      I3 => \^tx_data_transmitted\,
      O => tx_DataBits0
    );
tx_DataBits_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => tx_DataBits0,
      Q => tx_DataBits,
      R => LMB_Rst_reg
    );
tx_Start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => tx_DataBits,
      I1 => R,
      I2 => tx_buffer_empty_i,
      I3 => tx_Start,
      O => tx_Start_i_1_n_0
    );
tx_Start_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => tx_Start_i_1_n_0,
      Q => tx_Start,
      R => LMB_Rst_reg
    );
tx_buffer_empty_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => E(0),
      I1 => tx_buffer_empty_i,
      I2 => LMB_Rst_reg,
      I3 => \^tx_data_transmitted\,
      O => tx_buffer_empty_i_i_1_n_0
    );
tx_buffer_empty_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => tx_buffer_empty_i_i_1_n_0,
      Q => tx_buffer_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Zero_Detect is
  port (
    Reg_zero : out STD_LOGIC;
    Reg_Test_Equal : in STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    \Zero_Detecting[1].nibble_Zero_reg\ : in STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : in STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : in STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : in STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Zero_Detect : entity is "Zero_Detect";
end microblaze_mcs_0_Zero_Detect;

architecture STRUCTURE of microblaze_mcs_0_Zero_Detect is
  signal CI : STD_LOGIC;
  signal \Zero_Detecting[0].I_Part_Of_Zero_Detect_n_0\ : STD_LOGIC;
  signal \Zero_Detecting[1].I_Part_Of_Zero_Detect_n_0\ : STD_LOGIC;
  signal \Zero_Detecting[2].I_Part_Of_Zero_Detect_n_0\ : STD_LOGIC;
  signal \Zero_Detecting[3].I_Part_Of_Zero_Detect_n_0\ : STD_LOGIC;
  signal \Zero_Detecting[4].I_Part_Of_Zero_Detect_n_0\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
Part_Of_Zero_Carry_Start: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_57
     port map (
      CI => CI,
      Reg_Test_Equal => Reg_Test_Equal,
      lopt => Reg_Test_Equal_N,
      lopt_1 => \Zero_Detecting[0].nibble_Zero_reg\,
      lopt_2 => \Zero_Detecting[1].nibble_Zero_reg\,
      lopt_3 => \^lopt\,
      lopt_4 => \Zero_Detecting[2].nibble_Zero_reg\
    );
\Zero_Detecting[0].I_Part_Of_Zero_Detect\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_58
     port map (
      CI => CI,
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      \Using_FPGA.Native_0\ => \Zero_Detecting[0].I_Part_Of_Zero_Detect_n_0\,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\
    );
\Zero_Detecting[1].I_Part_Of_Zero_Detect\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_59
     port map (
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      \Using_FPGA.Native_0\ => \Zero_Detecting[1].I_Part_Of_Zero_Detect_n_0\,
      \Using_FPGA.Native_1\ => \Zero_Detecting[0].I_Part_Of_Zero_Detect_n_0\,
      \Zero_Detecting[1].nibble_Zero_reg\ => \Zero_Detecting[1].nibble_Zero_reg\
    );
\Zero_Detecting[2].I_Part_Of_Zero_Detect\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_60
     port map (
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      \Using_FPGA.Native_0\ => \Zero_Detecting[2].I_Part_Of_Zero_Detect_n_0\,
      \Using_FPGA.Native_1\ => \Zero_Detecting[1].I_Part_Of_Zero_Detect_n_0\,
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      lopt => \^lopt\
    );
\Zero_Detecting[3].I_Part_Of_Zero_Detect\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_61
     port map (
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      \Using_FPGA.Native_0\ => \Zero_Detecting[3].I_Part_Of_Zero_Detect_n_0\,
      \Using_FPGA.Native_1\ => \Zero_Detecting[2].I_Part_Of_Zero_Detect_n_0\,
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      lopt => \Zero_Detecting[4].nibble_Zero_reg\,
      lopt_1 => \Zero_Detecting[5].nibble_Zero_reg\,
      lopt_2 => \^lopt_1\,
      lopt_3 => \^lopt_2\,
      lopt_4 => lopt_3
    );
\Zero_Detecting[4].I_Part_Of_Zero_Detect\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_62
     port map (
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      \Using_FPGA.Native_0\ => \Zero_Detecting[4].I_Part_Of_Zero_Detect_n_0\,
      \Using_FPGA.Native_1\ => \Zero_Detecting[3].I_Part_Of_Zero_Detect_n_0\,
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\
    );
\Zero_Detecting[5].I_Part_Of_Zero_Detect\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_63
     port map (
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      Reg_zero => Reg_zero,
      \Using_FPGA.Native_0\ => \Zero_Detecting[4].I_Part_Of_Zero_Detect_n_0\,
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_lmb_bram is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 0 to 31 );
    DATA_OUTB : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 10 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 10 );
    DATA_INB : in STD_LOGIC_VECTOR ( 0 to 31 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_lmb_bram : entity is "lmb_bram";
end microblaze_mcs_0_lmb_bram;

architecture STRUCTURE of microblaze_mcs_0_lmb_bram is
begin
RAM_Inst: entity work.microblaze_mcs_0_RAM_Module_Top
     port map (
      ADDRA(0 to 10) => ADDRA(0 to 10),
      ADDRB(0 to 10) => ADDRB(0 to 10),
      Clk => Clk,
      DATA_INB(0 to 31) => DATA_INB(0 to 31),
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      DATA_OUTB(0 to 31) => DATA_OUTB(0 to 31),
      ENB => ENB,
      LMB_AddrStrobe => LMB_AddrStrobe,
      WEB(0 to 3) => WEB(0 to 3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_mux4_8 is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Write : in STD_LOGIC_VECTOR ( 0 to 31 );
    O67_out : in STD_LOGIC;
    O58_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_mux4_8 : entity is "mux4_8";
end microblaze_mcs_0_mux4_8;

architecture STRUCTURE of microblaze_mcs_0_mux4_8 is
begin
\GEN4_LOOP[0].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized40\
     port map (
      DATA_INB(1) => DATA_INB(15),
      DATA_INB(0) => DATA_INB(7),
      Data_Write(3) => Data_Write(0),
      Data_Write(2) => Data_Write(8),
      Data_Write(1) => Data_Write(16),
      Data_Write(0) => Data_Write(24),
      S(0) => O67_out,
      S(1) => O58_out
    );
\GEN4_LOOP[1].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized42\
     port map (
      DATA_INB(1) => DATA_INB(14),
      DATA_INB(0) => DATA_INB(6),
      Data_Write(3) => Data_Write(1),
      Data_Write(2) => Data_Write(9),
      Data_Write(1) => Data_Write(17),
      Data_Write(0) => Data_Write(25),
      S(0) => O67_out,
      S(1) => O58_out
    );
\GEN4_LOOP[2].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized44\
     port map (
      DATA_INB(1) => DATA_INB(13),
      DATA_INB(0) => DATA_INB(5),
      Data_Write(3) => Data_Write(2),
      Data_Write(2) => Data_Write(10),
      Data_Write(1) => Data_Write(18),
      Data_Write(0) => Data_Write(26),
      S(0) => O67_out,
      S(1) => O58_out
    );
\GEN4_LOOP[3].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized46\
     port map (
      DATA_INB(1) => DATA_INB(12),
      DATA_INB(0) => DATA_INB(4),
      Data_Write(3) => Data_Write(3),
      Data_Write(2) => Data_Write(11),
      Data_Write(1) => Data_Write(19),
      Data_Write(0) => Data_Write(27),
      S(0) => O67_out,
      S(1) => O58_out
    );
\GEN4_LOOP[4].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized48\
     port map (
      DATA_INB(1) => DATA_INB(11),
      DATA_INB(0) => DATA_INB(3),
      Data_Write(3) => Data_Write(4),
      Data_Write(2) => Data_Write(12),
      Data_Write(1) => Data_Write(20),
      Data_Write(0) => Data_Write(28),
      S(0) => O67_out,
      S(1) => O58_out
    );
\GEN4_LOOP[5].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized50\
     port map (
      DATA_INB(1) => DATA_INB(10),
      DATA_INB(0) => DATA_INB(2),
      Data_Write(3) => Data_Write(5),
      Data_Write(2) => Data_Write(13),
      Data_Write(1) => Data_Write(21),
      Data_Write(0) => Data_Write(29),
      S(0) => O67_out,
      S(1) => O58_out
    );
\GEN4_LOOP[6].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized52\
     port map (
      DATA_INB(1) => DATA_INB(9),
      DATA_INB(0) => DATA_INB(1),
      Data_Write(3) => Data_Write(6),
      Data_Write(2) => Data_Write(14),
      Data_Write(1) => Data_Write(22),
      Data_Write(0) => Data_Write(30),
      S(0) => O67_out,
      S(1) => O58_out
    );
\GEN4_LOOP[7].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized54\
     port map (
      DATA_INB(1) => DATA_INB(8),
      DATA_INB(0) => DATA_INB(0),
      Data_Write(3) => Data_Write(7),
      Data_Write(2) => Data_Write(15),
      Data_Write(1) => Data_Write(23),
      Data_Write(0) => Data_Write(31),
      S(0) => O67_out,
      S(1) => O58_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_ALU is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 10 );
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 16 downto 0 );
    lmb_reg_write_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_In : in STD_LOGIC;
    Compare_Instr_reg : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC;
    Compare_Instr_reg_0 : in STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    EX_Op1 : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC;
    \Using_FPGA.Native_34\ : in STD_LOGIC;
    \Using_FPGA.Native_35\ : in STD_LOGIC;
    \Using_FPGA.Native_36\ : in STD_LOGIC;
    \Using_FPGA.Native_37\ : in STD_LOGIC;
    \Using_FPGA.Native_38\ : in STD_LOGIC;
    \Using_FPGA.Native_39\ : in STD_LOGIC;
    \Using_FPGA.Native_40\ : in STD_LOGIC;
    \Using_FPGA.Native_41\ : in STD_LOGIC;
    \Using_FPGA.Native_42\ : in STD_LOGIC;
    \Using_FPGA.Native_43\ : in STD_LOGIC;
    \Using_FPGA.Native_44\ : in STD_LOGIC;
    \Using_FPGA.Native_45\ : in STD_LOGIC;
    \Using_FPGA.Native_46\ : in STD_LOGIC;
    \Using_FPGA.Native_47\ : in STD_LOGIC;
    \Using_FPGA.Native_48\ : in STD_LOGIC;
    \Using_FPGA.Native_49\ : in STD_LOGIC;
    \Using_FPGA.Native_50\ : in STD_LOGIC;
    \Using_FPGA.Native_51\ : in STD_LOGIC;
    \Using_FPGA.Native_52\ : in STD_LOGIC;
    \Using_FPGA.Native_53\ : in STD_LOGIC;
    \Using_FPGA.Native_54\ : in STD_LOGIC;
    \Using_FPGA.Native_55\ : in STD_LOGIC;
    \Using_FPGA.Native_56\ : in STD_LOGIC;
    \Using_FPGA.Native_57\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_ALU : entity is "ALU";
end microblaze_mcs_0_ALU;

architecture STRUCTURE of microblaze_mcs_0_ALU is
  signal \ALL_Bits[10].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[11].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[12].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[13].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[14].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[15].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[16].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[17].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[18].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[19].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[1].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[20].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[21].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[22].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[23].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[24].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[25].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[26].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[27].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[28].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[29].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[2].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[30].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[31].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[3].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[4].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[5].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[6].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[7].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[8].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal \ALL_Bits[9].ALU_Bit_I1_n_0\ : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal \No_Carry_Decoding.CarryIn_MUXCY_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_100 : STD_LOGIC;
  signal lopt_101 : STD_LOGIC;
  signal lopt_102 : STD_LOGIC;
  signal lopt_103 : STD_LOGIC;
  signal lopt_104 : STD_LOGIC;
  signal lopt_105 : STD_LOGIC;
  signal lopt_106 : STD_LOGIC;
  signal lopt_107 : STD_LOGIC;
  signal lopt_108 : STD_LOGIC;
  signal lopt_109 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_110 : STD_LOGIC;
  signal lopt_111 : STD_LOGIC;
  signal lopt_112 : STD_LOGIC;
  signal lopt_113 : STD_LOGIC;
  signal lopt_114 : STD_LOGIC;
  signal lopt_115 : STD_LOGIC;
  signal lopt_116 : STD_LOGIC;
  signal lopt_117 : STD_LOGIC;
  signal lopt_118 : STD_LOGIC;
  signal lopt_119 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_120 : STD_LOGIC;
  signal lopt_121 : STD_LOGIC;
  signal lopt_122 : STD_LOGIC;
  signal lopt_123 : STD_LOGIC;
  signal lopt_124 : STD_LOGIC;
  signal lopt_125 : STD_LOGIC;
  signal lopt_126 : STD_LOGIC;
  signal lopt_127 : STD_LOGIC;
  signal lopt_128 : STD_LOGIC;
  signal lopt_129 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_130 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_88 : STD_LOGIC;
  signal lopt_89 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
  signal lopt_93 : STD_LOGIC;
  signal lopt_94 : STD_LOGIC;
  signal lopt_95 : STD_LOGIC;
  signal lopt_96 : STD_LOGIC;
  signal lopt_97 : STD_LOGIC;
  signal lopt_98 : STD_LOGIC;
  signal lopt_99 : STD_LOGIC;
begin
  lopt <= lopt_126;
  lopt_127 <= lopt_1;
  lopt_129 <= lopt_3;
  lopt_130 <= lopt_4;
  lopt_2 <= lopt_128;
\ALL_Bits[0].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized31\
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      Compare_Instr_reg => Compare_Instr_reg,
      Compare_Instr_reg_0 => Compare_Instr_reg_0,
      EX_CarryOut => \ALL_Bits[1].ALU_Bit_I1_n_0\,
      LO => LO,
      O => O,
      Op1_Logic => Op1_Logic,
      Op2 => Op2,
      Unsigned_Op => Unsigned_Op,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_10 => lopt_8,
      lopt_100 => lopt_98,
      lopt_101 => lopt_99,
      lopt_102 => lopt_100,
      lopt_103 => lopt_101,
      lopt_104 => lopt_102,
      lopt_105 => lopt_103,
      lopt_106 => lopt_104,
      lopt_107 => lopt_105,
      lopt_108 => lopt_106,
      lopt_109 => lopt_107,
      lopt_11 => lopt_9,
      lopt_110 => lopt_108,
      lopt_111 => lopt_109,
      lopt_112 => lopt_110,
      lopt_113 => lopt_111,
      lopt_114 => lopt_112,
      lopt_115 => lopt_113,
      lopt_116 => lopt_114,
      lopt_117 => lopt_115,
      lopt_118 => lopt_116,
      lopt_119 => lopt_117,
      lopt_12 => lopt_10,
      lopt_120 => lopt_118,
      lopt_121 => lopt_119,
      lopt_122 => lopt_120,
      lopt_123 => lopt_121,
      lopt_124 => lopt_122,
      lopt_125 => lopt_123,
      lopt_126 => lopt_124,
      lopt_127 => lopt_125,
      lopt_128 => lopt_126,
      lopt_129 => EX_Op1,
      lopt_13 => lopt_11,
      lopt_130 => lopt_127,
      lopt_131 => lopt_128,
      lopt_132 => lopt_129,
      lopt_133 => lopt_130,
      lopt_14 => lopt_12,
      lopt_15 => lopt_13,
      lopt_16 => lopt_14,
      lopt_17 => lopt_15,
      lopt_18 => lopt_16,
      lopt_19 => lopt_17,
      lopt_2 => DI,
      lopt_20 => lopt_18,
      lopt_21 => lopt_19,
      lopt_22 => lopt_20,
      lopt_23 => lopt_21,
      lopt_24 => lopt_22,
      lopt_25 => lopt_23,
      lopt_26 => lopt_24,
      lopt_27 => lopt_25,
      lopt_28 => lopt_26,
      lopt_29 => lopt_27,
      lopt_3 => S,
      lopt_30 => lopt_28,
      lopt_31 => lopt_29,
      lopt_32 => lopt_30,
      lopt_33 => lopt_31,
      lopt_34 => lopt_32,
      lopt_35 => lopt_33,
      lopt_36 => lopt_34,
      lopt_37 => lopt_35,
      lopt_38 => lopt_36,
      lopt_39 => lopt_37,
      lopt_4 => \^lopt_2\,
      lopt_40 => lopt_38,
      lopt_41 => lopt_39,
      lopt_42 => lopt_40,
      lopt_43 => lopt_41,
      lopt_44 => lopt_42,
      lopt_45 => lopt_43,
      lopt_46 => lopt_44,
      lopt_47 => lopt_45,
      lopt_48 => lopt_46,
      lopt_49 => lopt_47,
      lopt_5 => \^lopt_3\,
      lopt_50 => lopt_48,
      lopt_51 => lopt_49,
      lopt_52 => lopt_50,
      lopt_53 => lopt_51,
      lopt_54 => lopt_52,
      lopt_55 => lopt_53,
      lopt_56 => lopt_54,
      lopt_57 => lopt_55,
      lopt_58 => lopt_56,
      lopt_59 => lopt_57,
      lopt_6 => \^lopt_4\,
      lopt_60 => lopt_58,
      lopt_61 => lopt_59,
      lopt_62 => lopt_60,
      lopt_63 => lopt_61,
      lopt_64 => lopt_62,
      lopt_65 => lopt_63,
      lopt_66 => lopt_64,
      lopt_67 => lopt_65,
      lopt_68 => lopt_66,
      lopt_69 => lopt_67,
      lopt_7 => lopt_5,
      lopt_70 => lopt_68,
      lopt_71 => lopt_69,
      lopt_72 => lopt_70,
      lopt_73 => lopt_71,
      lopt_74 => lopt_72,
      lopt_75 => lopt_73,
      lopt_76 => lopt_74,
      lopt_77 => lopt_75,
      lopt_78 => lopt_76,
      lopt_79 => lopt_77,
      lopt_8 => lopt_6,
      lopt_80 => lopt_78,
      lopt_81 => lopt_79,
      lopt_82 => lopt_80,
      lopt_83 => lopt_81,
      lopt_84 => lopt_82,
      lopt_85 => lopt_83,
      lopt_86 => lopt_84,
      lopt_87 => lopt_85,
      lopt_88 => lopt_86,
      lopt_89 => lopt_87,
      lopt_9 => lopt_7,
      lopt_90 => lopt_88,
      lopt_91 => lopt_89,
      lopt_92 => lopt_90,
      lopt_93 => lopt_91,
      lopt_94 => lopt_92,
      lopt_95 => lopt_93,
      lopt_96 => lopt_94,
      lopt_97 => lopt_95,
      lopt_98 => lopt_96,
      lopt_99 => lopt_97
    );
\ALL_Bits[10].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(8),
      EX_CarryOut => \ALL_Bits[11].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[10].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_38\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_39\,
      lopt => lopt_84,
      lopt_1 => lopt_85,
      lopt_2 => lopt_86,
      lopt_3 => lopt_92
    );
\ALL_Bits[11].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_573
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(7),
      EX_CarryOut => \ALL_Bits[12].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[11].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_36\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_37\,
      lopt => lopt_81,
      lopt_1 => lopt_82,
      lopt_2 => lopt_83,
      lopt_3 => lopt_91
    );
\ALL_Bits[12].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_574
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(6),
      EX_CarryOut => \ALL_Bits[13].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[12].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_34\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_35\,
      lopt => lopt_78,
      lopt_1 => lopt_79,
      lopt_2 => lopt_80,
      lopt_3 => lopt_90
    );
\ALL_Bits[13].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_575
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(5),
      EX_CarryOut => \ALL_Bits[14].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[13].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_33\,
      lopt => lopt_71,
      lopt_1 => lopt_72,
      lopt_2 => lopt_73,
      lopt_3 => lopt_77
    );
\ALL_Bits[14].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_576
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(4),
      EX_CarryOut => \ALL_Bits[15].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[14].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_31\,
      lopt => lopt_68,
      lopt_1 => lopt_69,
      lopt_2 => lopt_70,
      lopt_3 => lopt_76
    );
\ALL_Bits[15].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_577
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(3),
      EX_CarryOut => \ALL_Bits[16].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[15].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_29\,
      lopt => lopt_65,
      lopt_1 => lopt_66,
      lopt_2 => lopt_67,
      lopt_3 => lopt_75
    );
\ALL_Bits[16].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_578
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(2),
      EX_CarryOut => \ALL_Bits[17].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[16].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_27\,
      lopt => lopt_62,
      lopt_1 => lopt_63,
      lopt_2 => lopt_64,
      lopt_3 => lopt_74
    );
\ALL_Bits[17].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_579
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(1),
      EX_CarryOut => \ALL_Bits[18].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[17].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_25\,
      lopt => lopt_55,
      lopt_1 => lopt_56,
      lopt_2 => lopt_57,
      lopt_3 => lopt_61
    );
\ALL_Bits[18].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_580
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      EX_CarryOut => \ALL_Bits[19].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[18].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_23\,
      lopt => lopt_52,
      lopt_1 => lopt_53,
      lopt_2 => lopt_54,
      lopt_3 => lopt_60
    );
\ALL_Bits[19].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_581
     port map (
      ADDRB(0) => ADDRB(0),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[20].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[19].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_21\,
      lopt => lopt_49,
      lopt_1 => lopt_50,
      lopt_2 => lopt_51,
      lopt_3 => lopt_59
    );
\ALL_Bits[1].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_582
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[2].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[1].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_56\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_57\,
      lmb_reg_write_reg(0) => lmb_reg_write_reg(0),
      lopt => lopt_119,
      lopt_1 => lopt_120,
      lopt_2 => lopt_121,
      lopt_3 => lopt_125
    );
\ALL_Bits[20].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_583
     port map (
      ADDRB(0) => ADDRB(1),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[21].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[20].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_19\,
      lopt => lopt_46,
      lopt_1 => lopt_47,
      lopt_2 => lopt_48,
      lopt_3 => lopt_58
    );
\ALL_Bits[21].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_584
     port map (
      ADDRB(0) => ADDRB(2),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[22].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[21].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_17\,
      lopt => lopt_39,
      lopt_1 => lopt_40,
      lopt_2 => lopt_41,
      lopt_3 => lopt_45
    );
\ALL_Bits[22].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_585
     port map (
      ADDRB(0) => ADDRB(3),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[23].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[22].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_15\,
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_2 => lopt_38,
      lopt_3 => lopt_44
    );
\ALL_Bits[23].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_586
     port map (
      ADDRB(0) => ADDRB(4),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[24].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[23].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      lopt => lopt_33,
      lopt_1 => lopt_34,
      lopt_2 => lopt_35,
      lopt_3 => lopt_43
    );
\ALL_Bits[24].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_587
     port map (
      ADDRB(0) => ADDRB(5),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[25].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[24].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_11\,
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_32,
      lopt_3 => lopt_42
    );
\ALL_Bits[25].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_588
     port map (
      ADDRB(0) => ADDRB(6),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[26].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[25].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_9\,
      lopt => lopt_23,
      lopt_1 => lopt_24,
      lopt_2 => lopt_25,
      lopt_3 => lopt_29
    );
\ALL_Bits[26].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_589
     port map (
      ADDRB(0) => ADDRB(7),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[27].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[26].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_7\,
      lopt => lopt_20,
      lopt_1 => lopt_21,
      lopt_2 => lopt_22,
      lopt_3 => lopt_28
    );
\ALL_Bits[27].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_590
     port map (
      ADDRB(0) => ADDRB(8),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[28].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[27].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      lopt => lopt_17,
      lopt_1 => lopt_18,
      lopt_2 => lopt_19,
      lopt_3 => lopt_27
    );
\ALL_Bits[28].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_591
     port map (
      ADDRB(0) => ADDRB(9),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[29].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[28].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\,
      lopt => lopt_14,
      lopt_1 => lopt_15,
      lopt_2 => lopt_16,
      lopt_3 => lopt_26
    );
\ALL_Bits[29].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_592
     port map (
      ADDRB(0) => ADDRB(10),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[30].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[29].ALU_Bit_I1_n_0\,
      Op1_Shift => Op1_Shift,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      lopt => lopt_8,
      lopt_1 => lopt_9,
      lopt_2 => lopt_10,
      lopt_3 => lopt_13
    );
\ALL_Bits[2].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_593
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(16),
      EX_CarryOut => \ALL_Bits[3].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[2].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_54\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_55\,
      lopt => lopt_116,
      lopt_1 => lopt_117,
      lopt_2 => lopt_118,
      lopt_3 => lopt_124
    );
\ALL_Bits[30].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_594
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \ALL_Bits[31].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[30].ALU_Bit_I1_n_0\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7,
      lopt_3 => lopt_12
    );
\ALL_Bits[31].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_595
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      CI => \No_Carry_Decoding.CarryIn_MUXCY_n_0\,
      EX_Op1 => EX_Op1,
      EX_Op2 => EX_Op2,
      EX_Result => EX_Result,
      LO => \ALL_Bits[31].ALU_Bit_I1_n_0\,
      lopt => \^lopt_2\,
      lopt_1 => \^lopt_3\,
      lopt_2 => \^lopt_4\,
      lopt_3 => lopt_11
    );
\ALL_Bits[3].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_596
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(15),
      EX_CarryOut => \ALL_Bits[4].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[3].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_52\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_53\,
      lopt => lopt_113,
      lopt_1 => lopt_114,
      lopt_2 => lopt_115,
      lopt_3 => lopt_123
    );
\ALL_Bits[4].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_597
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(14),
      EX_CarryOut => \ALL_Bits[5].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[4].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_50\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_51\,
      lopt => lopt_110,
      lopt_1 => lopt_111,
      lopt_2 => lopt_112,
      lopt_3 => lopt_122
    );
\ALL_Bits[5].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_598
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(13),
      EX_CarryOut => \ALL_Bits[6].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[5].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_48\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_49\,
      lopt => lopt_103,
      lopt_1 => lopt_104,
      lopt_2 => lopt_105,
      lopt_3 => lopt_109
    );
\ALL_Bits[6].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_599
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(12),
      EX_CarryOut => \ALL_Bits[7].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[6].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_46\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_47\,
      lopt => lopt_100,
      lopt_1 => lopt_101,
      lopt_2 => lopt_102,
      lopt_3 => lopt_108
    );
\ALL_Bits[7].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_600
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(11),
      EX_CarryOut => \ALL_Bits[8].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[7].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_44\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_45\,
      lopt => lopt_97,
      lopt_1 => lopt_98,
      lopt_2 => lopt_99,
      lopt_3 => lopt_107
    );
\ALL_Bits[8].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_601
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(10),
      EX_CarryOut => \ALL_Bits[9].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[8].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_42\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_43\,
      lopt => lopt_94,
      lopt_1 => lopt_95,
      lopt_2 => lopt_96,
      lopt_3 => lopt_106
    );
\ALL_Bits[9].ALU_Bit_I1\: entity work.microblaze_mcs_0_ALU_Bit_602
     port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(9),
      CI => \ALL_Bits[10].ALU_Bit_I1_n_0\,
      LO => \ALL_Bits[9].ALU_Bit_I1_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_40\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_41\,
      lopt => lopt_87,
      lopt_1 => lopt_88,
      lopt_2 => lopt_89,
      lopt_3 => lopt_93
    );
\No_Carry_Decoding.CarryIn_MUXCY\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_603
     port map (
      DI => DI,
      S => S,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \No_Carry_Decoding.CarryIn_MUXCY_n_0\,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\
    );
\No_Carry_Decoding.MULT_AND_I\: entity work.microblaze_mcs_0_MB_MULT_AND_604
     port map (
      Carry_In => Carry_In,
      DI => DI
    );
\No_Carry_Decoding.alu_carry_select_LUT\: entity work.\microblaze_mcs_0_MB_LUT3__parameterized11\
     port map (
      Carry_In => Carry_In,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Byte_Doublet_Handle is
  port (
    M_BE : out STD_LOGIC_VECTOR ( 0 to 3 );
    sel_LSB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_INB : out STD_LOGIC_VECTOR ( 23 downto 0 );
    EX_Op2 : in STD_LOGIC;
    Op1_Low : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Byte : in STD_LOGIC;
    Doublet : in STD_LOGIC;
    Data_Write : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Byte_Doublet_Handle : entity is "Byte_Doublet_Handle";
end microblaze_mcs_0_Byte_Doublet_Handle;

architecture STRUCTURE of microblaze_mcs_0_Byte_Doublet_Handle is
  signal O58_out : STD_LOGIC;
  signal O67_out : STD_LOGIC;
  signal byte_selects_i_INST_n_0 : STD_LOGIC;
  signal byte_selects_i_INST_n_1 : STD_LOGIC;
begin
BYTE_0_1_I: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized34\
     port map (
      Byte => Byte,
      Doublet => Doublet,
      M_BE(1) => M_BE(2),
      M_BE(0) => M_BE(3),
      \Using_FPGA.Native_0\ => byte_selects_i_INST_n_1,
      \Using_FPGA.Native_1\ => byte_selects_i_INST_n_0
    );
BYTE_2_3_I: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized36\
     port map (
      Byte => Byte,
      Doublet => Doublet,
      M_BE(1) => M_BE(0),
      M_BE(0) => M_BE(1),
      \Using_FPGA.Native_0\ => byte_selects_i_INST_n_1,
      \Using_FPGA.Native_1\ => byte_selects_i_INST_n_0
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I\: entity work.microblaze_mcs_0_mux4_8
     port map (
      DATA_INB(15 downto 0) => DATA_INB(23 downto 8),
      Data_Write(0 to 31) => Data_Write(0 to 31),
      O58_out => O58_out,
      O67_out => O67_out
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized56\
     port map (
      Byte => Byte,
      DATA_INB(1) => DATA_INB(7),
      DATA_INB(0) => DATA_INB(3),
      Data_Write(3) => Data_Write(16),
      Data_Write(2) => Data_Write(20),
      Data_Write(1) => Data_Write(24),
      Data_Write(0) => Data_Write(28)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized58\
     port map (
      Byte => Byte,
      DATA_INB(1) => DATA_INB(6),
      DATA_INB(0) => DATA_INB(2),
      Data_Write(3) => Data_Write(17),
      Data_Write(2) => Data_Write(21),
      Data_Write(1) => Data_Write(25),
      Data_Write(0) => Data_Write(29)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized60\
     port map (
      Byte => Byte,
      DATA_INB(1) => DATA_INB(5),
      DATA_INB(0) => DATA_INB(1),
      Data_Write(3) => Data_Write(18),
      Data_Write(2) => Data_Write(22),
      Data_Write(1) => Data_Write(26),
      Data_Write(0) => Data_Write(30)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized62\
     port map (
      Byte => Byte,
      DATA_INB(1) => DATA_INB(4),
      DATA_INB(0) => DATA_INB(0),
      Data_Write(3) => Data_Write(19),
      Data_Write(2) => Data_Write(23),
      Data_Write(1) => Data_Write(27),
      Data_Write(0) => Data_Write(31)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I\: entity work.\microblaze_mcs_0_MB_LUT3__parameterized13\
     port map (
      Byte => Byte,
      Doublet => Doublet,
      \Using_FPGA.Native_0\ => byte_selects_i_INST_n_1,
      sel_LSB(0) => sel_LSB(1)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I\: entity work.microblaze_mcs_0_MB_LUT2
     port map (
      Byte => Byte,
      \Using_FPGA.Native_0\ => byte_selects_i_INST_n_0,
      sel_LSB(0) => sel_LSB(0)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I\: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized38\
     port map (
      Byte => Byte,
      Doublet => Doublet,
      O58_out => O58_out,
      O67_out => O67_out
    );
byte_selects_i_INST: entity work.\microblaze_mcs_0_MB_LUT6_2__parameterized32\
     port map (
      EX_Op2 => EX_Op2,
      Op1_Low(0 to 1) => Op1_Low(0 to 1),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => byte_selects_i_INST_n_0,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => byte_selects_i_INST_n_1,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Decode is
  port (
    mbar_is_sleep_reg_0 : out STD_LOGIC;
    Buffer_Addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Reg1_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 15 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    normal_piperun : out STD_LOGIC;
    Write_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Res_Forward1 : out STD_LOGIC;
    ALU_Op : out STD_LOGIC_VECTOR ( 0 to 1 );
    Carry_In : out STD_LOGIC;
    Reg_Test_Equal : out STD_LOGIC;
    Reg_Test_Equal_N : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic_reg_0 : out STD_LOGIC;
    OpSel1_SPR : out STD_LOGIC;
    Unsigned_Op : out STD_LOGIC;
    Select_Logic : out STD_LOGIC;
    Byte : out STD_LOGIC;
    Doublet : out STD_LOGIC;
    Compare_Instr : out STD_LOGIC;
    Sext8 : out STD_LOGIC;
    Sext16 : out STD_LOGIC;
    PC_Incr : out STD_LOGIC;
    pc_write_I : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    Reg_Write : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    \Using_FPGA.Native_21\ : out STD_LOGIC;
    \Using_FPGA.Native_22\ : out STD_LOGIC;
    \Using_FPGA.Native_23\ : out STD_LOGIC;
    \Using_FPGA.Native_24\ : out STD_LOGIC;
    \Using_FPGA.Native_25\ : out STD_LOGIC;
    \Using_FPGA.Native_26\ : out STD_LOGIC;
    \Using_FPGA.Native_27\ : out STD_LOGIC;
    \Using_FPGA.Native_28\ : out STD_LOGIC;
    \Using_FPGA.Native_29\ : out STD_LOGIC;
    \Using_FPGA.Native_30\ : out STD_LOGIC;
    \Using_FPGA.Native_31\ : out STD_LOGIC;
    \Using_FPGA.Native_32\ : out STD_LOGIC;
    \Using_FPGA.Native_33\ : out STD_LOGIC;
    lmb_reg_write0 : out STD_LOGIC;
    lmb_reg_read0 : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    msb : out STD_LOGIC;
    MSR_Rst : out STD_LOGIC;
    \Using_FPGA.Native_34\ : out STD_LOGIC;
    \Using_FPGA.Native_35\ : out STD_LOGIC;
    \Using_FPGA.Native_36\ : out STD_LOGIC;
    \Using_FPGA.Native_37\ : out STD_LOGIC;
    \Using_FPGA.Native_38\ : out STD_LOGIC;
    \Using_FPGA.Native_39\ : out STD_LOGIC;
    \Using_FPGA.Native_40\ : out STD_LOGIC;
    \Using_FPGA.Native_41\ : out STD_LOGIC;
    \Using_FPGA.Native_42\ : out STD_LOGIC;
    data_Read_Mask : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \Using_FPGA.Native_43\ : out STD_LOGIC;
    \Using_FPGA.Native_44\ : out STD_LOGIC;
    \Using_FPGA.Native_45\ : out STD_LOGIC;
    \No_ECC.lmb_as_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_46\ : out STD_LOGIC;
    \Using_FPGA.Native_47\ : out STD_LOGIC;
    \No_ECC.lmb_as_reg_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : out STD_LOGIC;
    Sign_Extend : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_48\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    R : in STD_LOGIC;
    Clk : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    \No_ECC.lmb_as_reg_1\ : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op1_Low : in STD_LOGIC_VECTOR ( 0 to 1 );
    ALU_Carry : in STD_LOGIC;
    \Using_FPGA.Native_49\ : in STD_LOGIC;
    Reg_zero : in STD_LOGIC;
    lmb_reg_write_reg : in STD_LOGIC;
    lmb_reg_write : in STD_LOGIC;
    lmb_reg_read_Q : in STD_LOGIC;
    \No_ECC.lmb_as_reg_2\ : in STD_LOGIC;
    lmb_reg_read_Q_reg : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Size_17to32.imm_Reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    MSR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_50\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_51\ : in STD_LOGIC;
    \Using_FPGA.Native_52\ : in STD_LOGIC;
    \Using_FPGA.Native_53\ : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    New_Value : in STD_LOGIC;
    \Using_FPGA.Native_54\ : in STD_LOGIC;
    reset_temp : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC;
    POR_FF_I : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Decode : entity is "Decode";
end microblaze_mcs_0_Decode;

architecture STRUCTURE of microblaze_mcs_0_Decode is
  signal \^byte\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal CI64_in : STD_LOGIC;
  signal CI97_in : STD_LOGIC;
  signal \^compare_instr\ : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal \Data_Flow_I/Result_Mux_I/p_0_in2_out\ : STD_LOGIC;
  signal \Data_Flow_I/Result_Mux_I/p_0_in3_out\ : STD_LOGIC;
  signal \^doublet\ : STD_LOGIC;
  signal I179_in : STD_LOGIC;
  signal I190_in : STD_LOGIC;
  signal I2 : STD_LOGIC;
  signal I210_in : STD_LOGIC;
  signal I214_out : STD_LOGIC;
  signal I3 : STD_LOGIC;
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal LWX_SWX_Carry : STD_LOGIC;
  signal New_Carry : STD_LOGIC;
  signal PreFetch_Buffer_I_n_1 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_101 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_103 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_104 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_105 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_106 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_107 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_108 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_109 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_11 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_110 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_111 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_112 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_113 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_116 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_117 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_118 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_119 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_12 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_120 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_121 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_122 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_123 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_124 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_125 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_13 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_14 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_38 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_39 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_46 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_47 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_48 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_5 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_52 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_53 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_55 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_57 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_58 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_8 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_92 : STD_LOGIC;
  signal R_0 : STD_LOGIC;
  signal \^reg1_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal Reg_Test_Equal_N_i7_out : STD_LOGIC;
  signal Reg_Test_Equal_i : STD_LOGIC;
  signal Res_Forward2 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal Select_Logic0 : STD_LOGIC;
  signal \^select_logic_reg_0\ : STD_LOGIC;
  signal Set_BIP : STD_LOGIC;
  signal \^sext16\ : STD_LOGIC;
  signal \^sext8\ : STD_LOGIC;
  signal Shift_Carry_In : STD_LOGIC;
  signal Shift_Oper : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^sign_extend\ : STD_LOGIC;
  signal Sign_Extend_i_1_n_0 : STD_LOGIC;
  signal Use_Imm_Reg : STD_LOGIC;
  signal \^using_b36_s18.the_brams[0].ramb36_i1\ : STD_LOGIC;
  signal \^using_b36_s18.the_brams[1].ramb36_i1\ : STD_LOGIC;
  signal \Using_FPGA.ALU_Carry_FDRE_n_1\ : STD_LOGIC;
  signal \Using_FPGA.ALU_Carry_FDRE_n_2\ : STD_LOGIC;
  signal \Using_FPGA.ALU_Carry_MUXCY_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Correct_Carry_MUXCY_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Force1_FDRE_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Force2_FDRE_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Force_Val1_FDRE_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Force_Val2_FDRSE_n_0\ : STD_LOGIC;
  signal \Using_FPGA.I_correct_Carry_Select_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Intr_Carry_MUXCY_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MULT_AND_I_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_JUMP_CARRY_n_0\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__23_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__9_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_4__1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.OpSel1_SPR_Select_LUT_1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.OpSel1_SPR_Select_LUT_2_n_0\ : STD_LOGIC;
  signal \Using_FPGA.OpSel1_SPR_Select_LUT_3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.OpSel1_SPR_Select_LUT_4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Res_Forward1_LUT1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Res_Forward1_LUT2_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Res_Forward1_LUT3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Res_Forward2_LUT1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Res_Forward2_LUT2_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Res_Forward2_LUT3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Use_Reg_Neg_DI_FDRE_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Use_Reg_Neg_S_FDRE_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2_n_0\ : STD_LOGIC;
  signal \Using_FPGA.enable_Interrupts_I_reg_n_0\ : STD_LOGIC;
  signal \Using_FPGA.force_di1_LUT3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.force_di2_LUT4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.force_jump1_LUT3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.force_jump2_LUT4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_Select_LUT4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.reset_BIP_I_reg_n_0\ : STD_LOGIC;
  signal \Using_FPGA.set_BIP_I_reg_n_0\ : STD_LOGIC;
  signal \Using_LWX_SWX_instr.reservation_i_1_n_0\ : STD_LOGIC;
  signal \Using_LWX_SWX_instr.reservation_reg_n_0\ : STD_LOGIC;
  signal \^write_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal byte_i14_out : STD_LOGIC;
  signal d_AS_I : STD_LOGIC;
  signal d_AS_I17_out : STD_LOGIC;
  signal doublet_Read_i_i_1_n_0 : STD_LOGIC;
  signal enable_Interrupts_I : STD_LOGIC;
  signal ex_Valid : STD_LOGIC;
  signal ex_first_cycle : STD_LOGIC;
  signal force1_i31_out : STD_LOGIC;
  signal force2_i : STD_LOGIC;
  signal force_Val1_i29_out : STD_LOGIC;
  signal iFetch_In_Progress_i_1_n_0 : STD_LOGIC;
  signal iFetch_In_Progress_reg_n_0 : STD_LOGIC;
  signal inHibit_EX : STD_LOGIC;
  signal inHibit_EX1 : STD_LOGIC;
  signal inHibit_EX_i_1_n_0 : STD_LOGIC;
  signal inHibit_EX_i_2_n_0 : STD_LOGIC;
  signal is_lwx_I : STD_LOGIC;
  signal is_swx_I_reg_n_0 : STD_LOGIC;
  signal jump2_I_reg_n_0 : STD_LOGIC;
  signal lmb_reg_write_i_2_n_0 : STD_LOGIC;
  signal load_Store_i : STD_LOGIC;
  signal load_Store_i2 : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal mbar_decode_I : STD_LOGIC;
  signal mbar_first_i_3_n_0 : STD_LOGIC;
  signal mbar_first_reg_n_0 : STD_LOGIC;
  signal mbar_hold_I_reg_n_0 : STD_LOGIC;
  signal mbar_is_sleep : STD_LOGIC;
  signal \^mbar_is_sleep_reg_0\ : STD_LOGIC;
  signal mbar_sleep : STD_LOGIC;
  signal mbar_sleep_i_1_n_0 : STD_LOGIC;
  signal missed_IFetch : STD_LOGIC;
  signal mtsmsr_write_i_reg_n_0 : STD_LOGIC;
  signal mul_Executing : STD_LOGIC;
  signal mul_Executing0 : STD_LOGIC;
  signal nonvalid_IFetch_n_reg_n_0 : STD_LOGIC;
  signal \^normal_piperun\ : STD_LOGIC;
  signal of_mbar_decode : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in48_in : STD_LOGIC;
  signal quadlet_Read_i_i_1_n_0 : STD_LOGIC;
  signal reset_BIP_I8_out : STD_LOGIC;
  signal reset_delay : STD_LOGIC;
  signal select_ALU_Carry_reg_n_0 : STD_LOGIC;
  signal swx_ready : STD_LOGIC;
  signal use_Reg_Neg_DI_i28_out : STD_LOGIC;
  signal use_Reg_Neg_S_i30_out : STD_LOGIC;
  signal \write_Addr_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_Addr_I[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_Addr_I[2]_i_1_n_0\ : STD_LOGIC;
  signal \write_Addr_I[3]_i_1_n_0\ : STD_LOGIC;
  signal \write_Addr_I[4]_i_1_n_0\ : STD_LOGIC;
  signal write_Carry_I_reg_n_0 : STD_LOGIC;
  signal writing_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__100\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__101\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__102\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__103\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__104\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__105\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__106\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__107\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__108\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__109\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__110\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__111\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__112\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__113\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__114\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__115\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__116\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__117\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__118\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__69\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__70\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__72\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__73\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__74\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__75\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__76\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__77\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__78\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__79\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__95\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__96\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__97\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__98\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__99\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__23\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__43\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__45\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Using_LWX_SWX_instr.reservation_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of lmb_reg_write_i_2 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of lmb_reg_write_i_3 : label is "soft_lutpair38";
begin
  Byte <= \^byte\;
  Compare_Instr <= \^compare_instr\;
  Doublet <= \^doublet\;
  Imm_Value(0 to 15) <= \^imm_value\(0 to 15);
  Reg1_Addr(0 to 4) <= \^reg1_addr\(0 to 4);
  Select_Logic_reg_0 <= \^select_logic_reg_0\;
  Sext16 <= \^sext16\;
  Sext8 <= \^sext8\;
  Sign_Extend <= \^sign_extend\;
  \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ <= \^using_b36_s18.the_brams[0].ramb36_i1\;
  \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ <= \^using_b36_s18.the_brams[1].ramb36_i1\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  Write_Addr(0 to 4) <= \^write_addr\(0 to 4);
  \^lopt_1\ <= lopt_2;
  \^lopt_2\ <= lopt_5;
  lopt_1 <= select_ALU_Carry_reg_n_0;
  lopt_3 <= \Using_FPGA.ALU_Carry_FDRE_n_1\;
  lopt_4 <= \Using_FPGA.ALU_Carry_FDRE_n_2\;
  lopt_6 <= \Using_FPGA.force_di1_LUT3_n_0\;
  lopt_7 <= \Using_FPGA.force_jump1_LUT3_n_0\;
  mbar_is_sleep_reg_0 <= \^mbar_is_sleep_reg_0\;
  normal_piperun <= \^normal_piperun\;
Compare_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_112,
      Q => \^compare_instr\,
      R => '0'
    );
\Logic_Oper_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => PreFetch_Buffer_I_n_8,
      Q => Q(1),
      R => \out\(0)
    );
\Logic_Oper_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => p_1_in(0),
      Q => Q(0),
      R => \out\(0)
    );
\No_ECC.lmb_as_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^using_b36_s18.the_brams[1].ramb36_i1\,
      I1 => reset_temp,
      O => \No_ECC.lmb_as_reg\
    );
\No_ECC.lmb_as_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => is_swx_I_reg_n_0,
      I1 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I2 => d_AS_I,
      I3 => POR_FF_I,
      O => \No_ECC.lmb_as_reg_0\
    );
PreFetch_Buffer_I: entity work.microblaze_mcs_0_PreFetch_Buffer
     port map (
      Byte => \^byte\,
      CI => \^mbar_is_sleep_reg_0\,
      CI64_in => CI64_in,
      Clk => Clk,
      Compare_Instr => \^compare_instr\,
      Compare_Instr_reg => PreFetch_Buffer_I_n_112,
      D => D,
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      Doublet => \^doublet\,
      E(0) => E(0),
      EX_Result(0 to 31) => EX_Result(0 to 31),
      I179_in => I179_in,
      I2 => I2,
      I210_in => I210_in,
      I214_out => I214_out,
      Imm_Value(13) => \^imm_value\(2),
      Imm_Value(12) => \^imm_value\(3),
      Imm_Value(11) => \^imm_value\(4),
      Imm_Value(10) => \^imm_value\(5),
      Imm_Value(9) => \^imm_value\(6),
      Imm_Value(8) => \^imm_value\(7),
      Imm_Value(7) => \^imm_value\(8),
      Imm_Value(6) => \^imm_value\(9),
      Imm_Value(5) => \^imm_value\(10),
      Imm_Value(4) => \^imm_value\(11),
      Imm_Value(3) => \^imm_value\(12),
      Imm_Value(2) => \^imm_value\(13),
      Imm_Value(1) => \^imm_value\(14),
      Imm_Value(0) => \^imm_value\(15),
      LMB_Ready => LMB_Ready,
      \Logic_Oper_reg[0]\ => PreFetch_Buffer_I_n_8,
      MSR(1 downto 0) => MSR(1 downto 0),
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg_2\,
      PC_Incr => PC_Incr,
      R => R,
      R_0 => R_0,
      Reg1_Addr(0) => \^reg1_addr\(4),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Test_Equal_N_i7_out => Reg_Test_Equal_N_i7_out,
      Reg_Test_Equal_i => Reg_Test_Equal_i,
      Res_Forward2 => Res_Forward2,
      \Result_Sel_reg[0]\ => PreFetch_Buffer_I_n_1,
      \Result_Sel_reg[1]\ => PreFetch_Buffer_I_n_5,
      S => S,
      SR(0) => PreFetch_Buffer_I_n_39,
      Select_Logic0 => Select_Logic0,
      Sext16_reg => PreFetch_Buffer_I_n_118,
      Sext16_reg_0 => \^sext16\,
      Sext8_reg => PreFetch_Buffer_I_n_119,
      Sext8_reg_0 => \^sext8\,
      Sign_Extend_reg => PreFetch_Buffer_I_n_52,
      \Size_17to32.imm_Reg_reg[0]\ => \^imm_value\(0),
      \Size_17to32.imm_Reg_reg[0]_0\(15 downto 0) => \Size_17to32.imm_Reg_reg[0]\(15 downto 0),
      \Size_17to32.imm_Reg_reg[1]\ => \^imm_value\(1),
      Sl_Rdy => Sl_Rdy,
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Synchronize.use_sync_reset.sync_reg[2]_0\,
      Unsigned_Op_reg => PreFetch_Buffer_I_n_38,
      Use_Imm_Reg => Use_Imm_Reg,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^reg1_addr\(2),
      \Using_FPGA.Native\ => PreFetch_Buffer_I_n_12,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I_n_13,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_14,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_14\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_15\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_16\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_17\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_18\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_19\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_2\ => \^reg1_addr\(1),
      \Using_FPGA.Native_20\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_21\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_22\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_23\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_24\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_25\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_26\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_27\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_28\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_29\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_3\ => PreFetch_Buffer_I_n_46,
      \Using_FPGA.Native_30\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_31\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_32\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_33\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_34\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_35\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_36\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_37\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_38\ => \Using_FPGA.Native_33\,
      \Using_FPGA.Native_39\ => PreFetch_Buffer_I_n_92,
      \Using_FPGA.Native_4\ => PreFetch_Buffer_I_n_47,
      \Using_FPGA.Native_40\ => PreFetch_Buffer_I_n_101,
      \Using_FPGA.Native_41\ => PreFetch_Buffer_I_n_103,
      \Using_FPGA.Native_42\ => PreFetch_Buffer_I_n_110,
      \Using_FPGA.Native_43\ => \Using_FPGA.Native_46\,
      \Using_FPGA.Native_44\ => \Using_FPGA.Native_47\,
      \Using_FPGA.Native_45\ => \^using_fpga.native\,
      \Using_FPGA.Native_46\ => \Using_FPGA.Force_Val2_FDRSE_n_0\,
      \Using_FPGA.Native_5\ => PreFetch_Buffer_I_n_48,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_4\,
      \Using_FPGA.set_BIP_I_reg\ => PreFetch_Buffer_I_n_105,
      \Using_FPGA.set_BIP_I_reg_0\ => \Using_FPGA.set_BIP_I_reg_n_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \^select_logic_reg_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_0\ => \^using_fpga.native_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_1\ => \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2_n_0\,
      \Using_LWX_SWX_instr.reservation_reg\ => PreFetch_Buffer_I_n_58,
      \Using_LWX_SWX_instr.reservation_reg_0\ => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      byte_i14_out => byte_i14_out,
      byte_i_reg => PreFetch_Buffer_I_n_125,
      d_AS_I17_out => d_AS_I17_out,
      doublet_i_reg => PreFetch_Buffer_I_n_124,
      enable_Interrupts_I => enable_Interrupts_I,
      ex_Valid => ex_Valid,
      ex_Valid_reg => PreFetch_Buffer_I_n_55,
      force1_i31_out => force1_i31_out,
      force2_i => force2_i,
      force_Val1_i29_out => force_Val1_i29_out,
      inHibit_EX => inHibit_EX,
      inHibit_EX1 => inHibit_EX1,
      inHibit_EX_reg => PreFetch_Buffer_I_n_53,
      is_lwx_I => is_lwx_I,
      is_lwx_I_reg => PreFetch_Buffer_I_n_122,
      is_swx_I_reg => PreFetch_Buffer_I_n_116,
      is_swx_I_reg_0 => is_swx_I_reg_n_0,
      jump2_I_reg => \^reg1_addr\(0),
      jump2_I_reg_0 => PreFetch_Buffer_I_n_57,
      jump2_I_reg_1 => jump2_I_reg_n_0,
      lmb_as => lmb_as,
      lmb_reg_read_Q => lmb_reg_read_Q,
      lmb_reg_read_Q_reg => lmb_reg_read_Q_reg,
      lmb_reg_write => lmb_reg_write,
      lmb_reg_write_reg => lmb_reg_write_reg,
      load_Store_i => load_Store_i,
      load_Store_i2 => load_Store_i2,
      load_Store_i_reg => PreFetch_Buffer_I_n_120,
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\,
      mbar_first_reg => \^reg1_addr\(3),
      mbar_hold_I_reg => PreFetch_Buffer_I_n_108,
      mbar_hold_I_reg_0 => mbar_hold_I_reg_n_0,
      mbar_is_sleep_reg => Buffer_Addr(0),
      mbar_is_sleep_reg_0 => Buffer_Addr(1),
      mbar_is_sleep_reg_1 => Buffer_Addr(2),
      mbar_sleep_reg => mbar_first_i_3_n_0,
      missed_IFetch => missed_IFetch,
      missed_IFetch_reg => PreFetch_Buffer_I_n_109,
      mtsmsr_write_i_reg => PreFetch_Buffer_I_n_106,
      mtsmsr_write_i_reg_0 => mtsmsr_write_i_reg_n_0,
      mul_Executing => mul_Executing,
      mul_Executing0 => mul_Executing0,
      mul_Executing_reg => \^normal_piperun\,
      mul_Executing_reg_0 => \^using_b36_s18.the_brams[1].ramb36_i1\,
      nonvalid_IFetch_n_reg => PreFetch_Buffer_I_n_104,
      nonvalid_IFetch_n_reg_0 => nonvalid_IFetch_n_reg_n_0,
      of_mbar_decode => of_mbar_decode,
      \out\(0) => \out\(0),
      p_1_in(0) => p_1_in(0),
      p_1_in48_in => p_1_in48_in,
      pc_write_I => pc_write_I,
      reset_BIP_I8_out => reset_BIP_I8_out,
      select_ALU_Carry_reg => PreFetch_Buffer_I_n_111,
      select_ALU_Carry_reg_0 => select_ALU_Carry_reg_n_0,
      swx_ready => swx_ready,
      swx_ready_reg => PreFetch_Buffer_I_n_121,
      use_Reg_Neg_DI_i28_out => use_Reg_Neg_DI_i28_out,
      use_Reg_Neg_S_i30_out => use_Reg_Neg_S_i30_out,
      using_Imm_reg => PreFetch_Buffer_I_n_107,
      \write_Addr_I_reg[1]\ => PreFetch_Buffer_I_n_11,
      write_Carry_I_reg => PreFetch_Buffer_I_n_117,
      write_Carry_I_reg_0 => write_Carry_I_reg_n_0,
      write_Reg_reg => PreFetch_Buffer_I_n_113,
      writing_reg => PreFetch_Buffer_I_n_123
    );
\Result_Sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => PreFetch_Buffer_I_n_1,
      Q => \Using_FPGA.Native_48\(1),
      R => PreFetch_Buffer_I_n_39
    );
\Result_Sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => PreFetch_Buffer_I_n_5,
      Q => \Using_FPGA.Native_48\(0),
      R => PreFetch_Buffer_I_n_39
    );
Select_Logic_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => Select_Logic0,
      Q => Select_Logic,
      R => \out\(0)
    );
Sext16_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_118,
      Q => \^sext16\,
      R => '0'
    );
Sext8_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_119,
      Q => \^sext8\,
      R => '0'
    );
Shift_Carry_In_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => \Using_FPGA.Correct_Carry_MUXCY_n_0\,
      Q => Shift_Carry_In,
      R => \out\(0)
    );
\Shift_Oper_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => \^imm_value\(9),
      Q => Shift_Oper(0),
      R => \out\(0)
    );
\Shift_Oper_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => \^imm_value\(10),
      Q => Shift_Oper(1),
      R => \out\(0)
    );
Sign_Extend_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFFFFFF8F0000"
    )
        port map (
      I0 => \^imm_value\(9),
      I1 => \^imm_value\(10),
      I2 => PreFetch_Buffer_I_n_52,
      I3 => \^using_fpga.native_0\,
      I4 => \^normal_piperun\,
      I5 => \^sign_extend\,
      O => Sign_Extend_i_1_n_0
    );
Sign_Extend_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Sign_Extend_i_1_n_0,
      Q => \^sign_extend\,
      R => \out\(0)
    );
Unsigned_Op_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => \^imm_value\(14),
      Q => Unsigned_Op,
      R => PreFetch_Buffer_I_n_38
    );
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F00000000"
    )
        port map (
      I0 => mul_Executing,
      I1 => ex_Valid,
      I2 => mbar_decode_I,
      I3 => LMB_Ready,
      I4 => iFetch_In_Progress_reg_n_0,
      I5 => CI97_in,
      O => \^using_b36_s18.the_brams[1].ramb36_i1\
    );
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => d_AS_I,
      I1 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I2 => is_swx_I_reg_n_0,
      O => \^using_b36_s18.the_brams[0].ramb36_i1\
    );
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFFFFFF"
    )
        port map (
      I0 => writing_reg_n_0,
      I1 => is_swx_I_reg_n_0,
      I2 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I3 => load_Store_i,
      I4 => ex_Valid,
      O => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\
    );
\Using_FPGA.ALU_Carry_FDRE\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE
     port map (
      Carry_In => Carry_In,
      Clk => Clk,
      MSR(0) => MSR(1),
      Shift_Carry_In_reg => \Using_FPGA.ALU_Carry_FDRE_n_1\,
      Shift_Carry_In_reg_0 => \Using_FPGA.ALU_Carry_FDRE_n_2\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.Intr_Carry_MUXCY_n_0\,
      \Using_LWX_SWX_instr.reservation_reg\ => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      ex_Valid => ex_Valid,
      is_lwx_I => is_lwx_I,
      is_swx_I_reg => is_swx_I_reg_n_0,
      load_Store_i => load_Store_i,
      mul_Executing_reg => \^normal_piperun\,
      \out\(0) => \out\(0),
      write_Carry_I_reg => write_Carry_I_reg_n_0
    );
\Using_FPGA.ALU_Carry_MUXCY\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY
     port map (
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \Using_FPGA.I_correct_Carry_Select_n_0\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \Using_FPGA.MULT_AND_I_n_0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.ALU_Carry_MUXCY_n_0\,
      lopt => \^lopt_5\,
      lopt_1 => \^lopt_6\,
      lopt_2 => load_Store_i2,
      write_Carry_I_reg => \Using_FPGA.Correct_Carry_MUXCY_n_0\
    );
\Using_FPGA.ALU_OP0_FDRE\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_0
     port map (
      ALU_Op(0) => ALU_Op(0),
      Clk => Clk,
      D => D,
      mul_Executing_reg => \^normal_piperun\,
      \out\(0) => \out\(0)
    );
\Using_FPGA.ALU_OP1_FDRE\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_1
     port map (
      ALU_Op(0) => ALU_Op(1),
      Clk => Clk,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => PreFetch_Buffer_I_n_46,
      mul_Executing_reg => \^normal_piperun\,
      \out\(0) => \out\(0)
    );
\Using_FPGA.Correct_Carry_MUXCY\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_2
     port map (
      New_Carry => New_Carry,
      Shift_Carry_In_reg => \Using_FPGA.Correct_Carry_MUXCY_n_0\,
      \Using_LWX_SWX_instr.reservation_reg\ => \Using_FPGA.ALU_Carry_FDRE_n_1\,
      lopt => \^lopt_1\,
      write_Carry_I_reg => \Using_FPGA.ALU_Carry_FDRE_n_2\
    );
\Using_FPGA.Force1_FDRE\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_3
     port map (
      Clk => Clk,
      R_0 => R_0,
      \Using_FPGA.Native_0\ => \Using_FPGA.Force1_FDRE_n_0\,
      force1_i31_out => force1_i31_out,
      mul_Executing_reg => \^normal_piperun\
    );
\Using_FPGA.Force2_FDRE\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_4
     port map (
      Clk => Clk,
      R_0 => R_0,
      \Using_FPGA.Native_0\ => \Using_FPGA.Force2_FDRE_n_0\,
      force2_i => force2_i,
      mul_Executing_reg => \^normal_piperun\
    );
\Using_FPGA.Force_Val1_FDRE\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_5
     port map (
      Clk => Clk,
      R_0 => R_0,
      \Using_FPGA.Native_0\ => \Using_FPGA.Force_Val1_FDRE_n_0\,
      force_Val1_i29_out => force_Val1_i29_out,
      mul_Executing_reg => \^normal_piperun\
    );
\Using_FPGA.Force_Val2_FDRSE\: entity work.microblaze_mcs_0_MB_FDRSE
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Force_Val2_FDRSE_n_0\,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_110,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \^using_fpga.native_0\
    );
\Using_FPGA.I_correct_Carry_Select\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized21\
     port map (
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => PreFetch_Buffer_I_n_48,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => PreFetch_Buffer_I_n_47,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => PreFetch_Buffer_I_n_103,
      \Using_FPGA.Native_0\ => \Using_FPGA.I_correct_Carry_Select_n_0\
    );
\Using_FPGA.Intr_Carry_MUXCY\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_6
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Intr_Carry_MUXCY_n_0\,
      load_Store_i2 => load_Store_i2,
      lopt => \^lopt_5\,
      lopt_1 => \^lopt_6\,
      write_Carry_I_reg => \Using_FPGA.ALU_Carry_MUXCY_n_0\
    );
\Using_FPGA.MULT_AND_I\: entity work.microblaze_mcs_0_MB_MULT_AND
     port map (
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => PreFetch_Buffer_I_n_48,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => PreFetch_Buffer_I_n_47,
      \Using_FPGA.Native_0\ => \Using_FPGA.MULT_AND_I_n_0\
    );
\Using_FPGA.MUXCY_JUMP_CARRY\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_7
     port map (
      Reg_zero => Reg_zero,
      \Using_FPGA.Native_0\ => \Using_FPGA.MUXCY_JUMP_CARRY_n_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.force_jump1_LUT3_n_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.force_di1_LUT3_n_0\,
      lopt => \^lopt_2\
    );
\Using_FPGA.MUXCY_JUMP_CARRY2\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_8
     port map (
      CI64_in => CI64_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.force_di2_LUT4_n_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.MUXCY_JUMP_CARRY_n_0\,
      ex_Valid_reg => \Using_FPGA.force_jump2_LUT4_n_0\,
      lopt => \^lopt_7\,
      lopt_1 => lopt_8,
      lopt_2 => PreFetch_Buffer_I_n_101,
      lopt_3 => lopt_9,
      lopt_4 => S,
      lopt_5 => lopt_10,
      lopt_6 => lopt_11,
      lopt_7 => \Synchronize.use_sync_reset.sync_reg[2]\
    );
\Using_FPGA.MUXCY_JUMP_CARRY3\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_9
     port map (
      CI64_in => CI64_in,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_101,
      lopt => \^lopt_7\,
      lopt_1 => lopt_8
    );
\Using_FPGA.Native_i_1__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(13)
    );
\Using_FPGA.Native_i_1__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(14)
    );
\Using_FPGA.Native_i_1__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(15)
    );
\Using_FPGA.Native_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(16)
    );
\Using_FPGA.Native_i_1__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(17)
    );
\Using_FPGA.Native_i_1__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(18)
    );
\Using_FPGA.Native_i_1__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(19)
    );
\Using_FPGA.Native_i_1__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(20)
    );
\Using_FPGA.Native_i_1__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(21)
    );
\Using_FPGA.Native_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(22)
    );
\Using_FPGA.Native_i_1__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(23)
    );
\Using_FPGA.Native_i_1__111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => data_Read_Mask(7)
    );
\Using_FPGA.Native_i_1__112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => data_Read_Mask(6)
    );
\Using_FPGA.Native_i_1__113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => data_Read_Mask(5)
    );
\Using_FPGA.Native_i_1__114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => data_Read_Mask(4)
    );
\Using_FPGA.Native_i_1__115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => data_Read_Mask(3)
    );
\Using_FPGA.Native_i_1__116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => data_Read_Mask(2)
    );
\Using_FPGA.Native_i_1__117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => data_Read_Mask(1)
    );
\Using_FPGA.Native_i_1__118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => data_Read_Mask(0)
    );
\Using_FPGA.Native_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAABABA"
    )
        port map (
      I0 => reset_delay,
      I1 => \Using_FPGA.Native_i_2__23_n_0\,
      I2 => ex_Valid,
      I3 => I214_out,
      I4 => lmb_reg_write_reg,
      I5 => writing_reg_n_0,
      O => Reg_Write
    );
\Using_FPGA.Native_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => inHibit_EX,
      I2 => jump2_I_reg_n_0,
      I3 => Use_Imm_Reg,
      O => S0_out
    );
\Using_FPGA.Native_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Using_FPGA.Native_51\,
      I1 => Shift_Oper(1),
      I2 => Shift_Carry_In,
      I3 => Shift_Oper(0),
      O => msb
    );
\Using_FPGA.Native_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \out\(0),
      I1 => ex_Valid,
      I2 => \Using_FPGA.reset_BIP_I_reg_n_0\,
      O => MSR_Rst
    );
\Using_FPGA.Native_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \out\(0),
      I1 => New_Carry,
      I2 => write_Carry_I_reg_n_0,
      I3 => ex_Valid,
      O => \Using_FPGA.Native_34\
    );
\Using_FPGA.Native_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sext8\,
      I1 => \Using_FPGA.Native_52\,
      I2 => \^sext16\,
      O => \Using_FPGA.Native_35\
    );
\Using_FPGA.Native_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sext8\,
      I1 => \Using_FPGA.Native_52\,
      I2 => \^sext16\,
      O => \Using_FPGA.Native_36\
    );
\Using_FPGA.Native_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sext8\,
      I1 => \Using_FPGA.Native_52\,
      I2 => \^sext16\,
      O => \Using_FPGA.Native_37\
    );
\Using_FPGA.Native_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sext8\,
      I1 => \Using_FPGA.Native_52\,
      I2 => \^sext16\,
      O => \Using_FPGA.Native_38\
    );
\Using_FPGA.Native_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sext8\,
      I1 => \Using_FPGA.Native_52\,
      I2 => \^sext16\,
      O => \Using_FPGA.Native_39\
    );
\Using_FPGA.Native_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sext8\,
      I1 => \Using_FPGA.Native_52\,
      I2 => \^sext16\,
      O => \Using_FPGA.Native_40\
    );
\Using_FPGA.Native_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sext8\,
      I1 => \Using_FPGA.Native_52\,
      I2 => \^sext16\,
      O => \Using_FPGA.Native_41\
    );
\Using_FPGA.Native_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sext8\,
      I1 => \Using_FPGA.Native_52\,
      I2 => \^sext16\,
      O => \Using_FPGA.Native_42\
    );
\Using_FPGA.Native_i_1__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(8)
    );
\Using_FPGA.Native_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(9)
    );
\Using_FPGA.Native_i_1__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(10)
    );
\Using_FPGA.Native_i_1__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(11)
    );
\Using_FPGA.Native_i_1__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_52\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_53\,
      I3 => \^sext16\,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => data_Read_Mask(12)
    );
\Using_FPGA.Native_i_2__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => writing_reg_n_0,
      O => I190_in
    );
\Using_FPGA.Native_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^write_addr\(0),
      I1 => \^write_addr\(1),
      I2 => \^write_addr\(4),
      I3 => \^write_addr\(3),
      I4 => \^write_addr\(2),
      O => \Using_FPGA.Native_i_2__23_n_0\
    );
\Using_FPGA.Native_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCECACEC"
    )
        port map (
      I0 => \Using_FPGA.set_BIP_I_reg_n_0\,
      I1 => MSR(2),
      I2 => ex_Valid,
      I3 => mtsmsr_write_i_reg_n_0,
      I4 => New_Value,
      O => \Using_FPGA.Native_43\
    );
\Using_FPGA.Native_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFAEAAFEAAAE"
    )
        port map (
      I0 => \Using_FPGA.Native_i_3__9_n_0\,
      I1 => MSR(1),
      I2 => \Using_FPGA.Native_i_4__1_n_0\,
      I3 => \Using_FPGA.Native_i_5_n_0\,
      I4 => \Using_FPGA.Native_54\,
      I5 => LWX_SWX_Carry,
      O => \Using_FPGA.Native_44\
    );
\Using_FPGA.Native_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCECACEC"
    )
        port map (
      I0 => \Using_FPGA.enable_Interrupts_I_reg_n_0\,
      I1 => MSR(0),
      I2 => ex_Valid,
      I3 => mtsmsr_write_i_reg_n_0,
      I4 => Op1_Low(0),
      O => \Using_FPGA.Native_45\
    );
\Using_FPGA.Native_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^write_addr\(2),
      I1 => \^write_addr\(3),
      I2 => \^write_addr\(4),
      I3 => \^write_addr\(1),
      I4 => \^write_addr\(0),
      O => \Using_FPGA.Native_i_3__4_n_0\
    );
\Using_FPGA.Native_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_Carry_I_reg_n_0,
      I1 => ex_Valid,
      O => \Using_FPGA.Native_i_3__9_n_0\
    );
\Using_FPGA.Native_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mtsmsr_write_i_reg_n_0,
      I1 => ex_Valid,
      O => \Using_FPGA.Native_i_4__1_n_0\
    );
\Using_FPGA.Native_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => is_swx_I_reg_n_0,
      I1 => is_lwx_I,
      I2 => load_Store_i,
      I3 => ex_Valid,
      O => \Using_FPGA.Native_i_5_n_0\
    );
\Using_FPGA.New_Carry_MUXCY\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_10
     port map (
      ALU_Carry => ALU_Carry,
      New_Carry => New_Carry,
      Op1_Low(0) => Op1_Low(1),
      lopt => lopt,
      select_ALU_Carry_reg => select_ALU_Carry_reg_n_0
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_1\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized5\
     port map (
      D(1) => PreFetch_Buffer_I_n_1,
      D(0) => PreFetch_Buffer_I_n_5,
      I2 => I2,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\(0) => PreFetch_Buffer_I_n_8,
      \Using_FPGA.Native_0\ => \Using_FPGA.OpSel1_SPR_Select_LUT_1_n_0\
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_2\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized7\
     port map (
      D(1) => PreFetch_Buffer_I_n_1,
      D(0) => PreFetch_Buffer_I_n_5,
      I2 => I2,
      I210_in => I210_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.OpSel1_SPR_Select_LUT_2_n_0\
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_3\: entity work.microblaze_mcs_0_MB_LUT3
     port map (
      D(0) => p_1_in(0),
      Imm_Value(0) => \^imm_value\(1),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\(0) => PreFetch_Buffer_I_n_8,
      \Using_FPGA.Native_0\ => \Using_FPGA.OpSel1_SPR_Select_LUT_3_n_0\
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_4\: entity work.\microblaze_mcs_0_MB_LUT3__parameterized1\
     port map (
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \Using_FPGA.OpSel1_SPR_Select_LUT_1_n_0\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \Using_FPGA.OpSel1_SPR_Select_LUT_2_n_0\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \Using_FPGA.OpSel1_SPR_Select_LUT_3_n_0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.OpSel1_SPR_Select_LUT_4_n_0\
    );
\Using_FPGA.Reg_Test_Equal_FDSE\: entity work.microblaze_mcs_0_MB_FDSE
     port map (
      Clk => Clk,
      R_0 => R_0,
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_Test_Equal_i => Reg_Test_Equal_i,
      mul_Executing_reg => \^normal_piperun\
    );
\Using_FPGA.Reg_Test_Equal_N_FDRE\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_11
     port map (
      Clk => Clk,
      R_0 => R_0,
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      Reg_Test_Equal_N_i7_out => Reg_Test_Equal_N_i7_out,
      mul_Executing_reg => \^normal_piperun\
    );
\Using_FPGA.Res_Forward1_LUT1\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized9\
     port map (
      Reg1_Addr(1) => \^reg1_addr\(0),
      Reg1_Addr(0) => \^reg1_addr\(1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Res_Forward1_LUT1_n_0\,
      \write_Addr_I_reg[0]\ => \^write_addr\(0),
      \write_Addr_I_reg[1]\ => \^write_addr\(1)
    );
\Using_FPGA.Res_Forward1_LUT2\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized11\
     port map (
      Reg1_Addr(1) => \^reg1_addr\(2),
      Reg1_Addr(0) => \^reg1_addr\(3),
      \Using_FPGA.Native_0\ => \Using_FPGA.Res_Forward1_LUT2_n_0\,
      \write_Addr_I_reg[2]\ => \^write_addr\(2),
      \write_Addr_I_reg[3]\ => \^write_addr\(3)
    );
\Using_FPGA.Res_Forward1_LUT3\: entity work.\microblaze_mcs_0_MB_LUT3__parameterized3\
     port map (
      Reg1_Addr(0) => \^reg1_addr\(4),
      \Using_FPGA.Native_0\ => \Using_FPGA.Res_Forward1_LUT3_n_0\,
      ex_Valid => ex_Valid,
      \write_Addr_I_reg[4]\ => \^write_addr\(4)
    );
\Using_FPGA.Res_Forward1_LUT4\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized13\
     port map (
      I3 => I3,
      Res_Forward1 => Res_Forward1,
      \write_Addr_I_reg[0]\ => \Using_FPGA.Res_Forward1_LUT1_n_0\,
      \write_Addr_I_reg[2]\ => \Using_FPGA.Res_Forward1_LUT2_n_0\,
      \write_Addr_I_reg[4]\ => \Using_FPGA.Res_Forward1_LUT3_n_0\
    );
\Using_FPGA.Res_Forward2_LUT1\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized15\
     port map (
      Imm_Value(1) => \^imm_value\(0),
      Imm_Value(0) => \^imm_value\(1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Res_Forward2_LUT1_n_0\,
      \write_Addr_I_reg[0]\ => \^write_addr\(0),
      \write_Addr_I_reg[1]\ => \^write_addr\(1)
    );
\Using_FPGA.Res_Forward2_LUT2\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized17\
     port map (
      Imm_Value(1) => \^imm_value\(2),
      Imm_Value(0) => \^imm_value\(3),
      \Using_FPGA.Native_0\ => \Using_FPGA.Res_Forward2_LUT2_n_0\,
      \write_Addr_I_reg[2]\ => \^write_addr\(2),
      \write_Addr_I_reg[3]\ => \^write_addr\(3)
    );
\Using_FPGA.Res_Forward2_LUT3\: entity work.\microblaze_mcs_0_MB_LUT3__parameterized5\
     port map (
      Imm_Value(0) => \^imm_value\(4),
      \Using_FPGA.Native_0\ => \Using_FPGA.Res_Forward2_LUT3_n_0\,
      ex_Valid => ex_Valid,
      \write_Addr_I_reg[4]\ => \^write_addr\(4)
    );
\Using_FPGA.Res_Forward2_LUT4\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized19\
     port map (
      I3 => I3,
      Res_Forward2 => Res_Forward2,
      \write_Addr_I_reg[0]\ => \Using_FPGA.Res_Forward2_LUT1_n_0\,
      \write_Addr_I_reg[2]\ => \Using_FPGA.Res_Forward2_LUT2_n_0\,
      \write_Addr_I_reg[4]\ => \Using_FPGA.Res_Forward2_LUT3_n_0\
    );
\Using_FPGA.Use_Reg_Neg_DI_FDRE\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_12
     port map (
      Clk => Clk,
      R_0 => R_0,
      \Using_FPGA.Native_0\ => \Using_FPGA.Use_Reg_Neg_DI_FDRE_n_0\,
      mul_Executing_reg => \^normal_piperun\,
      use_Reg_Neg_DI_i28_out => use_Reg_Neg_DI_i28_out
    );
\Using_FPGA.Use_Reg_Neg_S_FDRE\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_FDRE_13
     port map (
      Clk => Clk,
      R_0 => R_0,
      \Using_FPGA.Native_0\ => \Using_FPGA.Use_Reg_Neg_S_FDRE_n_0\,
      mul_Executing_reg => \^normal_piperun\,
      use_Reg_Neg_S_i30_out => use_Reg_Neg_S_i30_out
    );
\Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_14
     port map (
      OpSel1_SPR => OpSel1_SPR,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \Using_FPGA.OpSel1_SPR_Select_LUT_4_n_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \^select_logic_reg_0\,
      lopt => lopt_12,
      lopt_1 => \No_ECC.lmb_as_reg_1\,
      lopt_10 => lopt_17,
      lopt_11 => lopt_18,
      lopt_2 => DI,
      lopt_3 => \Using_FPGA.of_PipeRun_Select_LUT4_n_0\,
      lopt_4 => lopt_13,
      lopt_5 => S0_out,
      lopt_6 => lopt_14,
      lopt_7 => lopt_15,
      lopt_8 => \^using_fpga.native_0\,
      lopt_9 => lopt_16
    );
\Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_15
     port map (
      S0_out => S0_out,
      Select_Logic_reg => \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1_n_0\,
      lopt => lopt_13,
      mul_Executing_reg => \^normal_piperun\
    );
\Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_16
     port map (
      Select_Logic_reg => \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2_n_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \^using_fpga.native_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_0\ => \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1_n_0\,
      lopt => lopt_14,
      lopt_1 => lopt_15
    );
\Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_17
     port map (
      Select_Logic_reg => \^select_logic_reg_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2_n_0\,
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_18
    );
\Using_FPGA.clean_iReady_MuxCY\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_18
     port map (
      LMB_Ready => LMB_Ready,
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\,
      mbar_is_sleep_reg => \^mbar_is_sleep_reg_0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg_n_0
    );
\Using_FPGA.enable_Interrupts_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => enable_Interrupts_I,
      Q => \Using_FPGA.enable_Interrupts_I_reg_n_0\,
      R => \out\(0)
    );
\Using_FPGA.force_di1_LUT3\: entity work.\microblaze_mcs_0_MB_LUT3__parameterized9\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.force_di1_LUT3_n_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_49\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Use_Reg_Neg_DI_FDRE_n_0\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Force_Val1_FDRE_n_0\
    );
\Using_FPGA.force_di2_LUT4\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized25\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.force_di2_LUT4_n_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Force_Val2_FDRSE_n_0\,
      ex_Valid => ex_Valid
    );
\Using_FPGA.force_jump1_LUT3\: entity work.\microblaze_mcs_0_MB_LUT3__parameterized7\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.force_jump1_LUT3_n_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_49\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Use_Reg_Neg_S_FDRE_n_0\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Force1_FDRE_n_0\
    );
\Using_FPGA.force_jump2_LUT4\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized23\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.force_jump2_LUT4_n_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Force2_FDRE_n_0\,
      ex_Valid => ex_Valid
    );
\Using_FPGA.iFetch_MuxCY_1\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_19
     port map (
      CI => CI,
      S => S,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      lopt => lopt_9
    );
\Using_FPGA.iFetch_MuxCY_2\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_20
     port map (
      CI => CI,
      CI97_in => CI97_in,
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Synchronize.use_sync_reset.sync_reg[2]\,
      lopt => lopt_10,
      lopt_1 => lopt_11
    );
\Using_FPGA.of_PipeRun_MuxCY_1\: entity work.microblaze_mcs_0_microblaze_v9_5_MB_MUXCY_21
     port map (
      DI => DI,
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg_1\,
      \Using_FPGA.Native_0\ => \^normal_piperun\,
      lopt => lopt_12,
      mul_Executing_reg => \Using_FPGA.of_PipeRun_Select_LUT4_n_0\
    );
\Using_FPGA.of_PipeRun_Select_LUT4\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized1\
     port map (
      I179_in => I179_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.of_PipeRun_Select_LUT4_n_0\,
      load_Store_i => load_Store_i,
      mul_Executing => mul_Executing
    );
\Using_FPGA.of_PipeRun_without_dready_LUT4\: entity work.\microblaze_mcs_0_MB_LUT4__parameterized3\
     port map (
      DI => DI,
      I179_in => I179_in,
      load_Store_i => load_Store_i,
      mul_Executing => mul_Executing
    );
\Using_FPGA.reset_BIP_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => reset_BIP_I8_out,
      Q => \Using_FPGA.reset_BIP_I_reg_n_0\,
      R => \out\(0)
    );
\Using_FPGA.set_BIP_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_105,
      Q => \Using_FPGA.set_BIP_I_reg_n_0\,
      R => '0'
    );
\Using_FPGA.take_Intr_2nd_Phase_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => inHibit_EX1,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_LWX_SWX_instr.reservation_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A0000000E00"
    )
        port map (
      I0 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I1 => is_lwx_I,
      I2 => Set_BIP,
      I3 => \Synchronize.use_sync_reset.sync_reg[2]_1\,
      I4 => is_swx_I_reg_n_0,
      I5 => PreFetch_Buffer_I_n_58,
      O => \Using_LWX_SWX_instr.reservation_i_1_n_0\
    );
\Using_LWX_SWX_instr.reservation_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Using_FPGA.set_BIP_I_reg_n_0\,
      I1 => ex_Valid,
      O => Set_BIP
    );
\Using_LWX_SWX_instr.reservation_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_LWX_SWX_instr.reservation_i_1_n_0\,
      Q => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      R => '0'
    );
byte_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_125,
      Q => \^byte\,
      R => '0'
    );
d_AS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => d_AS_I17_out,
      Q => d_AS_I,
      R => '0'
    );
doublet_Read_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFE0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => PreFetch_Buffer_I_n_8,
      I2 => \^normal_piperun\,
      I3 => byte_i14_out,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => doublet_Read_i_i_1_n_0
    );
doublet_Read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => doublet_Read_i_i_1_n_0,
      Q => \Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      R => \out\(0)
    );
doublet_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_124,
      Q => \^doublet\,
      R => '0'
    );
ex_Valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_55,
      Q => ex_Valid,
      R => \out\(0)
    );
ex_first_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^normal_piperun\,
      Q => ex_first_cycle,
      R => \out\(0)
    );
iFetch_In_Progress_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22323232"
    )
        port map (
      I0 => \^using_b36_s18.the_brams[1].ramb36_i1\,
      I1 => \out\(0),
      I2 => iFetch_In_Progress_reg_n_0,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      O => iFetch_In_Progress_i_1_n_0
    );
iFetch_In_Progress_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => iFetch_In_Progress_i_1_n_0,
      Q => iFetch_In_Progress_reg_n_0,
      R => '0'
    );
inHibit_EX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA2A0000AA2A"
    )
        port map (
      I0 => inHibit_EX_i_2_n_0,
      I1 => Sl_Rdy,
      I2 => lmb_as,
      I3 => nonvalid_IFetch_n_reg_n_0,
      I4 => \^select_logic_reg_0\,
      I5 => \^using_fpga.native_0\,
      O => inHibit_EX_i_1_n_0
    );
inHibit_EX_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FFFFFF4400"
    )
        port map (
      I0 => PreFetch_Buffer_I_n_53,
      I1 => PreFetch_Buffer_I_n_92,
      I2 => \^using_fpga.native\,
      I3 => \^normal_piperun\,
      I4 => \^using_fpga.native_0\,
      I5 => inHibit_EX,
      O => inHibit_EX_i_2_n_0
    );
inHibit_EX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => inHibit_EX_i_1_n_0,
      Q => inHibit_EX,
      R => '0'
    );
is_lwx_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_122,
      Q => is_lwx_I,
      R => '0'
    );
is_swx_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_116,
      Q => is_swx_I_reg_n_0,
      R => '0'
    );
jump2_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => PreFetch_Buffer_I_n_57,
      Q => jump2_I_reg_n_0,
      R => \out\(0)
    );
lmb_reg_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^using_b36_s18.the_brams[0].ramb36_i1\,
      I1 => \Using_FPGA.Native_50\(0),
      I2 => \Using_FPGA.Native_50\(1),
      I3 => ex_Valid,
      I4 => load_Store_i,
      I5 => writing_reg_n_0,
      O => lmb_reg_read0
    );
lmb_reg_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => d_AS_I,
      I1 => \Using_FPGA.Native_50\(0),
      I2 => \Using_FPGA.Native_50\(1),
      I3 => lmb_reg_write_i_2_n_0,
      I4 => writing_reg_n_0,
      I5 => LWX_SWX_Carry,
      O => lmb_reg_write0
    );
lmb_reg_write_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ex_Valid,
      I1 => load_Store_i,
      O => lmb_reg_write_i_2_n_0
    );
lmb_reg_write_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_swx_I_reg_n_0,
      I1 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      O => LWX_SWX_Carry
    );
load_Store_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_120,
      Q => load_Store_i,
      R => '0'
    );
mbar_decode_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => of_mbar_decode,
      Q => mbar_decode_I,
      R => \out\(0)
    );
mbar_first_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFE0000"
    )
        port map (
      I0 => mbar_sleep,
      I1 => ex_first_cycle,
      I2 => iFetch_In_Progress_reg_n_0,
      I3 => \^write_addr\(4),
      I4 => mbar_first_reg_n_0,
      O => mbar_first_i_3_n_0
    );
mbar_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mul_Executing0,
      Q => mbar_first_reg_n_0,
      R => \out\(0)
    );
mbar_hold_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_108,
      Q => mbar_hold_I_reg_n_0,
      R => '0'
    );
mbar_is_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => p_1_in48_in,
      Q => mbar_is_sleep,
      R => \out\(0)
    );
mbar_sleep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
        port map (
      I0 => mbar_sleep,
      I1 => ex_Valid,
      I2 => mbar_decode_I,
      I3 => ex_first_cycle,
      I4 => mbar_is_sleep,
      I5 => \out\(0),
      O => mbar_sleep_i_1_n_0
    );
mbar_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mbar_sleep_i_1_n_0,
      Q => mbar_sleep,
      R => '0'
    );
missed_IFetch_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_109,
      Q => missed_IFetch,
      R => \out\(0)
    );
mtsmsr_write_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_106,
      Q => mtsmsr_write_i_reg_n_0,
      R => '0'
    );
mul_Executing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mul_Executing0,
      Q => mul_Executing,
      R => \out\(0)
    );
nonvalid_IFetch_n_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_104,
      Q => nonvalid_IFetch_n_reg_n_0,
      S => \out\(0)
    );
quadlet_Read_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FFF20"
    )
        port map (
      I0 => PreFetch_Buffer_I_n_8,
      I1 => p_1_in(0),
      I2 => \^normal_piperun\,
      I3 => byte_i14_out,
      I4 => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => quadlet_Read_i_i_1_n_0
    );
quadlet_Read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => quadlet_Read_i_i_1_n_0,
      Q => \Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      R => \out\(0)
    );
reset_delay_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \out\(0),
      Q => reset_delay,
      R => '0'
    );
select_ALU_Carry_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_111,
      Q => select_ALU_Carry_reg_n_0,
      R => '0'
    );
swx_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_121,
      Q => swx_ready,
      R => '0'
    );
using_Imm_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_107,
      Q => Use_Imm_Reg,
      R => '0'
    );
\write_Addr_I[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000030AA"
    )
        port map (
      I0 => \^write_addr\(0),
      I1 => \^select_logic_reg_0\,
      I2 => p_1_in48_in,
      I3 => \^normal_piperun\,
      I4 => \out\(0),
      O => \write_Addr_I[0]_i_1_n_0\
    );
\write_Addr_I[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EF00E0"
    )
        port map (
      I0 => PreFetch_Buffer_I_n_11,
      I1 => \^select_logic_reg_0\,
      I2 => \^normal_piperun\,
      I3 => \out\(0),
      I4 => \^write_addr\(1),
      O => \write_Addr_I[1]_i_1_n_0\
    );
\write_Addr_I[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EF00E0"
    )
        port map (
      I0 => PreFetch_Buffer_I_n_12,
      I1 => \^select_logic_reg_0\,
      I2 => \^normal_piperun\,
      I3 => \out\(0),
      I4 => \^write_addr\(2),
      O => \write_Addr_I[2]_i_1_n_0\
    );
\write_Addr_I[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EF00E0"
    )
        port map (
      I0 => PreFetch_Buffer_I_n_13,
      I1 => \^select_logic_reg_0\,
      I2 => \^normal_piperun\,
      I3 => \out\(0),
      I4 => \^write_addr\(3),
      O => \write_Addr_I[3]_i_1_n_0\
    );
\write_Addr_I[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000030AA"
    )
        port map (
      I0 => \^write_addr\(4),
      I1 => \^select_logic_reg_0\,
      I2 => PreFetch_Buffer_I_n_14,
      I3 => \^normal_piperun\,
      I4 => \out\(0),
      O => \write_Addr_I[4]_i_1_n_0\
    );
\write_Addr_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I[0]_i_1_n_0\,
      Q => \^write_addr\(0),
      R => '0'
    );
\write_Addr_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I[1]_i_1_n_0\,
      Q => \^write_addr\(1),
      R => '0'
    );
\write_Addr_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I[2]_i_1_n_0\,
      Q => \^write_addr\(2),
      R => '0'
    );
\write_Addr_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I[3]_i_1_n_0\,
      Q => \^write_addr\(3),
      R => '0'
    );
\write_Addr_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I[4]_i_1_n_0\,
      Q => \^write_addr\(4),
      R => '0'
    );
write_Carry_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_117,
      Q => write_Carry_I_reg_n_0,
      R => '0'
    );
write_Reg_I_LUT: entity work.microblaze_mcs_0_MB_LUT4
     port map (
      I190_in => I190_in,
      I214_out => I214_out,
      I3 => I3,
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg_1\,
      \write_Addr_I_reg[2]\ => \Using_FPGA.Native_i_3__4_n_0\
    );
write_Reg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_113,
      Q => I214_out,
      R => '0'
    );
writing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^normal_piperun\,
      D => PreFetch_Buffer_I_n_123,
      Q => writing_reg_n_0,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_FIT_Module is
  port (
    FDRE_I : out STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_FIT_Module : entity is "FIT_Module";
end microblaze_mcs_0_FIT_Module;

architecture STRUCTURE of microblaze_mcs_0_FIT_Module is
  signal Clk_En : STD_LOGIC;
  signal \Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I_n_0\ : STD_LOGIC;
begin
\Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I\: entity work.microblaze_mcs_0_Divide_part
     port map (
      Clk => Clk,
      Clk_En => Clk_En
    );
\Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I\: entity work.\microblaze_mcs_0_Divide_part__parameterized0\
     port map (
      Clk => Clk,
      Clk_En => Clk_En,
      \not_First.Out1_reg_0\ => \Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I_n_0\
    );
\Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I\: entity work.\microblaze_mcs_0_Divide_part__parameterized1\
     port map (
      Clk => Clk,
      FDRE_I => FDRE_I,
      \not_First.Clk_En_Out_i_reg_0\ => \Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MSR_Reg is
  port (
    MSR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : out STD_LOGIC;
    I3_0 : out STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC;
    \Using_FPGA.enable_Interrupts_I_reg\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    PC_OF : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MSR_Reg : entity is "MSR_Reg";
end microblaze_mcs_0_MSR_Reg;

architecture STRUCTURE of microblaze_mcs_0_MSR_Reg is
begin
\MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.microblaze_mcs_0_MSR_Reg_Bit
     port map (
      Clk => Clk,
      I3 => I3,
      MSR(0) => MSR(2),
      MSR_Rst => MSR_Rst,
      PC_OF => PC_OF,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.set_BIP_I_reg\ => \Using_FPGA.set_BIP_I_reg\
    );
\MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.microblaze_mcs_0_MSR_Reg_Bit_568
     port map (
      Clk => Clk,
      I3_0 => I3_0,
      MSR(0) => MSR(1),
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Synchronize.use_sync_reset.sync_reg[2]\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
\MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.microblaze_mcs_0_MSR_Reg_Bit_569
     port map (
      Clk => Clk,
      MSR(0) => MSR(0),
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Synchronize.use_sync_reset.sync_reg[2]_0\,
      \Using_FPGA.enable_Interrupts_I_reg\ => \Using_FPGA.enable_Interrupts_I_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Operand_Select is
  port (
    Op1_Logic : out STD_LOGIC;
    EX_Op2 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    Op1_Shift : out STD_LOGIC;
    Op2 : out STD_LOGIC;
    Shifted : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_4\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_5\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_6\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_7\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_8\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_9\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_10\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_11\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_12\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_13\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_14\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_15\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_16\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_17\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_18\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    \Using_FPGA.Native_21\ : out STD_LOGIC;
    \Using_FPGA.Native_22\ : out STD_LOGIC;
    \Using_FPGA.Native_23\ : out STD_LOGIC;
    \Using_FPGA.Native_24\ : out STD_LOGIC;
    \Using_FPGA.Native_25\ : out STD_LOGIC;
    \Using_FPGA.Native_26\ : out STD_LOGIC;
    \Using_FPGA.Native_27\ : out STD_LOGIC;
    \Using_FPGA.Native_28\ : out STD_LOGIC;
    \Using_FPGA.Native_29\ : out STD_LOGIC;
    \Using_FPGA.Native_30\ : out STD_LOGIC;
    \Using_FPGA.Native_31\ : out STD_LOGIC;
    \Using_FPGA.Native_32\ : out STD_LOGIC;
    \Using_FPGA.Native_33\ : out STD_LOGIC;
    lmb_reg_write_reg : out STD_LOGIC;
    lmb_reg_write_reg_0 : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native_34\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ : out STD_LOGIC;
    Sext : out STD_LOGIC;
    \Using_FPGA.Native_35\ : out STD_LOGIC;
    \Using_FPGA.Native_36\ : out STD_LOGIC;
    \Using_FPGA.Native_37\ : out STD_LOGIC;
    \Using_FPGA.Native_38\ : out STD_LOGIC;
    \Using_FPGA.Native_39\ : out STD_LOGIC;
    \Using_FPGA.Native_40\ : out STD_LOGIC;
    \Using_FPGA.Native_41\ : out STD_LOGIC;
    \Using_FPGA.Native_42\ : out STD_LOGIC;
    \Using_FPGA.Native_43\ : out STD_LOGIC;
    \Using_FPGA.Native_44\ : out STD_LOGIC;
    \Using_FPGA.Native_45\ : out STD_LOGIC;
    \Using_FPGA.Native_46\ : out STD_LOGIC;
    \Using_FPGA.Native_47\ : out STD_LOGIC;
    \Using_FPGA.Native_48\ : out STD_LOGIC;
    \Using_FPGA.Native_49\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    \No_ECC.Sl_Rdy_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_50\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Zero_Detecting[1].nibble_Zero_reg\ : out STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : out STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : out STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : out STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : out STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    EX_Result : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]\ : in STD_LOGIC;
    \Using_FPGA.Native_51\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_1\ : in STD_LOGIC;
    \Result_Sel_reg[1]_0\ : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_2\ : in STD_LOGIC;
    \Result_Sel_reg[1]_1\ : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_3\ : in STD_LOGIC;
    \Result_Sel_reg[1]_2\ : in STD_LOGIC;
    \Using_FPGA.Native_52\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_4\ : in STD_LOGIC;
    \Result_Sel_reg[1]_3\ : in STD_LOGIC;
    \Using_FPGA.Native_53\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_5\ : in STD_LOGIC;
    \Result_Sel_reg[1]_4\ : in STD_LOGIC;
    \Using_FPGA.Native_54\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_6\ : in STD_LOGIC;
    \Result_Sel_reg[1]_5\ : in STD_LOGIC;
    \Using_FPGA.Native_55\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_7\ : in STD_LOGIC;
    \Result_Sel_reg[1]_6\ : in STD_LOGIC;
    PC_OF : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_8\ : in STD_LOGIC;
    \Result_Sel_reg[1]_7\ : in STD_LOGIC;
    \Using_FPGA.Native_56\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_9\ : in STD_LOGIC;
    \Result_Sel_reg[1]_8\ : in STD_LOGIC;
    \Using_FPGA.Native_57\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_10\ : in STD_LOGIC;
    \Result_Sel_reg[1]_9\ : in STD_LOGIC;
    \Using_FPGA.Native_58\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_11\ : in STD_LOGIC;
    \Result_Sel_reg[1]_10\ : in STD_LOGIC;
    \Using_FPGA.Native_59\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_12\ : in STD_LOGIC;
    \Result_Sel_reg[1]_11\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_13\ : in STD_LOGIC;
    \Result_Sel_reg[1]_12\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_14\ : in STD_LOGIC;
    \Result_Sel_reg[1]_13\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_14\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[14]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_15\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[13]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_16\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[12]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_17\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[11]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_18\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[10]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_19\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[9]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_20\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[8]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_21\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[7]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_22\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[6]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_23\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[5]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_24\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[4]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_25\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[3]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_26\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[2]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_27\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[1]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_28\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[0]_0\ : in STD_LOGIC;
    \Result_Sel_reg[1]_29\ : in STD_LOGIC;
    \Using_FPGA.Native_60\ : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    Sext16 : in STD_LOGIC;
    Sext8 : in STD_LOGIC;
    writing_reg : in STD_LOGIC;
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    ALU_Result : in STD_LOGIC;
    POR_FF_I : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Imm_Value : in STD_LOGIC_VECTOR ( 0 to 15 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Operand_Select : entity is "Operand_Select";
end microblaze_mcs_0_Operand_Select;

architecture STRUCTURE of microblaze_mcs_0_Operand_Select is
  signal \OpSelect_Bits[11].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[12].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[13].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[14].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[15].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[17].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[18].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[19].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[1].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[20].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[21].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[23].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[24].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[25].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[26].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[27].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[29].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[2].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[31].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[3].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[5].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[6].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[7].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[8].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \OpSelect_Bits[9].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \^using_b36_s18.the_brams[1].ramb36_i1_7\ : STD_LOGIC;
  signal \^using_fpga.native_34\ : STD_LOGIC;
begin
  \Using_B36_S18.The_BRAMs[1].RAMB36_I1_7\ <= \^using_b36_s18.the_brams[1].ramb36_i1_7\;
  \Using_FPGA.Native_34\ <= \^using_fpga.native_34\;
\OpSelect_Bits[0].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized57\
     port map (
      ALU_Result => ALU_Result,
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      OpSel1_SPR => OpSel1_SPR,
      POR_FF_I => POR_FF_I,
      Reg1_Data(0) => Reg1_Data(0),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_29\,
      \Size_17to32.imm_Reg_reg[0]\ => \Size_17to32.imm_Reg_reg[0]_0\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\,
      \Using_FPGA.Native\ => \^using_fpga.native_34\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_60\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[10].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized37\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(10),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_19\,
      \Size_17to32.imm_Reg_reg[10]\ => \Size_17to32.imm_Reg_reg[10]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_1\ => \OpSelect_Bits[9].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_2\ => \OpSelect_Bits[6].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_3\ => \OpSelect_Bits[11].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_4\ => \OpSelect_Bits[8].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_5\ => \OpSelect_Bits[7].Operand_Select_Bit_I_n_1\,
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[11].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized35\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(11),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_18\,
      \Size_17to32.imm_Reg_reg[11]\ => \Size_17to32.imm_Reg_reg[11]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[11].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_15\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[12].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized33\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(12),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_17\,
      \Size_17to32.imm_Reg_reg[12]\ => \Size_17to32.imm_Reg_reg[12]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[12].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[13].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized31\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(13),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_16\,
      \Size_17to32.imm_Reg_reg[13]\ => \Size_17to32.imm_Reg_reg[13]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[13].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_11\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[14].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized29\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(14),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_15\,
      \Size_17to32.imm_Reg_reg[14]\ => \Size_17to32.imm_Reg_reg[14]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[14].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_9\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[15].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized27\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(15),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_14\,
      \Size_17to32.imm_Reg_reg[15]\ => \Size_17to32.imm_Reg_reg[15]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[15].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_7\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[16].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized25\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(16),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_13\,
      Sext => Sext,
      Sext16 => Sext16,
      Sext8 => Sext8,
      \Using_FPGA.Native\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_35\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_44\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_45\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_46\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_47\,
      \Using_FPGA.Native_14\ => \Using_FPGA.Native_48\,
      \Using_FPGA.Native_15\ => \Using_FPGA.Native_49\,
      \Using_FPGA.Native_16\ => \^using_b36_s18.the_brams[1].ramb36_i1_7\,
      \Using_FPGA.Native_17\ => \OpSelect_Bits[15].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_18\ => \OpSelect_Bits[12].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_19\ => \OpSelect_Bits[17].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_36\,
      \Using_FPGA.Native_20\ => \OpSelect_Bits[14].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_21\ => \OpSelect_Bits[13].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_37\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_38\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_39\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_40\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_41\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_42\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_43\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_14\,
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[17].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized23\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(17),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_12\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[17].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_3\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_13\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[18].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized21\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(18),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_11\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[18].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_12\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[19].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized19\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(19),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_10\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_17\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_18\,
      \Using_FPGA.Native\ => \OpSelect_Bits[19].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_59\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_11\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[1].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized55\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(1),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_28\,
      \Size_17to32.imm_Reg_reg[1]\ => \Size_17to32.imm_Reg_reg[1]_0\,
      \Using_FPGA.Native\ => \OpSelect_Bits[1].Operand_Select_Bit_I_n_1\,
      lmb_reg_write_reg => lmb_reg_write_reg,
      lmb_reg_write_reg_0 => lmb_reg_write_reg_0,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[20].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized17\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(20),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_9\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_15\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_16\,
      \Using_FPGA.Native\ => \OpSelect_Bits[20].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_58\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_10\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[21].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized15\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(21),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_8\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_13\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_14\,
      \Using_FPGA.Native\ => \OpSelect_Bits[21].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_57\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_9\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[22].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized13\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(22),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_7\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_11\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_12\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_56\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[21].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \OpSelect_Bits[18].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_2\ => \OpSelect_Bits[23].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_3\ => \OpSelect_Bits[20].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_4\ => \OpSelect_Bits[19].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_8\,
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[23].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized11\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      PC_OF => PC_OF,
      Reg1_Data(0) => Reg1_Data(23),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_6\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_9\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_10\,
      \Using_FPGA.Native\ => \OpSelect_Bits[23].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_7\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[24].Operand_Select_Bit_I\: entity work.microblaze_mcs_0_Operand_Select_Bit
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(24),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_5\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^using_b36_s18.the_brams[1].ramb36_i1_7\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_8\,
      \Using_FPGA.Native\ => \OpSelect_Bits[24].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_55\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_6\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[25].Operand_Select_Bit_I\: entity work.microblaze_mcs_0_Operand_Select_Bit_438
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(25),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_4\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_5\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_6\,
      \Using_FPGA.Native\ => \OpSelect_Bits[25].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_54\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_5\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[26].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized7\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(26),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_3\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_4\,
      \Using_FPGA.Native\ => \OpSelect_Bits[26].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_53\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_4\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[27].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized5\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(27),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_2\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\,
      \Using_FPGA.Native\ => \OpSelect_Bits[27].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_52\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_3\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[28].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized3\
     port map (
      Clk => Clk,
      I3_0 => I3_0,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(28),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_1\,
      Shifted => Shifted,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\,
      \Using_FPGA.Native\ => \OpSelect_Bits[27].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[24].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \OpSelect_Bits[29].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_2\ => \OpSelect_Bits[26].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_3\ => \OpSelect_Bits[25].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_2\,
      \Zero_Detecting[1].nibble_Zero_reg\ => \Zero_Detecting[1].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[29].Operand_Select_Bit_I\: entity work.microblaze_mcs_0_Operand_Select_Bit_439
     port map (
      Clk => Clk,
      I3 => I3,
      Op1_Shift => Op1_Shift,
      Op2 => Op2,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(29),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_0\,
      \Using_FPGA.Native\ => \OpSelect_Bits[29].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_1\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[2].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized53\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(2),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_27\,
      \Size_17to32.imm_Reg_reg[2]\ => \Size_17to32.imm_Reg_reg[2]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[2].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_33\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[30].Operand_Select_Bit_I\: entity work.microblaze_mcs_0_Operand_Select_Bit_440
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(30),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_51\,
      \Using_FPGA.Native_1\ => \OpSelect_Bits[31].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[31].Operand_Select_Bit_I\: entity work.microblaze_mcs_0_Operand_Select_Bit_441
     port map (
      ALU_Result => ALU_Result,
      Clk => Clk,
      EX_Op2 => EX_Op2,
      EX_Result => EX_Result,
      M_BE(0 to 3) => M_BE(0 to 3),
      Op1_Logic => Op1_Logic,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(31),
      Res_Forward1 => Res_Forward1,
      \Using_FPGA.Native\ => \OpSelect_Bits[31].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      WEB(0 to 3) => WEB(0 to 3),
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0),
      writing_reg => writing_reg
    );
\OpSelect_Bits[3].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized51\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(3),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_26\,
      \Size_17to32.imm_Reg_reg[3]\ => \Size_17to32.imm_Reg_reg[3]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[3].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_31\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[4].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized49\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(4),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_25\,
      \Size_17to32.imm_Reg_reg[4]\ => \Size_17to32.imm_Reg_reg[4]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_1\ => \OpSelect_Bits[3].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_2\ => \^using_fpga.native_34\,
      \Using_FPGA.Native_3\ => \OpSelect_Bits[5].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_4\ => \OpSelect_Bits[2].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_5\ => \OpSelect_Bits[1].Operand_Select_Bit_I_n_1\,
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[5].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized47\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(5),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_24\,
      \Size_17to32.imm_Reg_reg[5]\ => \Size_17to32.imm_Reg_reg[5]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[5].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_27\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[6].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized45\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(6),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_23\,
      \Size_17to32.imm_Reg_reg[6]\ => \Size_17to32.imm_Reg_reg[6]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[6].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_25\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[7].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized43\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(7),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_22\,
      \Size_17to32.imm_Reg_reg[7]\ => \Size_17to32.imm_Reg_reg[7]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[7].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_23\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[8].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized41\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(8),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_21\,
      \Size_17to32.imm_Reg_reg[8]\ => \Size_17to32.imm_Reg_reg[8]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[8].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_21\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\OpSelect_Bits[9].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized39\
     port map (
      Clk => Clk,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(9),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \Result_Sel_reg[1]_20\,
      \Size_17to32.imm_Reg_reg[9]\ => \Size_17to32.imm_Reg_reg[9]_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_0\ => \OpSelect_Bits[9].Operand_Select_Bit_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_19\,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
\Size_17to32.imm_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(0),
      Q => \Using_FPGA.Native_50\(15),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(10),
      Q => \Using_FPGA.Native_50\(5),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(11),
      Q => \Using_FPGA.Native_50\(4),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(12),
      Q => \Using_FPGA.Native_50\(3),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(13),
      Q => \Using_FPGA.Native_50\(2),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(14),
      Q => \Using_FPGA.Native_50\(1),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(15),
      Q => \Using_FPGA.Native_50\(0),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(1),
      Q => \Using_FPGA.Native_50\(14),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(2),
      Q => \Using_FPGA.Native_50\(13),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(3),
      Q => \Using_FPGA.Native_50\(12),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(4),
      Q => \Using_FPGA.Native_50\(11),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(5),
      Q => \Using_FPGA.Native_50\(10),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(6),
      Q => \Using_FPGA.Native_50\(9),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(7),
      Q => \Using_FPGA.Native_50\(8),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(8),
      Q => \Using_FPGA.Native_50\(7),
      R => \out\(0)
    );
\Size_17to32.imm_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(9),
      Q => \Using_FPGA.Native_50\(6),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_PC_Module is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 10 );
    PC_OF : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 10 );
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : in STD_LOGIC;
    DI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_PC_Module : entity is "PC_Module";
end microblaze_mcs_0_PC_Module;

architecture STRUCTURE of microblaze_mcs_0_PC_Module is
  signal Carry_In : STD_LOGIC;
  signal \Not_All_Bits.PC_GEN[20].PC_Bit_I_n_0\ : STD_LOGIC;
  signal \Not_All_Bits.PC_GEN[21].PC_Bit_I_n_0\ : STD_LOGIC;
  signal \Not_All_Bits.PC_GEN[22].PC_Bit_I_n_0\ : STD_LOGIC;
  signal \Not_All_Bits.PC_GEN[23].PC_Bit_I_n_0\ : STD_LOGIC;
  signal \Not_All_Bits.PC_GEN[24].PC_Bit_I_n_1\ : STD_LOGIC;
  signal \Not_All_Bits.PC_GEN[25].PC_Bit_I_n_1\ : STD_LOGIC;
  signal \Not_All_Bits.PC_GEN[26].PC_Bit_I_n_1\ : STD_LOGIC;
  signal \Not_All_Bits.PC_GEN[27].PC_Bit_I_n_1\ : STD_LOGIC;
  signal \Not_All_Bits.PC_GEN[28].PC_Bit_I_n_0\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
begin
\Not_All_Bits.PC_GEN[19].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRB(0) => ADDRB(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \Not_All_Bits.PC_GEN[20].PC_Bit_I_n_0\,
      Clk => Clk,
      Jump => Jump,
      PC_OF => PC_OF,
      PC_Write => PC_Write,
      lopt => lopt_36,
      lopt_1 => lopt_37,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[20].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_375
     port map (
      ADDRA(0) => ADDRA(1),
      ADDRB(0) => ADDRB(1),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \Not_All_Bits.PC_GEN[21].PC_Bit_I_n_0\,
      Clk => Clk,
      Jump => Jump,
      LO => \Not_All_Bits.PC_GEN[20].PC_Bit_I_n_0\,
      PC_Write => PC_Write,
      \Using_FPGA.Native\ => \Using_FPGA.Native_8\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_9,
      lopt_11 => lopt_10,
      lopt_12 => lopt_11,
      lopt_13 => lopt_12,
      lopt_14 => lopt_13,
      lopt_15 => lopt_14,
      lopt_16 => lopt_15,
      lopt_17 => lopt_16,
      lopt_18 => lopt_17,
      lopt_19 => lopt_18,
      lopt_2 => DI,
      lopt_20 => lopt_19,
      lopt_21 => lopt_20,
      lopt_22 => lopt_21,
      lopt_23 => lopt_22,
      lopt_24 => lopt_23,
      lopt_25 => lopt_24,
      lopt_26 => lopt_25,
      lopt_27 => lopt_26,
      lopt_28 => lopt_27,
      lopt_29 => lopt_28,
      lopt_3 => lopt_2,
      lopt_30 => lopt_29,
      lopt_31 => lopt_30,
      lopt_32 => lopt_31,
      lopt_33 => lopt_32,
      lopt_34 => lopt_33,
      lopt_35 => lopt_34,
      lopt_36 => lopt_35,
      lopt_37 => lopt_36,
      lopt_38 => lopt_37,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      lopt_9 => lopt_8,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[21].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_376
     port map (
      ADDRA(0) => ADDRA(2),
      ADDRB(0) => ADDRB(2),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \Not_All_Bits.PC_GEN[22].PC_Bit_I_n_0\,
      Clk => Clk,
      Jump => Jump,
      LO => \Not_All_Bits.PC_GEN[21].PC_Bit_I_n_0\,
      PC_Write => PC_Write,
      \Using_FPGA.Native\ => \Using_FPGA.Native_7\,
      lopt => lopt_32,
      lopt_1 => lopt_33,
      lopt_2 => lopt_34,
      lopt_3 => lopt_35,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[22].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_377
     port map (
      ADDRA(0) => ADDRA(3),
      ADDRB(0) => ADDRB(3),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \Not_All_Bits.PC_GEN[23].PC_Bit_I_n_0\,
      Clk => Clk,
      Jump => Jump,
      LO => \Not_All_Bits.PC_GEN[22].PC_Bit_I_n_0\,
      PC_Write => PC_Write,
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      lopt => lopt_25,
      lopt_1 => lopt_26,
      lopt_2 => lopt_27,
      lopt_3 => lopt_31,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[23].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_378
     port map (
      ADDRA(0) => ADDRA(4),
      ADDRB(0) => ADDRB(4),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \Not_All_Bits.PC_GEN[24].PC_Bit_I_n_1\,
      Clk => Clk,
      Jump => Jump,
      LO => \Not_All_Bits.PC_GEN[23].PC_Bit_I_n_0\,
      PC_Write => PC_Write,
      \Using_FPGA.Native\ => \Using_FPGA.Native_5\,
      lopt => lopt_22,
      lopt_1 => lopt_23,
      lopt_2 => lopt_24,
      lopt_3 => lopt_30,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[24].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_379
     port map (
      ADDRA(0) => ADDRA(5),
      ADDRB(0) => ADDRB(5),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \Not_All_Bits.PC_GEN[25].PC_Bit_I_n_1\,
      Clk => Clk,
      Jump => Jump,
      LO => \Not_All_Bits.PC_GEN[24].PC_Bit_I_n_1\,
      PC_Write => PC_Write,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      lopt => lopt_19,
      lopt_1 => lopt_20,
      lopt_2 => lopt_21,
      lopt_3 => lopt_29,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[25].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_380
     port map (
      ADDRA(0) => ADDRA(6),
      ADDRB(0) => ADDRB(6),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \Not_All_Bits.PC_GEN[26].PC_Bit_I_n_1\,
      Clk => Clk,
      Jump => Jump,
      LO => \Not_All_Bits.PC_GEN[25].PC_Bit_I_n_1\,
      PC_Write => PC_Write,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_18,
      lopt_3 => lopt_28,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[26].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_381
     port map (
      ADDRA(0) => ADDRA(7),
      ADDRB(0) => ADDRB(7),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \Not_All_Bits.PC_GEN[27].PC_Bit_I_n_1\,
      Clk => Clk,
      Jump => Jump,
      LO => \Not_All_Bits.PC_GEN[26].PC_Bit_I_n_1\,
      PC_Write => PC_Write,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      lopt => lopt_9,
      lopt_1 => lopt_10,
      lopt_2 => lopt_11,
      lopt_3 => lopt_15,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[27].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_382
     port map (
      ADDRA(0) => ADDRA(8),
      ADDRB(0) => ADDRB(8),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \Not_All_Bits.PC_GEN[28].PC_Bit_I_n_0\,
      Clk => Clk,
      Jump => Jump,
      LO => \Not_All_Bits.PC_GEN[27].PC_Bit_I_n_1\,
      PC_Write => PC_Write,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      lopt_3 => lopt_14,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[28].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_383
     port map (
      ADDRA(0) => ADDRA(9),
      ADDRB(0) => ADDRB(9),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_In,
      Clk => Clk,
      Jump => Jump,
      LO => \Not_All_Bits.PC_GEN[28].PC_Bit_I_n_0\,
      PC_Write => PC_Write,
      \Using_FPGA.Native\ => \Using_FPGA.Native_4\,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_13,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
\Not_All_Bits.PC_GEN[29].PC_Bit_I\: entity work.microblaze_mcs_0_PC_Bit_384
     port map (
      ADDRA(0) => ADDRA(10),
      ADDRB(0) => ADDRB(10),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      DI => DI,
      Jump => Jump,
      LO => Carry_In,
      PC_Write => PC_Write,
      \Using_FPGA.Native\ => \Using_FPGA.Native_3\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_12,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Register_File is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Register_File : entity is "Register_File";
end microblaze_mcs_0_Register_File;

architecture STRUCTURE of microblaze_mcs_0_Register_File is
begin
\Using_FPGA.Gen_RegFile[0].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[10].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_281
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(10),
      EX_Result(0) => EX_Result(10),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(10),
      Reg2_Data(0) => Reg2_Data(10),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[11].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_282
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(11),
      EX_Result(0) => EX_Result(11),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(11),
      Reg2_Data(0) => Reg2_Data(11),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[12].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_283
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(12),
      EX_Result(0) => EX_Result(12),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(12),
      Reg2_Data(0) => Reg2_Data(12),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[13].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_284
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(13),
      EX_Result(0) => EX_Result(13),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(13),
      Reg2_Data(0) => Reg2_Data(13),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[14].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_285
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(14),
      EX_Result(0) => EX_Result(14),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(14),
      Reg2_Data(0) => Reg2_Data(14),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[15].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_286
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(15),
      EX_Result(0) => EX_Result(15),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(15),
      Reg2_Data(0) => Reg2_Data(15),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[16].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_287
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(16),
      EX_Result(0) => EX_Result(16),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(16),
      Reg2_Data(0) => Reg2_Data(16),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[17].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_288
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(17),
      EX_Result(0) => EX_Result(17),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(17),
      Reg2_Data(0) => Reg2_Data(17),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[18].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_289
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(18),
      EX_Result(0) => EX_Result(18),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(18),
      Reg2_Data(0) => Reg2_Data(18),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[19].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_290
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(19),
      EX_Result(0) => EX_Result(19),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(19),
      Reg2_Data(0) => Reg2_Data(19),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[1].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_291
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(1),
      EX_Result(0) => EX_Result(1),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(1),
      Reg2_Data(0) => Reg2_Data(1),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[20].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_292
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(20),
      EX_Result(0) => EX_Result(20),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(20),
      Reg2_Data(0) => Reg2_Data(20),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[21].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_293
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(21),
      EX_Result(0) => EX_Result(21),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(21),
      Reg2_Data(0) => Reg2_Data(21),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[22].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_294
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(22),
      EX_Result(0) => EX_Result(22),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(22),
      Reg2_Data(0) => Reg2_Data(22),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[23].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_295
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(23),
      EX_Result(0) => EX_Result(23),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(23),
      Reg2_Data(0) => Reg2_Data(23),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[24].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_296
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(24),
      EX_Result(0) => EX_Result(24),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(24),
      Reg2_Data(0) => Reg2_Data(24),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[25].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_297
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(25),
      EX_Result(0) => EX_Result(25),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(25),
      Reg2_Data(0) => Reg2_Data(25),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[26].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_298
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(26),
      EX_Result(0) => EX_Result(26),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(26),
      Reg2_Data(0) => Reg2_Data(26),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[27].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_299
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(27),
      EX_Result(0) => EX_Result(27),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(27),
      Reg2_Data(0) => Reg2_Data(27),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[28].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_300
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(28),
      EX_Result(0) => EX_Result(28),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(28),
      Reg2_Data(0) => Reg2_Data(28),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[29].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_301
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(29),
      EX_Result(0) => EX_Result(29),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(29),
      Reg2_Data(0) => Reg2_Data(29),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[2].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_302
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(2),
      EX_Result(0) => EX_Result(2),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(2),
      Reg2_Data(0) => Reg2_Data(2),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[30].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_303
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(30),
      EX_Result(0) => EX_Result(30),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(30),
      Reg2_Data(0) => Reg2_Data(30),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[31].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_304
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(31),
      EX_Result(0) => EX_Result(31),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(31),
      Reg2_Data(0) => Reg2_Data(31),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[3].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_305
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(3),
      EX_Result(0) => EX_Result(3),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(3),
      Reg2_Data(0) => Reg2_Data(3),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[4].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_306
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(4),
      EX_Result(0) => EX_Result(4),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(4),
      Reg2_Data(0) => Reg2_Data(4),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[5].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_307
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(5),
      EX_Result(0) => EX_Result(5),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(5),
      Reg2_Data(0) => Reg2_Data(5),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[6].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_308
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(6),
      EX_Result(0) => EX_Result(6),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(6),
      Reg2_Data(0) => Reg2_Data(6),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[7].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_309
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(7),
      EX_Result(0) => EX_Result(7),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(7),
      Reg2_Data(0) => Reg2_Data(7),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[8].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_310
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(8),
      EX_Result(0) => EX_Result(8),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(8),
      Reg2_Data(0) => Reg2_Data(8),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[9].Register_File_Bit_I\: entity work.microblaze_mcs_0_Register_File_Bit_311
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(9),
      EX_Result(0) => EX_Result(9),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(9),
      Reg2_Data(0) => Reg2_Data(9),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Result_Mux is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ALU_Result : in STD_LOGIC;
    Shift_Logic_Res : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 10 );
    Select_Logic_reg_0 : in STD_LOGIC;
    Select_Logic_reg_1 : in STD_LOGIC;
    Select_Logic_reg_2 : in STD_LOGIC;
    Select_Logic_reg_3 : in STD_LOGIC;
    Select_Logic_reg_4 : in STD_LOGIC;
    Select_Logic_reg_5 : in STD_LOGIC;
    Select_Logic_reg_6 : in STD_LOGIC;
    data_Read_Mask : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Select_Logic_reg_7 : in STD_LOGIC;
    Select_Logic_reg_8 : in STD_LOGIC;
    Select_Logic_reg_9 : in STD_LOGIC;
    Select_Logic_reg_10 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Select_Logic_reg_11 : in STD_LOGIC;
    Select_Logic_reg_12 : in STD_LOGIC;
    Select_Logic_reg_13 : in STD_LOGIC;
    Select_Logic_reg_14 : in STD_LOGIC;
    Data_Read : in STD_LOGIC;
    Select_Logic_reg_15 : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg\ : in STD_LOGIC;
    Select_Logic_reg_16 : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_0\ : in STD_LOGIC;
    Select_Logic_reg_17 : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_1\ : in STD_LOGIC;
    Select_Logic_reg_18 : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_2\ : in STD_LOGIC;
    Select_Logic_reg_19 : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_3\ : in STD_LOGIC;
    Select_Logic_reg_20 : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_4\ : in STD_LOGIC;
    Select_Logic_reg_21 : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_5\ : in STD_LOGIC;
    Select_Logic_reg_22 : in STD_LOGIC;
    \cipr_rd_dff_all[24].fdr_i\ : in STD_LOGIC;
    Select_Logic_reg_23 : in STD_LOGIC;
    \cipr_rd_dff_all[25].fdr_i\ : in STD_LOGIC;
    Select_Logic_reg_24 : in STD_LOGIC;
    \cipr_rd_dff_all[26].fdr_i\ : in STD_LOGIC;
    Select_Logic_reg_25 : in STD_LOGIC;
    \cipr_rd_dff_all[27].fdr_i\ : in STD_LOGIC;
    Select_Logic_reg_26 : in STD_LOGIC;
    \cipr_rd_dff_all[28].fdr_i\ : in STD_LOGIC;
    Select_Logic_reg_27 : in STD_LOGIC;
    \cipr_rd_dff_all[29].fdr_i\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Select_Logic_reg_28 : in STD_LOGIC;
    \cipr_rd_dff_all[30].fdr_i\ : in STD_LOGIC;
    Select_Logic_reg_29 : in STD_LOGIC;
    \cipr_rd_dff_all[31].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Result_Mux : entity is "Result_Mux";
end microblaze_mcs_0_Result_Mux;

architecture STRUCTURE of microblaze_mcs_0_Result_Mux is
begin
\Result_Mux_Bits[0].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit
     port map (
      EX_Result(0) => EX_Result(0),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_29,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(1),
      \cipr_rd_dff_all[31].fdr_i\ => \cipr_rd_dff_all[31].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(23)
    );
\Result_Mux_Bits[10].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_188
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(8),
      EX_Result(0) => EX_Result(10),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg_3\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_19,
      data_Read_Mask(0) => data_Read_Mask(13)
    );
\Result_Mux_Bits[11].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_189
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(7),
      EX_Result(0) => EX_Result(11),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg_2\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_18,
      data_Read_Mask(0) => data_Read_Mask(12)
    );
\Result_Mux_Bits[12].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_190
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(6),
      EX_Result(0) => EX_Result(12),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg_1\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_17,
      data_Read_Mask(0) => data_Read_Mask(11)
    );
\Result_Mux_Bits[13].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_191
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(5),
      EX_Result(0) => EX_Result(13),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg_0\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_16,
      data_Read_Mask(0) => data_Read_Mask(10)
    );
\Result_Mux_Bits[14].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_192
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(4),
      EX_Result(0) => EX_Result(14),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_15,
      data_Read_Mask(0) => data_Read_Mask(9)
    );
\Result_Mux_Bits[15].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_193
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(3),
      Data_Read => Data_Read,
      EX_Result(0) => EX_Result(15),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_14,
      data_Read_Mask(0) => data_Read_Mask(8)
    );
\Result_Mux_Bits[16].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_194
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(2),
      EX_Result(0) => EX_Result(16),
      Extend_Data_Read(0) => Extend_Data_Read(15),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_13,
      data_Read_Mask(0) => data_Read_Mask(7)
    );
\Result_Mux_Bits[17].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_195
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(1),
      EX_Result(0) => EX_Result(17),
      Extend_Data_Read(0) => Extend_Data_Read(14),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_12,
      data_Read_Mask(0) => data_Read_Mask(6)
    );
\Result_Mux_Bits[18].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_196
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      EX_Result(0) => EX_Result(18),
      Extend_Data_Read(0) => Extend_Data_Read(13),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_11,
      data_Read_Mask(0) => data_Read_Mask(5)
    );
\Result_Mux_Bits[19].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_197
     port map (
      ADDRB(0) => ADDRB(0),
      EX_Result(0) => EX_Result(19),
      Extend_Data_Read(0) => Extend_Data_Read(12),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_10,
      data_Read_Mask(0) => data_Read_Mask(4)
    );
\Result_Mux_Bits[1].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_198
     port map (
      EX_Result(0) => EX_Result(1),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_28,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(0),
      \cipr_rd_dff_all[30].fdr_i\ => \cipr_rd_dff_all[30].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(22)
    );
\Result_Mux_Bits[20].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_199
     port map (
      ADDRB(0) => ADDRB(1),
      EX_Result(0) => EX_Result(20),
      Extend_Data_Read(0) => Extend_Data_Read(11),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_9,
      data_Read_Mask(0) => data_Read_Mask(3)
    );
\Result_Mux_Bits[21].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_200
     port map (
      ADDRB(0) => ADDRB(2),
      EX_Result(0) => EX_Result(21),
      Extend_Data_Read(0) => Extend_Data_Read(10),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_8,
      data_Read_Mask(0) => data_Read_Mask(2)
    );
\Result_Mux_Bits[22].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_201
     port map (
      ADDRB(0) => ADDRB(3),
      EX_Result(0) => EX_Result(22),
      Extend_Data_Read(0) => Extend_Data_Read(9),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_7,
      data_Read_Mask(0) => data_Read_Mask(1)
    );
\Result_Mux_Bits[23].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_202
     port map (
      ADDRB(0) => ADDRB(4),
      EX_Result(0) => EX_Result(23),
      Extend_Data_Read(0) => Extend_Data_Read(8),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_6,
      data_Read_Mask(0) => data_Read_Mask(0)
    );
\Result_Mux_Bits[24].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_203
     port map (
      ADDRB(0) => ADDRB(5),
      EX_Result(0) => EX_Result(24),
      Extend_Data_Read(0) => Extend_Data_Read(7),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_5
    );
\Result_Mux_Bits[25].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_204
     port map (
      ADDRB(0) => ADDRB(6),
      EX_Result(0) => EX_Result(25),
      Extend_Data_Read(0) => Extend_Data_Read(6),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_4
    );
\Result_Mux_Bits[26].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_205
     port map (
      ADDRB(0) => ADDRB(7),
      EX_Result(0) => EX_Result(26),
      Extend_Data_Read(0) => Extend_Data_Read(5),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_3
    );
\Result_Mux_Bits[27].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_206
     port map (
      ADDRB(0) => ADDRB(8),
      EX_Result(0) => EX_Result(27),
      Extend_Data_Read(0) => Extend_Data_Read(4),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_2
    );
\Result_Mux_Bits[28].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_207
     port map (
      ADDRB(0) => ADDRB(9),
      EX_Result(0) => EX_Result(28),
      Extend_Data_Read(0) => Extend_Data_Read(3),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_1
    );
\Result_Mux_Bits[29].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_208
     port map (
      ADDRB(0) => ADDRB(10),
      EX_Result(0) => EX_Result(29),
      Extend_Data_Read(0) => Extend_Data_Read(2),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_0
    );
\Result_Mux_Bits[2].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_209
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(16),
      EX_Result(0) => EX_Result(2),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_27,
      \cipr_rd_dff_all[29].fdr_i\ => \cipr_rd_dff_all[29].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(21)
    );
\Result_Mux_Bits[30].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_210
     port map (
      EX_Result(0) => EX_Result(30),
      Extend_Data_Read(0) => Extend_Data_Read(1),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native\ => \Using_FPGA.Native\
    );
\Result_Mux_Bits[31].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_211
     port map (
      ALU_Result => ALU_Result,
      EX_Result(0) => EX_Result(31),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Shift_Logic_Res => Shift_Logic_Res
    );
\Result_Mux_Bits[3].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_212
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(15),
      EX_Result(0) => EX_Result(3),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_26,
      \cipr_rd_dff_all[28].fdr_i\ => \cipr_rd_dff_all[28].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(20)
    );
\Result_Mux_Bits[4].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_213
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(14),
      EX_Result(0) => EX_Result(4),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_25,
      \cipr_rd_dff_all[27].fdr_i\ => \cipr_rd_dff_all[27].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(19)
    );
\Result_Mux_Bits[5].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_214
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(13),
      EX_Result(0) => EX_Result(5),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_24,
      \cipr_rd_dff_all[26].fdr_i\ => \cipr_rd_dff_all[26].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(18)
    );
\Result_Mux_Bits[6].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_215
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(12),
      EX_Result(0) => EX_Result(6),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_23,
      \cipr_rd_dff_all[25].fdr_i\ => \cipr_rd_dff_all[25].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(17)
    );
\Result_Mux_Bits[7].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_216
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(11),
      EX_Result(0) => EX_Result(7),
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_22,
      \cipr_rd_dff_all[24].fdr_i\ => \cipr_rd_dff_all[24].fdr_i\,
      data_Read_Mask(0) => data_Read_Mask(16)
    );
\Result_Mux_Bits[8].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_217
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(10),
      EX_Result(0) => EX_Result(8),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg_5\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_21,
      data_Read_Mask(0) => data_Read_Mask(15)
    );
\Result_Mux_Bits[9].Result_Mux_Bit_I\: entity work.microblaze_mcs_0_Result_Mux_Bit_218
     port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(9),
      EX_Result(0) => EX_Result(9),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg_4\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Select_Logic_reg_20,
      data_Read_Mask(0) => data_Read_Mask(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Shift_Logic_Module is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_4\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_5\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    \Using_FPGA.Native_21\ : out STD_LOGIC;
    \Using_FPGA.Native_22\ : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC;
    \Using_FPGA.Native_34\ : in STD_LOGIC;
    \Using_FPGA.Native_35\ : in STD_LOGIC;
    \Using_FPGA.Native_36\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    \Using_FPGA.Native_37\ : in STD_LOGIC;
    \Using_FPGA.Native_38\ : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    \Using_FPGA.Native_39\ : in STD_LOGIC;
    \Using_FPGA.Native_40\ : in STD_LOGIC;
    Sext8_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_41\ : in STD_LOGIC;
    \Using_FPGA.Native_42\ : in STD_LOGIC;
    Sext8_reg_1 : in STD_LOGIC;
    \Using_FPGA.Native_43\ : in STD_LOGIC;
    \Using_FPGA.Native_44\ : in STD_LOGIC;
    Sext8_reg_2 : in STD_LOGIC;
    \Using_FPGA.Native_45\ : in STD_LOGIC;
    \Using_FPGA.Native_46\ : in STD_LOGIC;
    Sext8_reg_3 : in STD_LOGIC;
    \Using_FPGA.Native_47\ : in STD_LOGIC;
    \Using_FPGA.Native_48\ : in STD_LOGIC;
    Sext8_reg_4 : in STD_LOGIC;
    \Using_FPGA.Native_49\ : in STD_LOGIC;
    \Using_FPGA.Native_50\ : in STD_LOGIC;
    Sext8_reg_5 : in STD_LOGIC;
    \Using_FPGA.Native_51\ : in STD_LOGIC;
    \Using_FPGA.Native_52\ : in STD_LOGIC;
    \Using_FPGA.Native_53\ : in STD_LOGIC;
    \Using_FPGA.Native_54\ : in STD_LOGIC;
    \Using_FPGA.Native_55\ : in STD_LOGIC;
    \Using_FPGA.Native_56\ : in STD_LOGIC;
    \Using_FPGA.Native_57\ : in STD_LOGIC;
    \Using_FPGA.Native_58\ : in STD_LOGIC;
    \Using_FPGA.Native_59\ : in STD_LOGIC;
    \Using_FPGA.Native_60\ : in STD_LOGIC;
    \Using_FPGA.Native_61\ : in STD_LOGIC;
    \Using_FPGA.Native_62\ : in STD_LOGIC;
    \Using_FPGA.Native_63\ : in STD_LOGIC;
    \Using_FPGA.Native_64\ : in STD_LOGIC;
    \Using_FPGA.Native_65\ : in STD_LOGIC;
    \Using_FPGA.Native_66\ : in STD_LOGIC;
    \Using_FPGA.Native_67\ : in STD_LOGIC;
    \Using_FPGA.Native_68\ : in STD_LOGIC;
    \Using_FPGA.Native_69\ : in STD_LOGIC;
    \Using_FPGA.Native_70\ : in STD_LOGIC;
    \Using_FPGA.Native_71\ : in STD_LOGIC;
    \Using_FPGA.Native_72\ : in STD_LOGIC;
    \Using_FPGA.Native_73\ : in STD_LOGIC;
    \Using_FPGA.Native_74\ : in STD_LOGIC;
    \Using_FPGA.Native_75\ : in STD_LOGIC;
    \Using_FPGA.Native_76\ : in STD_LOGIC;
    \Using_FPGA.Native_77\ : in STD_LOGIC;
    \Using_FPGA.Native_78\ : in STD_LOGIC;
    \Using_FPGA.Native_79\ : in STD_LOGIC;
    \Using_FPGA.Native_80\ : in STD_LOGIC;
    \Using_FPGA.Native_81\ : in STD_LOGIC;
    \Using_FPGA.Native_82\ : in STD_LOGIC;
    \Using_FPGA.Native_83\ : in STD_LOGIC;
    \Using_FPGA.Native_84\ : in STD_LOGIC;
    \Using_FPGA.Native_85\ : in STD_LOGIC;
    \Using_FPGA.Native_86\ : in STD_LOGIC;
    \Using_FPGA.Native_87\ : in STD_LOGIC;
    \Using_FPGA.Native_88\ : in STD_LOGIC;
    \Using_FPGA.Native_89\ : in STD_LOGIC;
    \Using_FPGA.Native_90\ : in STD_LOGIC;
    \Using_FPGA.Native_91\ : in STD_LOGIC;
    \Using_FPGA.Native_92\ : in STD_LOGIC;
    \Using_FPGA.Native_93\ : in STD_LOGIC;
    \Using_FPGA.Native_94\ : in STD_LOGIC;
    \Using_FPGA.Native_95\ : in STD_LOGIC;
    \Using_FPGA.Native_96\ : in STD_LOGIC;
    \Using_FPGA.Native_97\ : in STD_LOGIC;
    \Using_FPGA.Native_98\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Shift_Logic_Module : entity is "Shift_Logic_Module";
end microblaze_mcs_0_Shift_Logic_Module;

architecture STRUCTURE of microblaze_mcs_0_Shift_Logic_Module is
begin
\Shift_Logic_Bits[0].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_96\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_94\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_97\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_98\
    );
\Shift_Logic_Bits[10].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_64
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_66\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_64\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_67\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_68\
    );
\Shift_Logic_Bits[11].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_65
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_63\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_61\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_64\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_65\
    );
\Shift_Logic_Bits[12].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_66
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_60\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_58\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_61\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_62\
    );
\Shift_Logic_Bits[13].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_67
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_57\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_55\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_58\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_59\
    );
\Shift_Logic_Bits[14].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_68
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_54\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_52\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_55\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_56\
    );
\Shift_Logic_Bits[15].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_69
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_51\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_50\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_52\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_53\
    );
\Shift_Logic_Bits[16].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_70
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext8_reg => Sext8_reg_5,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_49\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_48\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_50\
    );
\Shift_Logic_Bits[17].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_71
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext8_reg => Sext8_reg_4,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_47\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_46\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_48\
    );
\Shift_Logic_Bits[18].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_72
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext8_reg => Sext8_reg_3,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_45\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_44\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_46\
    );
\Shift_Logic_Bits[19].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_73
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext8_reg => Sext8_reg_2,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_43\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_42\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_44\
    );
\Shift_Logic_Bits[1].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_74
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_93\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_91\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_94\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_95\
    );
\Shift_Logic_Bits[20].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_75
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext8_reg => Sext8_reg_1,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_41\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_40\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_42\
    );
\Shift_Logic_Bits[21].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_76
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext8_reg => Sext8_reg_0,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_39\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_38\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_40\
    );
\Shift_Logic_Bits[22].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_77
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext8_reg => Sext8_reg,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_37\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_36\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_38\
    );
\Shift_Logic_Bits[23].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_78
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_35\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_34\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_36\
    );
\Shift_Logic_Bits[24].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_79
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_5\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_33\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_34\
    );
\Shift_Logic_Bits[25].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_80
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_4\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_32\
    );
\Shift_Logic_Bits[26].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_81
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_30\
    );
\Shift_Logic_Bits[27].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_82
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_28\
    );
\Shift_Logic_Bits[28].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_83
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_26\
    );
\Shift_Logic_Bits[29].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_84
     port map (
      Op1_Shift => Op1_Shift,
      Op2 => Op2,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\
    );
\Shift_Logic_Bits[2].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_85
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_90\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_88\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_91\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_92\
    );
\Shift_Logic_Bits[30].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_86
     port map (
      Op1_Shift => Op1_Shift,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_23\
    );
\Shift_Logic_Bits[31].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_87
     port map (
      EX_Op2 => EX_Op2,
      Op1_Logic => Op1_Logic,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Logic_Res => Shift_Logic_Res,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_23\
    );
\Shift_Logic_Bits[3].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_88
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_87\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_85\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_88\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_89\
    );
\Shift_Logic_Bits[4].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_89
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_84\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_82\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_85\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_86\
    );
\Shift_Logic_Bits[5].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_90
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_81\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_79\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_82\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_83\
    );
\Shift_Logic_Bits[6].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_91
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_78\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_76\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_79\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_80\
    );
\Shift_Logic_Bits[7].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_92
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_75\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_73\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_76\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_77\
    );
\Shift_Logic_Bits[8].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_93
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_72\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_70\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_73\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_74\
    );
\Shift_Logic_Bits[9].Shift_Logic_Bit_I\: entity work.microblaze_mcs_0_Shift_Logic_Bit_94
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_69\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_67\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_70\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_71\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Data_Flow is
  port (
    Op1_Low : out STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Op2 : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    EX_Op1 : out STD_LOGIC;
    Op1_Shift : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    MSR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \No_ECC.Sl_Rdy_reg\ : out STD_LOGIC;
    LO : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 10 );
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 10 );
    \Using_FPGA.Native_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Reg_zero : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    normal_piperun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg\ : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_0\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_1\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_2\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_3\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_4\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_5\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_6\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_7\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_8\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_9\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_10\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_11\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_12\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_13\ : in STD_LOGIC;
    \Using_FPGA.take_Intr_2nd_Phase_reg_14\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[14]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[13]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[12]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[11]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[10]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[9]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[8]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[7]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[6]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[5]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[4]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[3]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[2]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[1]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[0]\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Carry_In : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    MSR_Rst : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC;
    \Using_FPGA.enable_Interrupts_I_reg\ : in STD_LOGIC;
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    Sext16 : in STD_LOGIC;
    Sext8 : in STD_LOGIC;
    writing_reg : in STD_LOGIC;
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    POR_FF_I : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Sext8_reg : in STD_LOGIC;
    Sext8_reg_0 : in STD_LOGIC;
    Sext8_reg_1 : in STD_LOGIC;
    Sext8_reg_2 : in STD_LOGIC;
    Sext8_reg_3 : in STD_LOGIC;
    Sext8_reg_4 : in STD_LOGIC;
    Sext8_reg_5 : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    \Result_Sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Data_Read : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_0\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_1\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_2\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_3\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_4\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_5\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_6\ : in STD_LOGIC;
    \cipr_rd_dff_all[24].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[25].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[26].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[27].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[28].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[29].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[30].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[31].fdr_i\ : in STD_LOGIC;
    Jump : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PC_Write : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Imm_Value : in STD_LOGIC_VECTOR ( 0 to 15 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    DI : in STD_LOGIC;
    Reg_Test_Equal : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Data_Flow : entity is "Data_Flow";
end microblaze_mcs_0_Data_Flow;

architecture STRUCTURE of microblaze_mcs_0_Data_Flow is
  signal \^addrb\ : STD_LOGIC_VECTOR ( 0 to 10 );
  signal ALU_I_n_2 : STD_LOGIC;
  signal ALU_I_n_3 : STD_LOGIC;
  signal BRAM_Addr_B : STD_LOGIC_VECTOR ( 2 to 18 );
  signal \^ex_op1\ : STD_LOGIC;
  signal \^ex_op2\ : STD_LOGIC;
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^op1_low\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^op1_shift\ : STD_LOGIC;
  signal \OpSelect_Bits[28].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[29].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal Operand_Select_I_n_10 : STD_LOGIC;
  signal Operand_Select_I_n_11 : STD_LOGIC;
  signal Operand_Select_I_n_12 : STD_LOGIC;
  signal Operand_Select_I_n_13 : STD_LOGIC;
  signal Operand_Select_I_n_15 : STD_LOGIC;
  signal Operand_Select_I_n_16 : STD_LOGIC;
  signal Operand_Select_I_n_17 : STD_LOGIC;
  signal Operand_Select_I_n_18 : STD_LOGIC;
  signal Operand_Select_I_n_19 : STD_LOGIC;
  signal Operand_Select_I_n_20 : STD_LOGIC;
  signal Operand_Select_I_n_21 : STD_LOGIC;
  signal Operand_Select_I_n_22 : STD_LOGIC;
  signal Operand_Select_I_n_23 : STD_LOGIC;
  signal Operand_Select_I_n_24 : STD_LOGIC;
  signal Operand_Select_I_n_25 : STD_LOGIC;
  signal Operand_Select_I_n_26 : STD_LOGIC;
  signal Operand_Select_I_n_27 : STD_LOGIC;
  signal Operand_Select_I_n_28 : STD_LOGIC;
  signal Operand_Select_I_n_29 : STD_LOGIC;
  signal Operand_Select_I_n_31 : STD_LOGIC;
  signal Operand_Select_I_n_32 : STD_LOGIC;
  signal Operand_Select_I_n_33 : STD_LOGIC;
  signal Operand_Select_I_n_34 : STD_LOGIC;
  signal Operand_Select_I_n_35 : STD_LOGIC;
  signal Operand_Select_I_n_36 : STD_LOGIC;
  signal Operand_Select_I_n_37 : STD_LOGIC;
  signal Operand_Select_I_n_38 : STD_LOGIC;
  signal Operand_Select_I_n_39 : STD_LOGIC;
  signal Operand_Select_I_n_40 : STD_LOGIC;
  signal Operand_Select_I_n_41 : STD_LOGIC;
  signal Operand_Select_I_n_42 : STD_LOGIC;
  signal Operand_Select_I_n_43 : STD_LOGIC;
  signal Operand_Select_I_n_44 : STD_LOGIC;
  signal Operand_Select_I_n_45 : STD_LOGIC;
  signal Operand_Select_I_n_46 : STD_LOGIC;
  signal Operand_Select_I_n_47 : STD_LOGIC;
  signal Operand_Select_I_n_48 : STD_LOGIC;
  signal Operand_Select_I_n_49 : STD_LOGIC;
  signal Operand_Select_I_n_5 : STD_LOGIC;
  signal Operand_Select_I_n_50 : STD_LOGIC;
  signal Operand_Select_I_n_51 : STD_LOGIC;
  signal Operand_Select_I_n_52 : STD_LOGIC;
  signal Operand_Select_I_n_53 : STD_LOGIC;
  signal Operand_Select_I_n_54 : STD_LOGIC;
  signal Operand_Select_I_n_55 : STD_LOGIC;
  signal Operand_Select_I_n_56 : STD_LOGIC;
  signal Operand_Select_I_n_57 : STD_LOGIC;
  signal Operand_Select_I_n_58 : STD_LOGIC;
  signal Operand_Select_I_n_59 : STD_LOGIC;
  signal Operand_Select_I_n_60 : STD_LOGIC;
  signal Operand_Select_I_n_61 : STD_LOGIC;
  signal Operand_Select_I_n_64 : STD_LOGIC;
  signal Operand_Select_I_n_65 : STD_LOGIC;
  signal Operand_Select_I_n_66 : STD_LOGIC;
  signal Operand_Select_I_n_67 : STD_LOGIC;
  signal Operand_Select_I_n_68 : STD_LOGIC;
  signal Operand_Select_I_n_69 : STD_LOGIC;
  signal Operand_Select_I_n_7 : STD_LOGIC;
  signal Operand_Select_I_n_70 : STD_LOGIC;
  signal Operand_Select_I_n_71 : STD_LOGIC;
  signal Operand_Select_I_n_72 : STD_LOGIC;
  signal Operand_Select_I_n_73 : STD_LOGIC;
  signal Operand_Select_I_n_74 : STD_LOGIC;
  signal Operand_Select_I_n_75 : STD_LOGIC;
  signal Operand_Select_I_n_76 : STD_LOGIC;
  signal Operand_Select_I_n_77 : STD_LOGIC;
  signal Operand_Select_I_n_78 : STD_LOGIC;
  signal Operand_Select_I_n_79 : STD_LOGIC;
  signal Operand_Select_I_n_8 : STD_LOGIC;
  signal Operand_Select_I_n_80 : STD_LOGIC;
  signal Operand_Select_I_n_81 : STD_LOGIC;
  signal Operand_Select_I_n_82 : STD_LOGIC;
  signal Operand_Select_I_n_9 : STD_LOGIC;
  signal PC_Module_I_n_0 : STD_LOGIC;
  signal PC_Module_I_n_1 : STD_LOGIC;
  signal PC_Module_I_n_15 : STD_LOGIC;
  signal PC_Module_I_n_16 : STD_LOGIC;
  signal PC_Module_I_n_17 : STD_LOGIC;
  signal PC_Module_I_n_18 : STD_LOGIC;
  signal PC_Module_I_n_19 : STD_LOGIC;
  signal PC_Module_I_n_2 : STD_LOGIC;
  signal PC_Module_I_n_20 : STD_LOGIC;
  signal PC_Module_I_n_21 : STD_LOGIC;
  signal PC_Module_I_n_3 : STD_LOGIC;
  signal Reg1_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Shift_Logic_Res : STD_LOGIC;
  signal Shift_Logic_Res0_out : STD_LOGIC;
  signal Shift_Logic_Res10_out : STD_LOGIC;
  signal Shift_Logic_Res11_out : STD_LOGIC;
  signal Shift_Logic_Res12_out : STD_LOGIC;
  signal Shift_Logic_Res13_out : STD_LOGIC;
  signal Shift_Logic_Res14_out : STD_LOGIC;
  signal Shift_Logic_Res15_out : STD_LOGIC;
  signal Shift_Logic_Res17_out : STD_LOGIC;
  signal Shift_Logic_Res18_out : STD_LOGIC;
  signal Shift_Logic_Res19_out : STD_LOGIC;
  signal Shift_Logic_Res1_out : STD_LOGIC;
  signal Shift_Logic_Res20_out : STD_LOGIC;
  signal Shift_Logic_Res21_out : STD_LOGIC;
  signal Shift_Logic_Res22_out : STD_LOGIC;
  signal Shift_Logic_Res23_out : STD_LOGIC;
  signal Shift_Logic_Res24_out : STD_LOGIC;
  signal Shift_Logic_Res26_out : STD_LOGIC;
  signal Shift_Logic_Res27_out : STD_LOGIC;
  signal Shift_Logic_Res28_out : STD_LOGIC;
  signal Shift_Logic_Res29_out : STD_LOGIC;
  signal Shift_Logic_Res2_out : STD_LOGIC;
  signal Shift_Logic_Res30_out : STD_LOGIC;
  signal Shift_Logic_Res31_out : STD_LOGIC;
  signal Shift_Logic_Res32_out : STD_LOGIC;
  signal Shift_Logic_Res3_out : STD_LOGIC;
  signal Shift_Logic_Res4_out : STD_LOGIC;
  signal Shift_Logic_Res5_out : STD_LOGIC;
  signal Shift_Logic_Res6_out : STD_LOGIC;
  signal Shift_Logic_Res7_out : STD_LOGIC;
  signal Shift_Logic_Res8_out : STD_LOGIC;
  signal Shift_Logic_Res9_out : STD_LOGIC;
  signal \^using_b36_s18.the_brams[0].ramb36_i1\ : STD_LOGIC;
  signal \^using_b36_s18.the_brams[0].ramb36_i1_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^using_b36_s18.the_brams[1].ramb36_i1\ : STD_LOGIC;
  signal \^using_b36_s18.the_brams[1].ramb36_i1_0\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \Zero_Detecting[0].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[1].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[2].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[3].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[4].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[5].nibble_Zero_reg\ : STD_LOGIC;
begin
  ADDRB(0 to 10) <= \^addrb\(0 to 10);
  EX_Op1 <= \^ex_op1\;
  EX_Op2 <= \^ex_op2\;
  EX_Result(0 to 31) <= \^ex_result\(0 to 31);
  Op1_Low(0 to 1) <= \^op1_low\(0 to 1);
  Op1_Shift <= \^op1_shift\;
  \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ <= \^using_b36_s18.the_brams[0].ramb36_i1\;
  \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\(1 downto 0) <= \^using_b36_s18.the_brams[0].ramb36_i1_0\(1 downto 0);
  \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ <= \^using_b36_s18.the_brams[1].ramb36_i1\;
  \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ <= \^using_b36_s18.the_brams[1].ramb36_i1_0\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
ALU_I: entity work.microblaze_mcs_0_ALU
     port map (
      ADDRB(0 to 10) => \^addrb\(0 to 10),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(16) => BRAM_Addr_B(2),
      BRAM_Addr_B(15) => BRAM_Addr_B(3),
      BRAM_Addr_B(14) => BRAM_Addr_B(4),
      BRAM_Addr_B(13) => BRAM_Addr_B(5),
      BRAM_Addr_B(12) => BRAM_Addr_B(6),
      BRAM_Addr_B(11) => BRAM_Addr_B(7),
      BRAM_Addr_B(10) => BRAM_Addr_B(8),
      BRAM_Addr_B(9) => BRAM_Addr_B(9),
      BRAM_Addr_B(8) => BRAM_Addr_B(10),
      BRAM_Addr_B(7) => BRAM_Addr_B(11),
      BRAM_Addr_B(6) => BRAM_Addr_B(12),
      BRAM_Addr_B(5) => BRAM_Addr_B(13),
      BRAM_Addr_B(4) => BRAM_Addr_B(14),
      BRAM_Addr_B(3) => BRAM_Addr_B(15),
      BRAM_Addr_B(2) => BRAM_Addr_B(16),
      BRAM_Addr_B(1) => BRAM_Addr_B(17),
      BRAM_Addr_B(0) => BRAM_Addr_B(18),
      Carry_In => Carry_In,
      Compare_Instr_reg => Operand_Select_I_n_82,
      Compare_Instr_reg_0 => Operand_Select_I_n_65,
      EX_Op1 => \^op1_low\(1),
      EX_Op2 => \^ex_op2\,
      EX_Result => ALU_I_n_2,
      LO => LO,
      O => \^using_b36_s18.the_brams[0].ramb36_i1_0\(1),
      Op1_Logic => \^using_b36_s18.the_brams[0].ramb36_i1\,
      Op1_Shift => \^ex_op1\,
      Op2 => Operand_Select_I_n_64,
      Unsigned_Op => Unsigned_Op,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => ALU_I_n_3,
      \Using_FPGA.Native\ => \^using_b36_s18.the_brams[1].ramb36_i1\,
      \Using_FPGA.Native_0\ => \^op1_low\(0),
      \Using_FPGA.Native_1\ => Operand_Select_I_n_5,
      \Using_FPGA.Native_10\ => Operand_Select_I_n_15,
      \Using_FPGA.Native_11\ => \^using_b36_s18.the_brams[1].ramb36_i1_0\,
      \Using_FPGA.Native_12\ => Operand_Select_I_n_17,
      \Using_FPGA.Native_13\ => Operand_Select_I_n_16,
      \Using_FPGA.Native_14\ => Operand_Select_I_n_19,
      \Using_FPGA.Native_15\ => Operand_Select_I_n_18,
      \Using_FPGA.Native_16\ => Operand_Select_I_n_21,
      \Using_FPGA.Native_17\ => Operand_Select_I_n_20,
      \Using_FPGA.Native_18\ => Operand_Select_I_n_23,
      \Using_FPGA.Native_19\ => Operand_Select_I_n_22,
      \Using_FPGA.Native_2\ => Operand_Select_I_n_7,
      \Using_FPGA.Native_20\ => Operand_Select_I_n_25,
      \Using_FPGA.Native_21\ => Operand_Select_I_n_24,
      \Using_FPGA.Native_22\ => Operand_Select_I_n_27,
      \Using_FPGA.Native_23\ => Operand_Select_I_n_26,
      \Using_FPGA.Native_24\ => Operand_Select_I_n_29,
      \Using_FPGA.Native_25\ => Operand_Select_I_n_28,
      \Using_FPGA.Native_26\ => Operand_Select_I_n_31,
      \Using_FPGA.Native_27\ => \^using_fpga.native\,
      \Using_FPGA.Native_28\ => Operand_Select_I_n_33,
      \Using_FPGA.Native_29\ => Operand_Select_I_n_32,
      \Using_FPGA.Native_3\ => \^op1_shift\,
      \Using_FPGA.Native_30\ => Operand_Select_I_n_35,
      \Using_FPGA.Native_31\ => Operand_Select_I_n_34,
      \Using_FPGA.Native_32\ => Operand_Select_I_n_37,
      \Using_FPGA.Native_33\ => Operand_Select_I_n_36,
      \Using_FPGA.Native_34\ => Operand_Select_I_n_39,
      \Using_FPGA.Native_35\ => Operand_Select_I_n_38,
      \Using_FPGA.Native_36\ => Operand_Select_I_n_41,
      \Using_FPGA.Native_37\ => Operand_Select_I_n_40,
      \Using_FPGA.Native_38\ => Operand_Select_I_n_43,
      \Using_FPGA.Native_39\ => Operand_Select_I_n_42,
      \Using_FPGA.Native_4\ => Operand_Select_I_n_9,
      \Using_FPGA.Native_40\ => Operand_Select_I_n_45,
      \Using_FPGA.Native_41\ => Operand_Select_I_n_44,
      \Using_FPGA.Native_42\ => Operand_Select_I_n_47,
      \Using_FPGA.Native_43\ => Operand_Select_I_n_46,
      \Using_FPGA.Native_44\ => Operand_Select_I_n_49,
      \Using_FPGA.Native_45\ => Operand_Select_I_n_48,
      \Using_FPGA.Native_46\ => Operand_Select_I_n_51,
      \Using_FPGA.Native_47\ => Operand_Select_I_n_50,
      \Using_FPGA.Native_48\ => Operand_Select_I_n_53,
      \Using_FPGA.Native_49\ => Operand_Select_I_n_52,
      \Using_FPGA.Native_5\ => Operand_Select_I_n_8,
      \Using_FPGA.Native_50\ => Operand_Select_I_n_55,
      \Using_FPGA.Native_51\ => Operand_Select_I_n_54,
      \Using_FPGA.Native_52\ => Operand_Select_I_n_57,
      \Using_FPGA.Native_53\ => Operand_Select_I_n_56,
      \Using_FPGA.Native_54\ => Operand_Select_I_n_59,
      \Using_FPGA.Native_55\ => Operand_Select_I_n_58,
      \Using_FPGA.Native_56\ => Operand_Select_I_n_61,
      \Using_FPGA.Native_57\ => Operand_Select_I_n_60,
      \Using_FPGA.Native_6\ => Operand_Select_I_n_11,
      \Using_FPGA.Native_7\ => Operand_Select_I_n_10,
      \Using_FPGA.Native_8\ => Operand_Select_I_n_13,
      \Using_FPGA.Native_9\ => Operand_Select_I_n_12,
      lmb_reg_write_reg(0) => \^using_b36_s18.the_brams[0].ramb36_i1_0\(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4
    );
MSR_Reg_I: entity work.microblaze_mcs_0_MSR_Reg
     port map (
      Clk => Clk,
      I3 => \OpSelect_Bits[28].Operand_Select_Bit_I/I3\,
      I3_0 => \OpSelect_Bits[29].Operand_Select_Bit_I/I3\,
      MSR(2 downto 0) => MSR(2 downto 0),
      MSR_Rst => MSR_Rst,
      PC_OF => PC_Module_I_n_17,
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Synchronize.use_sync_reset.sync_reg[2]\,
      \Synchronize.use_sync_reset.sync_reg[2]_0\ => \Synchronize.use_sync_reset.sync_reg[2]_0\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_0\ => PC_Module_I_n_16,
      \Using_FPGA.enable_Interrupts_I_reg\ => \Using_FPGA.enable_Interrupts_I_reg\,
      \Using_FPGA.set_BIP_I_reg\ => \Using_FPGA.set_BIP_I_reg\
    );
Operand_Select_I: entity work.microblaze_mcs_0_Operand_Select
     port map (
      ALU_Result => \^using_b36_s18.the_brams[0].ramb36_i1_0\(1),
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      E(0) => E(0),
      EX_Op2 => \^ex_op2\,
      EX_Result => \^ex_result\(31),
      I3 => \OpSelect_Bits[29].Operand_Select_Bit_I/I3\,
      I3_0 => \OpSelect_Bits[28].Operand_Select_Bit_I/I3\,
      Imm_Value(0 to 15) => Imm_Value(0 to 15),
      M_BE(0 to 3) => M_BE(0 to 3),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      Op1_Logic => \^op1_low\(1),
      Op1_Shift => \^ex_op1\,
      Op2 => Operand_Select_I_n_5,
      OpSel1_SPR => OpSel1_SPR,
      PC_OF => PC_Module_I_n_18,
      POR_FF_I => POR_FF_I,
      Reg1_Data(0 to 31) => Reg1_Data(0 to 31),
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[1]\ => \^ex_result\(30),
      \Result_Sel_reg[1]_0\ => \^ex_result\(29),
      \Result_Sel_reg[1]_1\ => \^ex_result\(28),
      \Result_Sel_reg[1]_10\ => \^ex_result\(19),
      \Result_Sel_reg[1]_11\ => \^ex_result\(18),
      \Result_Sel_reg[1]_12\ => \^ex_result\(17),
      \Result_Sel_reg[1]_13\ => \^ex_result\(16),
      \Result_Sel_reg[1]_14\ => \^ex_result\(15),
      \Result_Sel_reg[1]_15\ => \^ex_result\(14),
      \Result_Sel_reg[1]_16\ => \^ex_result\(13),
      \Result_Sel_reg[1]_17\ => \^ex_result\(12),
      \Result_Sel_reg[1]_18\ => \^ex_result\(11),
      \Result_Sel_reg[1]_19\ => \^ex_result\(10),
      \Result_Sel_reg[1]_2\ => \^ex_result\(27),
      \Result_Sel_reg[1]_20\ => \^ex_result\(9),
      \Result_Sel_reg[1]_21\ => \^ex_result\(8),
      \Result_Sel_reg[1]_22\ => \^ex_result\(7),
      \Result_Sel_reg[1]_23\ => \^ex_result\(6),
      \Result_Sel_reg[1]_24\ => \^ex_result\(5),
      \Result_Sel_reg[1]_25\ => \^ex_result\(4),
      \Result_Sel_reg[1]_26\ => \^ex_result\(3),
      \Result_Sel_reg[1]_27\ => \^ex_result\(2),
      \Result_Sel_reg[1]_28\ => \^ex_result\(1),
      \Result_Sel_reg[1]_29\ => \^ex_result\(0),
      \Result_Sel_reg[1]_3\ => \^ex_result\(26),
      \Result_Sel_reg[1]_4\ => \^ex_result\(25),
      \Result_Sel_reg[1]_5\ => \^ex_result\(24),
      \Result_Sel_reg[1]_6\ => \^ex_result\(23),
      \Result_Sel_reg[1]_7\ => \^ex_result\(22),
      \Result_Sel_reg[1]_8\ => \^ex_result\(21),
      \Result_Sel_reg[1]_9\ => \^ex_result\(20),
      Sext => Operand_Select_I_n_66,
      Sext16 => Sext16,
      Sext8 => Sext8,
      Shifted => \^op1_shift\,
      \Size_17to32.imm_Reg_reg[0]_0\ => \Size_17to32.imm_Reg_reg[0]\,
      \Size_17to32.imm_Reg_reg[10]_0\ => \Size_17to32.imm_Reg_reg[10]\,
      \Size_17to32.imm_Reg_reg[11]_0\ => \Size_17to32.imm_Reg_reg[11]\,
      \Size_17to32.imm_Reg_reg[12]_0\ => \Size_17to32.imm_Reg_reg[12]\,
      \Size_17to32.imm_Reg_reg[13]_0\ => \Size_17to32.imm_Reg_reg[13]\,
      \Size_17to32.imm_Reg_reg[14]_0\ => \Size_17to32.imm_Reg_reg[14]\,
      \Size_17to32.imm_Reg_reg[15]_0\ => \Size_17to32.imm_Reg_reg[15]\,
      \Size_17to32.imm_Reg_reg[1]_0\ => \Size_17to32.imm_Reg_reg[1]\,
      \Size_17to32.imm_Reg_reg[2]_0\ => \Size_17to32.imm_Reg_reg[2]\,
      \Size_17to32.imm_Reg_reg[3]_0\ => \Size_17to32.imm_Reg_reg[3]\,
      \Size_17to32.imm_Reg_reg[4]_0\ => \Size_17to32.imm_Reg_reg[4]\,
      \Size_17to32.imm_Reg_reg[5]_0\ => \Size_17to32.imm_Reg_reg[5]\,
      \Size_17to32.imm_Reg_reg[6]_0\ => \Size_17to32.imm_Reg_reg[6]\,
      \Size_17to32.imm_Reg_reg[7]_0\ => \Size_17to32.imm_Reg_reg[7]\,
      \Size_17to32.imm_Reg_reg[8]_0\ => \Size_17to32.imm_Reg_reg[8]\,
      \Size_17to32.imm_Reg_reg[9]_0\ => \Size_17to32.imm_Reg_reg[9]\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \^using_b36_s18.the_brams[0].ramb36_i1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => Operand_Select_I_n_64,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_1\ => Operand_Select_I_n_65,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_2\ => Operand_Select_I_n_82,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \^using_b36_s18.the_brams[1].ramb36_i1\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => Operand_Select_I_n_7,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ => Operand_Select_I_n_8,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_10\ => Operand_Select_I_n_17,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_11\ => Operand_Select_I_n_18,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_12\ => Operand_Select_I_n_19,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_13\ => Operand_Select_I_n_20,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_14\ => Operand_Select_I_n_21,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_15\ => Operand_Select_I_n_22,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_16\ => Operand_Select_I_n_23,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_17\ => Operand_Select_I_n_24,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_18\ => Operand_Select_I_n_25,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\ => Operand_Select_I_n_9,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\ => Operand_Select_I_n_10,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_4\ => Operand_Select_I_n_11,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_5\ => Operand_Select_I_n_12,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_6\ => Operand_Select_I_n_13,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_7\ => \^using_b36_s18.the_brams[1].ramb36_i1_0\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_8\ => Operand_Select_I_n_15,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_9\ => Operand_Select_I_n_16,
      \Using_FPGA.Native\ => \^op1_low\(0),
      \Using_FPGA.Native_0\ => Operand_Select_I_n_26,
      \Using_FPGA.Native_1\ => Operand_Select_I_n_27,
      \Using_FPGA.Native_10\ => Operand_Select_I_n_36,
      \Using_FPGA.Native_11\ => Operand_Select_I_n_37,
      \Using_FPGA.Native_12\ => Operand_Select_I_n_38,
      \Using_FPGA.Native_13\ => Operand_Select_I_n_39,
      \Using_FPGA.Native_14\ => Operand_Select_I_n_40,
      \Using_FPGA.Native_15\ => Operand_Select_I_n_41,
      \Using_FPGA.Native_16\ => Operand_Select_I_n_42,
      \Using_FPGA.Native_17\ => Operand_Select_I_n_43,
      \Using_FPGA.Native_18\ => Operand_Select_I_n_44,
      \Using_FPGA.Native_19\ => Operand_Select_I_n_45,
      \Using_FPGA.Native_2\ => Operand_Select_I_n_28,
      \Using_FPGA.Native_20\ => Operand_Select_I_n_46,
      \Using_FPGA.Native_21\ => Operand_Select_I_n_47,
      \Using_FPGA.Native_22\ => Operand_Select_I_n_48,
      \Using_FPGA.Native_23\ => Operand_Select_I_n_49,
      \Using_FPGA.Native_24\ => Operand_Select_I_n_50,
      \Using_FPGA.Native_25\ => Operand_Select_I_n_51,
      \Using_FPGA.Native_26\ => Operand_Select_I_n_52,
      \Using_FPGA.Native_27\ => Operand_Select_I_n_53,
      \Using_FPGA.Native_28\ => Operand_Select_I_n_54,
      \Using_FPGA.Native_29\ => Operand_Select_I_n_55,
      \Using_FPGA.Native_3\ => Operand_Select_I_n_29,
      \Using_FPGA.Native_30\ => Operand_Select_I_n_56,
      \Using_FPGA.Native_31\ => Operand_Select_I_n_57,
      \Using_FPGA.Native_32\ => Operand_Select_I_n_58,
      \Using_FPGA.Native_33\ => Operand_Select_I_n_59,
      \Using_FPGA.Native_34\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_35\ => Operand_Select_I_n_67,
      \Using_FPGA.Native_36\ => Operand_Select_I_n_68,
      \Using_FPGA.Native_37\ => Operand_Select_I_n_69,
      \Using_FPGA.Native_38\ => Operand_Select_I_n_70,
      \Using_FPGA.Native_39\ => Operand_Select_I_n_71,
      \Using_FPGA.Native_4\ => \^using_fpga.native\,
      \Using_FPGA.Native_40\ => Operand_Select_I_n_72,
      \Using_FPGA.Native_41\ => Operand_Select_I_n_73,
      \Using_FPGA.Native_42\ => Operand_Select_I_n_74,
      \Using_FPGA.Native_43\ => Operand_Select_I_n_75,
      \Using_FPGA.Native_44\ => Operand_Select_I_n_76,
      \Using_FPGA.Native_45\ => Operand_Select_I_n_77,
      \Using_FPGA.Native_46\ => Operand_Select_I_n_78,
      \Using_FPGA.Native_47\ => Operand_Select_I_n_79,
      \Using_FPGA.Native_48\ => Operand_Select_I_n_80,
      \Using_FPGA.Native_49\ => Operand_Select_I_n_81,
      \Using_FPGA.Native_5\ => Operand_Select_I_n_31,
      \Using_FPGA.Native_50\(15 downto 0) => \Using_FPGA.Native_1\(15 downto 0),
      \Using_FPGA.Native_51\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_52\ => PC_Module_I_n_0,
      \Using_FPGA.Native_53\ => PC_Module_I_n_1,
      \Using_FPGA.Native_54\ => PC_Module_I_n_2,
      \Using_FPGA.Native_55\ => PC_Module_I_n_3,
      \Using_FPGA.Native_56\ => PC_Module_I_n_19,
      \Using_FPGA.Native_57\ => PC_Module_I_n_20,
      \Using_FPGA.Native_58\ => PC_Module_I_n_21,
      \Using_FPGA.Native_59\ => PC_Module_I_n_15,
      \Using_FPGA.Native_6\ => Operand_Select_I_n_32,
      \Using_FPGA.Native_60\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_7\ => Operand_Select_I_n_33,
      \Using_FPGA.Native_8\ => Operand_Select_I_n_34,
      \Using_FPGA.Native_9\ => Operand_Select_I_n_35,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Using_FPGA.take_Intr_2nd_Phase_reg\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_0\ => \Using_FPGA.take_Intr_2nd_Phase_reg_0\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_1\ => \Using_FPGA.take_Intr_2nd_Phase_reg_1\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_10\ => \Using_FPGA.take_Intr_2nd_Phase_reg_10\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_11\ => \Using_FPGA.take_Intr_2nd_Phase_reg_11\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_12\ => \Using_FPGA.take_Intr_2nd_Phase_reg_12\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_13\ => \Using_FPGA.take_Intr_2nd_Phase_reg_13\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_14\ => \Using_FPGA.take_Intr_2nd_Phase_reg_14\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_2\ => \Using_FPGA.take_Intr_2nd_Phase_reg_2\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_3\ => \Using_FPGA.take_Intr_2nd_Phase_reg_3\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_4\ => \Using_FPGA.take_Intr_2nd_Phase_reg_4\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_5\ => \Using_FPGA.take_Intr_2nd_Phase_reg_5\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_6\ => \Using_FPGA.take_Intr_2nd_Phase_reg_6\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_7\ => \Using_FPGA.take_Intr_2nd_Phase_reg_7\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_8\ => \Using_FPGA.take_Intr_2nd_Phase_reg_8\,
      \Using_FPGA.take_Intr_2nd_Phase_reg_9\ => \Using_FPGA.take_Intr_2nd_Phase_reg_9\,
      WEB(0 to 3) => WEB(0 to 3),
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      \Zero_Detecting[1].nibble_Zero_reg\ => \Zero_Detecting[1].nibble_Zero_reg\,
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      lmb_reg_write_reg => Operand_Select_I_n_60,
      lmb_reg_write_reg_0 => Operand_Select_I_n_61,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0),
      writing_reg => writing_reg
    );
PC_Module_I: entity work.microblaze_mcs_0_PC_Module
     port map (
      ADDRA(0 to 10) => ADDRA(0 to 10),
      ADDRB(0 to 10) => \^addrb\(0 to 10),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      DI => DI,
      Jump => Jump,
      PC_OF => PC_Module_I_n_15,
      PC_Write => PC_Write,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\,
      \Using_FPGA.Native\ => PC_Module_I_n_0,
      \Using_FPGA.Native_0\ => PC_Module_I_n_1,
      \Using_FPGA.Native_1\ => PC_Module_I_n_2,
      \Using_FPGA.Native_2\ => PC_Module_I_n_3,
      \Using_FPGA.Native_3\ => PC_Module_I_n_16,
      \Using_FPGA.Native_4\ => PC_Module_I_n_17,
      \Using_FPGA.Native_5\ => PC_Module_I_n_18,
      \Using_FPGA.Native_6\ => PC_Module_I_n_19,
      \Using_FPGA.Native_7\ => PC_Module_I_n_20,
      \Using_FPGA.Native_8\ => PC_Module_I_n_21,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      normal_piperun => normal_piperun,
      \out\(0) => \out\(0)
    );
Register_File_I: entity work.microblaze_mcs_0_Register_File
     port map (
      Clk => Clk,
      Data_Write(0 to 31) => Data_Write(0 to 31),
      EX_Result(0 to 31) => \^ex_result\(0 to 31),
      Imm_Value(4) => Imm_Value(0),
      Imm_Value(3) => Imm_Value(1),
      Imm_Value(2) => Imm_Value(2),
      Imm_Value(1) => Imm_Value(3),
      Imm_Value(0) => Imm_Value(4),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0 to 31) => Reg1_Data(0 to 31),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
Result_Mux_I: entity work.microblaze_mcs_0_Result_Mux
     port map (
      ADDRB(0 to 10) => \^addrb\(0 to 10),
      ALU_Result => ALU_I_n_2,
      BRAM_Addr_B(16) => BRAM_Addr_B(2),
      BRAM_Addr_B(15) => BRAM_Addr_B(3),
      BRAM_Addr_B(14) => BRAM_Addr_B(4),
      BRAM_Addr_B(13) => BRAM_Addr_B(5),
      BRAM_Addr_B(12) => BRAM_Addr_B(6),
      BRAM_Addr_B(11) => BRAM_Addr_B(7),
      BRAM_Addr_B(10) => BRAM_Addr_B(8),
      BRAM_Addr_B(9) => BRAM_Addr_B(9),
      BRAM_Addr_B(8) => BRAM_Addr_B(10),
      BRAM_Addr_B(7) => BRAM_Addr_B(11),
      BRAM_Addr_B(6) => BRAM_Addr_B(12),
      BRAM_Addr_B(5) => BRAM_Addr_B(13),
      BRAM_Addr_B(4) => BRAM_Addr_B(14),
      BRAM_Addr_B(3) => BRAM_Addr_B(15),
      BRAM_Addr_B(2) => BRAM_Addr_B(16),
      BRAM_Addr_B(1) => BRAM_Addr_B(17),
      BRAM_Addr_B(0) => BRAM_Addr_B(18),
      Data_Read => Data_Read,
      EX_Result(0 to 31) => \^ex_result\(0 to 31),
      Extend_Data_Read(15 downto 0) => Extend_Data_Read(15 downto 0),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg_0\,
      \No_ECC.Sl_Rdy_reg_0\ => \No_ECC.Sl_Rdy_reg_1\,
      \No_ECC.Sl_Rdy_reg_1\ => \No_ECC.Sl_Rdy_reg_2\,
      \No_ECC.Sl_Rdy_reg_2\ => \No_ECC.Sl_Rdy_reg_3\,
      \No_ECC.Sl_Rdy_reg_3\ => \No_ECC.Sl_Rdy_reg_4\,
      \No_ECC.Sl_Rdy_reg_4\ => \No_ECC.Sl_Rdy_reg_5\,
      \No_ECC.Sl_Rdy_reg_5\ => \No_ECC.Sl_Rdy_reg_6\,
      \Result_Sel_reg[0]\(1 downto 0) => \Result_Sel_reg[0]\(1 downto 0),
      Select_Logic_reg => Shift_Logic_Res31_out,
      Select_Logic_reg_0 => Shift_Logic_Res30_out,
      Select_Logic_reg_1 => Shift_Logic_Res29_out,
      Select_Logic_reg_10 => Shift_Logic_Res19_out,
      Select_Logic_reg_11 => Shift_Logic_Res18_out,
      Select_Logic_reg_12 => Shift_Logic_Res17_out,
      Select_Logic_reg_13 => Shift_Logic_Res15_out,
      Select_Logic_reg_14 => Shift_Logic_Res14_out,
      Select_Logic_reg_15 => Shift_Logic_Res13_out,
      Select_Logic_reg_16 => Shift_Logic_Res12_out,
      Select_Logic_reg_17 => Shift_Logic_Res11_out,
      Select_Logic_reg_18 => Shift_Logic_Res10_out,
      Select_Logic_reg_19 => Shift_Logic_Res9_out,
      Select_Logic_reg_2 => Shift_Logic_Res28_out,
      Select_Logic_reg_20 => Shift_Logic_Res8_out,
      Select_Logic_reg_21 => Shift_Logic_Res7_out,
      Select_Logic_reg_22 => Shift_Logic_Res6_out,
      Select_Logic_reg_23 => Shift_Logic_Res5_out,
      Select_Logic_reg_24 => Shift_Logic_Res4_out,
      Select_Logic_reg_25 => Shift_Logic_Res3_out,
      Select_Logic_reg_26 => Shift_Logic_Res2_out,
      Select_Logic_reg_27 => Shift_Logic_Res1_out,
      Select_Logic_reg_28 => Shift_Logic_Res0_out,
      Select_Logic_reg_29 => Shift_Logic_Res,
      Select_Logic_reg_3 => Shift_Logic_Res27_out,
      Select_Logic_reg_4 => Shift_Logic_Res26_out,
      Select_Logic_reg_5 => Shift_Logic_Res24_out,
      Select_Logic_reg_6 => Shift_Logic_Res23_out,
      Select_Logic_reg_7 => Shift_Logic_Res22_out,
      Select_Logic_reg_8 => Shift_Logic_Res21_out,
      Select_Logic_reg_9 => Shift_Logic_Res20_out,
      Shift_Logic_Res => Shift_Logic_Res32_out,
      \Using_FPGA.Native\ => ALU_I_n_3,
      \Using_FPGA.Native_0\(1 downto 0) => \^using_b36_s18.the_brams[0].ramb36_i1_0\(1 downto 0),
      \cipr_rd_dff_all[24].fdr_i\ => \cipr_rd_dff_all[24].fdr_i\,
      \cipr_rd_dff_all[25].fdr_i\ => \cipr_rd_dff_all[25].fdr_i\,
      \cipr_rd_dff_all[26].fdr_i\ => \cipr_rd_dff_all[26].fdr_i\,
      \cipr_rd_dff_all[27].fdr_i\ => \cipr_rd_dff_all[27].fdr_i\,
      \cipr_rd_dff_all[28].fdr_i\ => \cipr_rd_dff_all[28].fdr_i\,
      \cipr_rd_dff_all[29].fdr_i\ => \cipr_rd_dff_all[29].fdr_i\,
      \cipr_rd_dff_all[30].fdr_i\ => \cipr_rd_dff_all[30].fdr_i\,
      \cipr_rd_dff_all[31].fdr_i\ => \cipr_rd_dff_all[31].fdr_i\,
      data_Read_Mask(23 downto 0) => data_Read_Mask(23 downto 0)
    );
Shift_Logic_Module_I: entity work.microblaze_mcs_0_Shift_Logic_Module
     port map (
      EX_Op2 => \^ex_op2\,
      Op1_Logic => \^op1_low\(1),
      Op1_Shift => \^ex_op1\,
      Op2 => Operand_Select_I_n_5,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Sext8_reg => Sext8_reg,
      Sext8_reg_0 => Sext8_reg_0,
      Sext8_reg_1 => Sext8_reg_1,
      Sext8_reg_2 => Sext8_reg_2,
      Sext8_reg_3 => Sext8_reg_3,
      Sext8_reg_4 => Sext8_reg_4,
      Sext8_reg_5 => Sext8_reg_5,
      Shift_Logic_Res => Shift_Logic_Res32_out,
      Shift_Oper => Shift_Oper,
      Shifted => \^op1_shift\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => Shift_Logic_Res31_out,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => Shift_Logic_Res30_out,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ => Shift_Logic_Res29_out,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\ => Shift_Logic_Res28_out,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\ => Shift_Logic_Res27_out,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_4\ => Shift_Logic_Res26_out,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_5\ => Shift_Logic_Res24_out,
      \Using_FPGA.Native\ => Shift_Logic_Res23_out,
      \Using_FPGA.Native_0\ => Shift_Logic_Res22_out,
      \Using_FPGA.Native_1\ => Shift_Logic_Res21_out,
      \Using_FPGA.Native_10\ => Shift_Logic_Res11_out,
      \Using_FPGA.Native_11\ => Shift_Logic_Res10_out,
      \Using_FPGA.Native_12\ => Shift_Logic_Res9_out,
      \Using_FPGA.Native_13\ => Shift_Logic_Res8_out,
      \Using_FPGA.Native_14\ => Shift_Logic_Res7_out,
      \Using_FPGA.Native_15\ => Shift_Logic_Res6_out,
      \Using_FPGA.Native_16\ => Shift_Logic_Res5_out,
      \Using_FPGA.Native_17\ => Shift_Logic_Res4_out,
      \Using_FPGA.Native_18\ => Shift_Logic_Res3_out,
      \Using_FPGA.Native_19\ => Shift_Logic_Res2_out,
      \Using_FPGA.Native_2\ => Shift_Logic_Res20_out,
      \Using_FPGA.Native_20\ => Shift_Logic_Res1_out,
      \Using_FPGA.Native_21\ => Shift_Logic_Res0_out,
      \Using_FPGA.Native_22\ => Shift_Logic_Res,
      \Using_FPGA.Native_23\ => \^op1_low\(0),
      \Using_FPGA.Native_24\ => \^using_b36_s18.the_brams[1].ramb36_i1\,
      \Using_FPGA.Native_25\ => Operand_Select_I_n_7,
      \Using_FPGA.Native_26\ => Operand_Select_I_n_8,
      \Using_FPGA.Native_27\ => Operand_Select_I_n_9,
      \Using_FPGA.Native_28\ => Operand_Select_I_n_10,
      \Using_FPGA.Native_29\ => Operand_Select_I_n_11,
      \Using_FPGA.Native_3\ => Shift_Logic_Res19_out,
      \Using_FPGA.Native_30\ => Operand_Select_I_n_12,
      \Using_FPGA.Native_31\ => Operand_Select_I_n_13,
      \Using_FPGA.Native_32\ => \^using_b36_s18.the_brams[1].ramb36_i1_0\,
      \Using_FPGA.Native_33\ => Operand_Select_I_n_15,
      \Using_FPGA.Native_34\ => Operand_Select_I_n_16,
      \Using_FPGA.Native_35\ => Operand_Select_I_n_17,
      \Using_FPGA.Native_36\ => Operand_Select_I_n_18,
      \Using_FPGA.Native_37\ => Operand_Select_I_n_19,
      \Using_FPGA.Native_38\ => Operand_Select_I_n_20,
      \Using_FPGA.Native_39\ => Operand_Select_I_n_21,
      \Using_FPGA.Native_4\ => Shift_Logic_Res18_out,
      \Using_FPGA.Native_40\ => Operand_Select_I_n_22,
      \Using_FPGA.Native_41\ => Operand_Select_I_n_23,
      \Using_FPGA.Native_42\ => Operand_Select_I_n_24,
      \Using_FPGA.Native_43\ => Operand_Select_I_n_25,
      \Using_FPGA.Native_44\ => Operand_Select_I_n_26,
      \Using_FPGA.Native_45\ => Operand_Select_I_n_27,
      \Using_FPGA.Native_46\ => Operand_Select_I_n_28,
      \Using_FPGA.Native_47\ => Operand_Select_I_n_29,
      \Using_FPGA.Native_48\ => \^using_fpga.native\,
      \Using_FPGA.Native_49\ => Operand_Select_I_n_31,
      \Using_FPGA.Native_5\ => Shift_Logic_Res17_out,
      \Using_FPGA.Native_50\ => Operand_Select_I_n_32,
      \Using_FPGA.Native_51\ => Operand_Select_I_n_33,
      \Using_FPGA.Native_52\ => Operand_Select_I_n_34,
      \Using_FPGA.Native_53\ => Operand_Select_I_n_66,
      \Using_FPGA.Native_54\ => Operand_Select_I_n_35,
      \Using_FPGA.Native_55\ => Operand_Select_I_n_36,
      \Using_FPGA.Native_56\ => Operand_Select_I_n_67,
      \Using_FPGA.Native_57\ => Operand_Select_I_n_37,
      \Using_FPGA.Native_58\ => Operand_Select_I_n_38,
      \Using_FPGA.Native_59\ => Operand_Select_I_n_68,
      \Using_FPGA.Native_6\ => Shift_Logic_Res15_out,
      \Using_FPGA.Native_60\ => Operand_Select_I_n_39,
      \Using_FPGA.Native_61\ => Operand_Select_I_n_40,
      \Using_FPGA.Native_62\ => Operand_Select_I_n_69,
      \Using_FPGA.Native_63\ => Operand_Select_I_n_41,
      \Using_FPGA.Native_64\ => Operand_Select_I_n_42,
      \Using_FPGA.Native_65\ => Operand_Select_I_n_70,
      \Using_FPGA.Native_66\ => Operand_Select_I_n_43,
      \Using_FPGA.Native_67\ => Operand_Select_I_n_44,
      \Using_FPGA.Native_68\ => Operand_Select_I_n_71,
      \Using_FPGA.Native_69\ => Operand_Select_I_n_45,
      \Using_FPGA.Native_7\ => Shift_Logic_Res14_out,
      \Using_FPGA.Native_70\ => Operand_Select_I_n_46,
      \Using_FPGA.Native_71\ => Operand_Select_I_n_72,
      \Using_FPGA.Native_72\ => Operand_Select_I_n_47,
      \Using_FPGA.Native_73\ => Operand_Select_I_n_48,
      \Using_FPGA.Native_74\ => Operand_Select_I_n_73,
      \Using_FPGA.Native_75\ => Operand_Select_I_n_49,
      \Using_FPGA.Native_76\ => Operand_Select_I_n_50,
      \Using_FPGA.Native_77\ => Operand_Select_I_n_74,
      \Using_FPGA.Native_78\ => Operand_Select_I_n_51,
      \Using_FPGA.Native_79\ => Operand_Select_I_n_52,
      \Using_FPGA.Native_8\ => Shift_Logic_Res13_out,
      \Using_FPGA.Native_80\ => Operand_Select_I_n_75,
      \Using_FPGA.Native_81\ => Operand_Select_I_n_53,
      \Using_FPGA.Native_82\ => Operand_Select_I_n_54,
      \Using_FPGA.Native_83\ => Operand_Select_I_n_76,
      \Using_FPGA.Native_84\ => Operand_Select_I_n_55,
      \Using_FPGA.Native_85\ => Operand_Select_I_n_56,
      \Using_FPGA.Native_86\ => Operand_Select_I_n_77,
      \Using_FPGA.Native_87\ => Operand_Select_I_n_57,
      \Using_FPGA.Native_88\ => Operand_Select_I_n_58,
      \Using_FPGA.Native_89\ => Operand_Select_I_n_78,
      \Using_FPGA.Native_9\ => Shift_Logic_Res12_out,
      \Using_FPGA.Native_90\ => Operand_Select_I_n_59,
      \Using_FPGA.Native_91\ => Operand_Select_I_n_60,
      \Using_FPGA.Native_92\ => Operand_Select_I_n_79,
      \Using_FPGA.Native_93\ => Operand_Select_I_n_61,
      \Using_FPGA.Native_94\ => \^using_b36_s18.the_brams[0].ramb36_i1\,
      \Using_FPGA.Native_95\ => Operand_Select_I_n_80,
      \Using_FPGA.Native_96\ => Operand_Select_I_n_64,
      \Using_FPGA.Native_97\ => Shifted,
      \Using_FPGA.Native_98\ => Operand_Select_I_n_81
    );
Zero_Detect_I: entity work.microblaze_mcs_0_Zero_Detect
     port map (
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      Reg_zero => Reg_zero,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      \Zero_Detecting[1].nibble_Zero_reg\ => \Zero_Detecting[1].nibble_Zero_reg\,
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Iomodule_core is
  port (
    UART_Tx : out STD_LOGIC;
    Extend_Data_Read : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    UART_Interrupt : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    LMB_Rst_reg : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    sel_LSB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTB : in STD_LOGIC_VECTOR ( 0 to 31 );
    \No_ECC.lmb_as_reg\ : in STD_LOGIC;
    lmb_reg_read_Q_reg : in STD_LOGIC;
    lmb_reg_read_Q_reg_0 : in STD_LOGIC;
    lmb_reg_write_reg : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lmb_reg_read_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Iomodule_core : entity is "Iomodule_core";
end microblaze_mcs_0_Iomodule_core;

architecture STRUCTURE of microblaze_mcs_0_Iomodule_core is
  signal INTC_CIPR : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Q_0 : STD_LOGIC;
  signal RX_Data : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RX_Data_Exists : STD_LOGIC;
  signal RX_Data_Received : STD_LOGIC;
  signal TX_Data_Transmitted : STD_LOGIC;
  signal UART_Status : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \Using_UART.No_Dynamic_BaudRate.UART_FIT_I_n_0\ : STD_LOGIC;
  signal \Using_UART.Uart_Control_Status_I1_n_2\ : STD_LOGIC;
  signal \Using_UART_RX.UART_RX_I1_n_12\ : STD_LOGIC;
  signal \Using_UART_RX.UART_RX_I1_n_13\ : STD_LOGIC;
  signal \Using_UART_RX.UART_RX_I1_n_14\ : STD_LOGIC;
  signal \Using_UART_RX.UART_RX_I1_n_3\ : STD_LOGIC;
  signal \Using_UART_RX.UART_RX_I1_n_4\ : STD_LOGIC;
  signal \Using_UART_RX.UART_RX_I1_n_6\ : STD_LOGIC;
  signal \Using_UART_RX.UART_RX_I1_n_7\ : STD_LOGIC;
  signal new_rx_data_orig : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 3 );
begin
\Using_UART.No_Dynamic_BaudRate.UART_FIT_I\: entity work.microblaze_mcs_0_FIT_Module
     port map (
      Clk => Clk,
      FDRE_I => \Using_UART.No_Dynamic_BaudRate.UART_FIT_I_n_0\
    );
\Using_UART.Uart_Control_Status_I1\: entity work.microblaze_mcs_0_Uart_Control_Status
     port map (
      Clk => Clk,
      D(1 downto 0) => p_0_out(6 downto 5),
      LMB_Rst_reg => \Using_UART_RX.UART_RX_I1_n_6\,
      LMB_Rst_reg_0 => LMB_Rst_reg,
      Q(4 downto 0) => Q(4 downto 0),
      Q_0 => Q_0,
      RX_Data_Received => RX_Data_Received,
      TX_Data_Transmitted => TX_Data_Transmitted,
      UART_Interrupt => UART_Interrupt,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(3 downto 2) => UART_Status(6 downto 5),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(1) => UART_Status(3),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(0) => UART_Status(0),
      frame_error_reg_0 => \Using_UART.Uart_Control_Status_I1_n_2\,
      lmb_reg_read_reg => lmb_reg_read_reg,
      new_rx_data_orig(0) => new_rx_data_orig(0),
      new_rx_data_write_reg => \Using_UART_RX.UART_RX_I1_n_4\,
      \not_First.Clk_En_Out_i_reg\ => \Using_UART.No_Dynamic_BaudRate.UART_FIT_I_n_0\,
      stop_Bit_Position_reg => \Using_UART_RX.UART_RX_I1_n_3\,
      tx_buffer_empty_i_reg(1) => p_0_out(3),
      tx_buffer_empty_i_reg(0) => RX_Data_Exists
    );
\Using_UART_RX.UART_RX_I1\: entity work.microblaze_mcs_0_UART_Receive
     port map (
      Clk => Clk,
      D(1 downto 0) => p_0_out(6 downto 5),
      DATA_OUTB(3) => DATA_OUTB(24),
      DATA_OUTB(2) => DATA_OUTB(27),
      DATA_OUTB(1) => DATA_OUTB(29),
      DATA_OUTB(0) => DATA_OUTB(30),
      INTC_CIPR(3) => INTC_CIPR(7),
      INTC_CIPR(2) => INTC_CIPR(4),
      INTC_CIPR(1 downto 0) => INTC_CIPR(2 downto 1),
      LMB_Rst_reg => LMB_Rst_reg,
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg\,
      Q(4 downto 0) => Q(4 downto 0),
      Q_0 => Q_0,
      RX_Data_Received => RX_Data_Received,
      UART_Rx => UART_Rx,
      \UART_Status_reg[0]\(0) => RX_Data_Exists,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_UART_RX.UART_RX_I1_n_7\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\(3 downto 2) => RX_Data(6 downto 5),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\(1) => RX_Data(3),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\(0) => RX_Data(0),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ => \Using_UART_RX.UART_RX_I1_n_12\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\ => \Using_UART_RX.UART_RX_I1_n_13\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\ => \Using_UART_RX.UART_RX_I1_n_14\,
      frame_error_reg => \Using_UART_RX.UART_RX_I1_n_6\,
      \lmb_abus_Q_reg[5]\ => \Using_UART.Uart_Control_Status_I1_n_2\,
      lmb_reg_read_Q_reg => lmb_reg_read_Q_reg,
      lmb_reg_read_reg => lmb_reg_read_reg,
      new_rx_data_write_reg_0(0) => new_rx_data_orig(0),
      new_rx_data_write_reg_1 => \Using_UART_RX.UART_RX_I1_n_3\,
      \not_First.Clk_En_Out_i_reg\ => \Using_UART.No_Dynamic_BaudRate.UART_FIT_I_n_0\,
      overrun_error_reg => \Using_UART_RX.UART_RX_I1_n_4\,
      sel_LSB(0) => sel_LSB(1)
    );
\Using_UART_TX.UART_TX_I1\: entity work.microblaze_mcs_0_UART_Transmit
     port map (
      Clk => Clk,
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      LMB_Rst_reg => LMB_Rst_reg,
      TX_Data_Transmitted => TX_Data_Transmitted,
      \UART_Status_reg[3]\(0) => p_0_out(3),
      UART_Tx => UART_Tx,
      \not_First.Clk_En_Out_i_reg\ => \Using_UART.No_Dynamic_BaudRate.UART_FIT_I_n_0\
    );
intr_ctrl_I1: entity work.microblaze_mcs_0_intr_ctrl
     port map (
      Clk => Clk,
      DATA_OUTB(27) => DATA_OUTB(0),
      DATA_OUTB(26) => DATA_OUTB(1),
      DATA_OUTB(25) => DATA_OUTB(2),
      DATA_OUTB(24) => DATA_OUTB(3),
      DATA_OUTB(23) => DATA_OUTB(4),
      DATA_OUTB(22) => DATA_OUTB(5),
      DATA_OUTB(21) => DATA_OUTB(6),
      DATA_OUTB(20) => DATA_OUTB(7),
      DATA_OUTB(19) => DATA_OUTB(8),
      DATA_OUTB(18) => DATA_OUTB(9),
      DATA_OUTB(17) => DATA_OUTB(10),
      DATA_OUTB(16) => DATA_OUTB(11),
      DATA_OUTB(15) => DATA_OUTB(12),
      DATA_OUTB(14) => DATA_OUTB(13),
      DATA_OUTB(13) => DATA_OUTB(14),
      DATA_OUTB(12) => DATA_OUTB(15),
      DATA_OUTB(11) => DATA_OUTB(16),
      DATA_OUTB(10) => DATA_OUTB(17),
      DATA_OUTB(9) => DATA_OUTB(18),
      DATA_OUTB(8) => DATA_OUTB(19),
      DATA_OUTB(7) => DATA_OUTB(20),
      DATA_OUTB(6) => DATA_OUTB(21),
      DATA_OUTB(5) => DATA_OUTB(22),
      DATA_OUTB(4) => DATA_OUTB(23),
      DATA_OUTB(3) => DATA_OUTB(25),
      DATA_OUTB(2) => DATA_OUTB(26),
      DATA_OUTB(1) => DATA_OUTB(28),
      DATA_OUTB(0) => DATA_OUTB(31),
      Data_Read => Data_Read,
      Extend_Data_Read(15 downto 0) => Extend_Data_Read(15 downto 0),
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg\,
      Q(4 downto 0) => Q(4 downto 0),
      \RX_Data_reg[6]\(3 downto 2) => RX_Data(6 downto 5),
      \RX_Data_reg[6]\(1) => RX_Data(3),
      \RX_Data_reg[6]\(0) => RX_Data(0),
      Sl_Rdy => Sl_Rdy,
      \UART_Status_reg[6]\(3 downto 2) => UART_Status(6 downto 5),
      \UART_Status_reg[6]\(1) => UART_Status(3),
      \UART_Status_reg[6]\(0) => UART_Status(0),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(3) => INTC_CIPR(7),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(2) => INTC_CIPR(4),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\(1 downto 0) => INTC_CIPR(2 downto 1),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => \Using_UART_RX.UART_RX_I1_n_7\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ => \Using_UART_RX.UART_RX_I1_n_12\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_2\ => \Using_UART_RX.UART_RX_I1_n_13\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_3\ => \Using_UART_RX.UART_RX_I1_n_14\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_9\,
      lmb_as => lmb_as,
      lmb_reg_read_Q_reg => lmb_reg_read_Q_reg,
      lmb_reg_read_Q_reg_0 => lmb_reg_read_Q_reg_0,
      lmb_reg_read_reg => lmb_reg_read_reg,
      lmb_reg_write_reg => lmb_reg_write_reg,
      sel_LSB(1 downto 0) => sel_LSB(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MicroBlaze_Area is
  port (
    Jump : out STD_LOGIC;
    Exception_Kind : out STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic_reg : out STD_LOGIC;
    sel_LSB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_INB : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    lmb_reg_write0 : out STD_LOGIC;
    lmb_reg_read0 : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    \No_ECC.lmb_as_reg\ : out STD_LOGIC;
    \No_ECC.lmb_as_reg_0\ : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    \No_ECC.Sl_Rdy_reg\ : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 10 );
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 10 );
    R : in STD_LOGIC;
    Clk : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    \No_ECC.lmb_as_reg_1\ : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC;
    lmb_reg_write_reg : in STD_LOGIC;
    lmb_reg_write : in STD_LOGIC;
    lmb_reg_read_Q : in STD_LOGIC;
    \No_ECC.lmb_as_reg_2\ : in STD_LOGIC;
    lmb_reg_read_Q_reg : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    reset_temp : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]_1\ : in STD_LOGIC;
    POR_FF_I : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_0\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_1\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_2\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_3\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_4\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_5\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_6\ : in STD_LOGIC;
    \cipr_rd_dff_all[24].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[25].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[26].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[27].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[28].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[29].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[30].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[31].fdr_i\ : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MicroBlaze_Area : entity is "MicroBlaze_Area";
end microblaze_mcs_0_MicroBlaze_Area;

architecture STRUCTURE of microblaze_mcs_0_MicroBlaze_Area is
  signal ALU_Carry : STD_LOGIC;
  signal ALU_Op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal BRAM_Addr_B : STD_LOGIC_VECTOR ( 0 to 1 );
  signal Buffer_Addr : STD_LOGIC_VECTOR ( 1 to 3 );
  signal Byte : STD_LOGIC;
  signal Carry_In : STD_LOGIC;
  signal Compare_Instr : STD_LOGIC;
  signal \^data_inb\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Data_Flow_I_n_100 : STD_LOGIC;
  signal Data_Flow_I_n_101 : STD_LOGIC;
  signal Data_Flow_I_n_102 : STD_LOGIC;
  signal Data_Flow_I_n_103 : STD_LOGIC;
  signal Data_Flow_I_n_104 : STD_LOGIC;
  signal Data_Flow_I_n_105 : STD_LOGIC;
  signal Data_Flow_I_n_106 : STD_LOGIC;
  signal Data_Flow_I_n_107 : STD_LOGIC;
  signal Data_Flow_I_n_108 : STD_LOGIC;
  signal Data_Flow_I_n_109 : STD_LOGIC;
  signal Data_Flow_I_n_110 : STD_LOGIC;
  signal Data_Flow_I_n_111 : STD_LOGIC;
  signal Data_Flow_I_n_112 : STD_LOGIC;
  signal Data_Flow_I_n_113 : STD_LOGIC;
  signal Data_Flow_I_n_114 : STD_LOGIC;
  signal Data_Flow_I_n_2 : STD_LOGIC;
  signal Data_Flow_I_n_35 : STD_LOGIC;
  signal Data_Flow_I_n_36 : STD_LOGIC;
  signal Data_Flow_I_n_38 : STD_LOGIC;
  signal Data_Flow_I_n_39 : STD_LOGIC;
  signal Data_Flow_I_n_40 : STD_LOGIC;
  signal Data_Flow_I_n_41 : STD_LOGIC;
  signal Data_Flow_I_n_91 : STD_LOGIC;
  signal Data_Flow_I_n_92 : STD_LOGIC;
  signal Data_Flow_I_n_93 : STD_LOGIC;
  signal Data_Flow_I_n_94 : STD_LOGIC;
  signal Data_Flow_I_n_95 : STD_LOGIC;
  signal Data_Flow_I_n_96 : STD_LOGIC;
  signal Data_Flow_I_n_97 : STD_LOGIC;
  signal Data_Flow_I_n_98 : STD_LOGIC;
  signal Data_Flow_I_n_99 : STD_LOGIC;
  signal Decode_I_n_0 : STD_LOGIC;
  signal Decode_I_n_124 : STD_LOGIC;
  signal Decode_I_n_125 : STD_LOGIC;
  signal Decode_I_n_126 : STD_LOGIC;
  signal Decode_I_n_128 : STD_LOGIC;
  signal Decode_I_n_129 : STD_LOGIC;
  signal Decode_I_n_131 : STD_LOGIC;
  signal Decode_I_n_52 : STD_LOGIC;
  signal Decode_I_n_54 : STD_LOGIC;
  signal Decode_I_n_55 : STD_LOGIC;
  signal Decode_I_n_56 : STD_LOGIC;
  signal Decode_I_n_57 : STD_LOGIC;
  signal Decode_I_n_58 : STD_LOGIC;
  signal Decode_I_n_59 : STD_LOGIC;
  signal Decode_I_n_60 : STD_LOGIC;
  signal Decode_I_n_61 : STD_LOGIC;
  signal Decode_I_n_62 : STD_LOGIC;
  signal Decode_I_n_63 : STD_LOGIC;
  signal Decode_I_n_64 : STD_LOGIC;
  signal Decode_I_n_65 : STD_LOGIC;
  signal Decode_I_n_66 : STD_LOGIC;
  signal Decode_I_n_67 : STD_LOGIC;
  signal Decode_I_n_68 : STD_LOGIC;
  signal Decode_I_n_69 : STD_LOGIC;
  signal Decode_I_n_70 : STD_LOGIC;
  signal Decode_I_n_71 : STD_LOGIC;
  signal Decode_I_n_72 : STD_LOGIC;
  signal Decode_I_n_73 : STD_LOGIC;
  signal Decode_I_n_74 : STD_LOGIC;
  signal Decode_I_n_75 : STD_LOGIC;
  signal Decode_I_n_76 : STD_LOGIC;
  signal Decode_I_n_77 : STD_LOGIC;
  signal Decode_I_n_78 : STD_LOGIC;
  signal Decode_I_n_79 : STD_LOGIC;
  signal Decode_I_n_80 : STD_LOGIC;
  signal Decode_I_n_81 : STD_LOGIC;
  signal Decode_I_n_82 : STD_LOGIC;
  signal Decode_I_n_83 : STD_LOGIC;
  signal Decode_I_n_84 : STD_LOGIC;
  signal Decode_I_n_85 : STD_LOGIC;
  signal Decode_I_n_91 : STD_LOGIC;
  signal Decode_I_n_92 : STD_LOGIC;
  signal Decode_I_n_93 : STD_LOGIC;
  signal Decode_I_n_94 : STD_LOGIC;
  signal Decode_I_n_95 : STD_LOGIC;
  signal Decode_I_n_96 : STD_LOGIC;
  signal Decode_I_n_97 : STD_LOGIC;
  signal Decode_I_n_98 : STD_LOGIC;
  signal Decode_I_n_99 : STD_LOGIC;
  signal Doublet : STD_LOGIC;
  signal EX_Result : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Imm_Instr : STD_LOGIC;
  signal Imm_Value : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^jump\ : STD_LOGIC;
  signal Logic_Oper : STD_LOGIC_VECTOR ( 0 to 1 );
  signal MSR : STD_LOGIC_VECTOR ( 28 to 30 );
  signal \MSR_Reg_I/MSR_Rst\ : STD_LOGIC;
  signal \MSR_Reg_I/New_Value\ : STD_LOGIC;
  signal M_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Op1_Low : STD_LOGIC_VECTOR ( 0 to 1 );
  signal OpSel1_SPR : STD_LOGIC;
  signal \Operand_Select_I/imm_Reg\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal PC_Incr : STD_LOGIC;
  signal \PC_Module_I/normal_piperun\ : STD_LOGIC;
  signal \PC_Module_I/pc_write_I\ : STD_LOGIC;
  signal Reg1_Addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal Reg2_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Reg_Test_Equal : STD_LOGIC;
  signal Reg_Test_Equal_N : STD_LOGIC;
  signal Reg_Write : STD_LOGIC;
  signal Reg_zero : STD_LOGIC;
  signal Res_Forward1 : STD_LOGIC;
  signal \Result_Mux_I/data_Read_Mask\ : STD_LOGIC_VECTOR ( 0 to 23 );
  signal Result_Sel : STD_LOGIC_VECTOR ( 0 to 1 );
  signal Select_Logic : STD_LOGIC;
  signal Sext16 : STD_LOGIC;
  signal Sext8 : STD_LOGIC;
  signal \Shift_Logic_Module_I/msb\ : STD_LOGIC;
  signal Sign_Extend : STD_LOGIC;
  signal Unsigned_Op : STD_LOGIC;
  signal Write_Addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
begin
  DATA_INB(0 to 31) <= \^data_inb\(0 to 31);
  Jump <= \^jump\;
Byte_Doublet_Handle_I: entity work.microblaze_mcs_0_Byte_Doublet_Handle
     port map (
      Byte => Byte,
      DATA_INB(23) => \^data_inb\(0),
      DATA_INB(22) => \^data_inb\(1),
      DATA_INB(21) => \^data_inb\(2),
      DATA_INB(20) => \^data_inb\(3),
      DATA_INB(19) => \^data_inb\(4),
      DATA_INB(18) => \^data_inb\(5),
      DATA_INB(17) => \^data_inb\(6),
      DATA_INB(16) => \^data_inb\(7),
      DATA_INB(15) => \^data_inb\(8),
      DATA_INB(14) => \^data_inb\(9),
      DATA_INB(13) => \^data_inb\(10),
      DATA_INB(12) => \^data_inb\(11),
      DATA_INB(11) => \^data_inb\(12),
      DATA_INB(10) => \^data_inb\(13),
      DATA_INB(9) => \^data_inb\(14),
      DATA_INB(8) => \^data_inb\(15),
      DATA_INB(7) => \^data_inb\(16),
      DATA_INB(6) => \^data_inb\(17),
      DATA_INB(5) => \^data_inb\(18),
      DATA_INB(4) => \^data_inb\(19),
      DATA_INB(3) => \^data_inb\(20),
      DATA_INB(2) => \^data_inb\(21),
      DATA_INB(1) => \^data_inb\(22),
      DATA_INB(0) => \^data_inb\(23),
      Data_Write(0) => Data_Flow_I_n_91,
      Data_Write(1) => Data_Flow_I_n_92,
      Data_Write(2) => Data_Flow_I_n_93,
      Data_Write(3) => Data_Flow_I_n_94,
      Data_Write(4) => Data_Flow_I_n_95,
      Data_Write(5) => Data_Flow_I_n_96,
      Data_Write(6) => Data_Flow_I_n_97,
      Data_Write(7) => Data_Flow_I_n_98,
      Data_Write(8) => Data_Flow_I_n_99,
      Data_Write(9) => Data_Flow_I_n_100,
      Data_Write(10) => Data_Flow_I_n_101,
      Data_Write(11) => Data_Flow_I_n_102,
      Data_Write(12) => Data_Flow_I_n_103,
      Data_Write(13) => Data_Flow_I_n_104,
      Data_Write(14) => Data_Flow_I_n_105,
      Data_Write(15) => Data_Flow_I_n_106,
      Data_Write(16) => Data_Flow_I_n_107,
      Data_Write(17) => Data_Flow_I_n_108,
      Data_Write(18) => Data_Flow_I_n_109,
      Data_Write(19) => Data_Flow_I_n_110,
      Data_Write(20) => Data_Flow_I_n_111,
      Data_Write(21) => Data_Flow_I_n_112,
      Data_Write(22) => Data_Flow_I_n_113,
      Data_Write(23) => Data_Flow_I_n_114,
      Data_Write(24 to 31) => \^data_inb\(24 to 31),
      Doublet => Doublet,
      EX_Op2 => Data_Flow_I_n_2,
      M_BE(0 to 3) => M_BE(0 to 3),
      Op1_Low(0 to 1) => Op1_Low(0 to 1),
      \Using_FPGA.Native\ => Data_Flow_I_n_35,
      sel_LSB(1 downto 0) => sel_LSB(1 downto 0)
    );
Data_Flow_I: entity work.microblaze_mcs_0_Data_Flow
     port map (
      ADDRA(0 to 10) => ADDRA(0 to 10),
      ADDRB(0 to 10) => ADDRB(0 to 10),
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      Buffer_Addr(2) => Buffer_Addr(1),
      Buffer_Addr(1) => Buffer_Addr(2),
      Buffer_Addr(0) => Buffer_Addr(3),
      Carry_In => Carry_In,
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      DI => PC_Incr,
      Data_Read => Data_Read,
      Data_Write(0) => Data_Flow_I_n_91,
      Data_Write(1) => Data_Flow_I_n_92,
      Data_Write(2) => Data_Flow_I_n_93,
      Data_Write(3) => Data_Flow_I_n_94,
      Data_Write(4) => Data_Flow_I_n_95,
      Data_Write(5) => Data_Flow_I_n_96,
      Data_Write(6) => Data_Flow_I_n_97,
      Data_Write(7) => Data_Flow_I_n_98,
      Data_Write(8) => Data_Flow_I_n_99,
      Data_Write(9) => Data_Flow_I_n_100,
      Data_Write(10) => Data_Flow_I_n_101,
      Data_Write(11) => Data_Flow_I_n_102,
      Data_Write(12) => Data_Flow_I_n_103,
      Data_Write(13) => Data_Flow_I_n_104,
      Data_Write(14) => Data_Flow_I_n_105,
      Data_Write(15) => Data_Flow_I_n_106,
      Data_Write(16) => Data_Flow_I_n_107,
      Data_Write(17) => Data_Flow_I_n_108,
      Data_Write(18) => Data_Flow_I_n_109,
      Data_Write(19) => Data_Flow_I_n_110,
      Data_Write(20) => Data_Flow_I_n_111,
      Data_Write(21) => Data_Flow_I_n_112,
      Data_Write(22) => Data_Flow_I_n_113,
      Data_Write(23) => Data_Flow_I_n_114,
      Data_Write(24 to 31) => \^data_inb\(24 to 31),
      E(0) => Imm_Instr,
      EX_Op1 => Data_Flow_I_n_36,
      EX_Op2 => Data_Flow_I_n_2,
      EX_Result(0 to 31) => EX_Result(0 to 31),
      Extend_Data_Read(15 downto 0) => Extend_Data_Read(15 downto 0),
      Imm_Value(0 to 15) => Imm_Value(0 to 15),
      Jump => \^jump\,
      LO => ALU_Carry,
      MSR(2) => MSR(28),
      MSR(1) => MSR(29),
      MSR(0) => MSR(30),
      MSR_Rst => \MSR_Reg_I/MSR_Rst\,
      M_BE(0 to 3) => M_BE(0 to 3),
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \No_ECC.Sl_Rdy_reg_0\ => \No_ECC.Sl_Rdy_reg_0\,
      \No_ECC.Sl_Rdy_reg_1\ => \No_ECC.Sl_Rdy_reg_1\,
      \No_ECC.Sl_Rdy_reg_2\ => \No_ECC.Sl_Rdy_reg_2\,
      \No_ECC.Sl_Rdy_reg_3\ => \No_ECC.Sl_Rdy_reg_3\,
      \No_ECC.Sl_Rdy_reg_4\ => \No_ECC.Sl_Rdy_reg_4\,
      \No_ECC.Sl_Rdy_reg_5\ => \No_ECC.Sl_Rdy_reg_5\,
      \No_ECC.Sl_Rdy_reg_6\ => \No_ECC.Sl_Rdy_reg_6\,
      Op1_Low(0 to 1) => Op1_Low(0 to 1),
      Op1_Shift => \MSR_Reg_I/New_Value\,
      OpSel1_SPR => OpSel1_SPR,
      PC_Write => \PC_Module_I/pc_write_I\,
      POR_FF_I => POR_FF_I,
      Q(1) => Logic_Oper(0),
      Q(0) => Logic_Oper(1),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      Reg_Write => Reg_Write,
      Reg_zero => Reg_zero,
      Res_Forward1 => Res_Forward1,
      \Result_Sel_reg[0]\(1) => Result_Sel(0),
      \Result_Sel_reg[0]\(0) => Result_Sel(1),
      Select_Logic => Select_Logic,
      Sext => Decode_I_n_92,
      Sext16 => Sext16,
      Sext8 => Sext8,
      Sext8_reg => Decode_I_n_93,
      Sext8_reg_0 => Decode_I_n_94,
      Sext8_reg_1 => Decode_I_n_95,
      Sext8_reg_2 => Decode_I_n_96,
      Sext8_reg_3 => Decode_I_n_97,
      Sext8_reg_4 => Decode_I_n_98,
      Sext8_reg_5 => Decode_I_n_99,
      Shift_Oper => Sign_Extend,
      Shifted => \Shift_Logic_Module_I/msb\,
      \Size_17to32.imm_Reg_reg[0]\ => Decode_I_n_85,
      \Size_17to32.imm_Reg_reg[10]\ => Decode_I_n_75,
      \Size_17to32.imm_Reg_reg[11]\ => Decode_I_n_74,
      \Size_17to32.imm_Reg_reg[12]\ => Decode_I_n_73,
      \Size_17to32.imm_Reg_reg[13]\ => Decode_I_n_72,
      \Size_17to32.imm_Reg_reg[14]\ => Decode_I_n_71,
      \Size_17to32.imm_Reg_reg[15]\ => Decode_I_n_70,
      \Size_17to32.imm_Reg_reg[1]\ => Decode_I_n_84,
      \Size_17to32.imm_Reg_reg[2]\ => Decode_I_n_83,
      \Size_17to32.imm_Reg_reg[3]\ => Decode_I_n_82,
      \Size_17to32.imm_Reg_reg[4]\ => Decode_I_n_81,
      \Size_17to32.imm_Reg_reg[5]\ => Decode_I_n_80,
      \Size_17to32.imm_Reg_reg[6]\ => Decode_I_n_79,
      \Size_17to32.imm_Reg_reg[7]\ => Decode_I_n_78,
      \Size_17to32.imm_Reg_reg[8]\ => Decode_I_n_77,
      \Size_17to32.imm_Reg_reg[9]\ => Decode_I_n_76,
      \Synchronize.use_sync_reset.sync_reg[2]\ => Decode_I_n_91,
      \Synchronize.use_sync_reset.sync_reg[2]_0\ => \Synchronize.use_sync_reset.sync_reg[2]_0\,
      Unsigned_Op => Unsigned_Op,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => Data_Flow_I_n_40,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\(1) => BRAM_Addr_B(0),
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\(0) => BRAM_Addr_B(1),
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => Data_Flow_I_n_35,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_0\ => Data_Flow_I_n_38,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1_1\ => Decode_I_n_52,
      \Using_FPGA.Native\ => Data_Flow_I_n_39,
      \Using_FPGA.Native_0\ => Data_Flow_I_n_41,
      \Using_FPGA.Native_1\(15) => \Operand_Select_I/imm_Reg\(0),
      \Using_FPGA.Native_1\(14) => \Operand_Select_I/imm_Reg\(1),
      \Using_FPGA.Native_1\(13) => \Operand_Select_I/imm_Reg\(2),
      \Using_FPGA.Native_1\(12) => \Operand_Select_I/imm_Reg\(3),
      \Using_FPGA.Native_1\(11) => \Operand_Select_I/imm_Reg\(4),
      \Using_FPGA.Native_1\(10) => \Operand_Select_I/imm_Reg\(5),
      \Using_FPGA.Native_1\(9) => \Operand_Select_I/imm_Reg\(6),
      \Using_FPGA.Native_1\(8) => \Operand_Select_I/imm_Reg\(7),
      \Using_FPGA.Native_1\(7) => \Operand_Select_I/imm_Reg\(8),
      \Using_FPGA.Native_1\(6) => \Operand_Select_I/imm_Reg\(9),
      \Using_FPGA.Native_1\(5) => \Operand_Select_I/imm_Reg\(10),
      \Using_FPGA.Native_1\(4) => \Operand_Select_I/imm_Reg\(11),
      \Using_FPGA.Native_1\(3) => \Operand_Select_I/imm_Reg\(12),
      \Using_FPGA.Native_1\(2) => \Operand_Select_I/imm_Reg\(13),
      \Using_FPGA.Native_1\(1) => \Operand_Select_I/imm_Reg\(14),
      \Using_FPGA.Native_1\(0) => \Operand_Select_I/imm_Reg\(15),
      \Using_FPGA.Native_2\ => Decode_I_n_128,
      \Using_FPGA.Native_3\ => Decode_I_n_129,
      \Using_FPGA.Native_4\ => Decode_I_n_125,
      \Using_FPGA.enable_Interrupts_I_reg\ => Decode_I_n_126,
      \Using_FPGA.set_BIP_I_reg\ => Decode_I_n_124,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => Decode_I_n_54,
      \Using_FPGA.take_Intr_2nd_Phase_reg_0\ => Decode_I_n_55,
      \Using_FPGA.take_Intr_2nd_Phase_reg_1\ => Decode_I_n_56,
      \Using_FPGA.take_Intr_2nd_Phase_reg_10\ => Decode_I_n_65,
      \Using_FPGA.take_Intr_2nd_Phase_reg_11\ => Decode_I_n_66,
      \Using_FPGA.take_Intr_2nd_Phase_reg_12\ => Decode_I_n_67,
      \Using_FPGA.take_Intr_2nd_Phase_reg_13\ => Decode_I_n_68,
      \Using_FPGA.take_Intr_2nd_Phase_reg_14\ => Decode_I_n_69,
      \Using_FPGA.take_Intr_2nd_Phase_reg_2\ => Decode_I_n_57,
      \Using_FPGA.take_Intr_2nd_Phase_reg_3\ => Decode_I_n_58,
      \Using_FPGA.take_Intr_2nd_Phase_reg_4\ => Decode_I_n_59,
      \Using_FPGA.take_Intr_2nd_Phase_reg_5\ => Decode_I_n_60,
      \Using_FPGA.take_Intr_2nd_Phase_reg_6\ => Decode_I_n_61,
      \Using_FPGA.take_Intr_2nd_Phase_reg_7\ => Decode_I_n_62,
      \Using_FPGA.take_Intr_2nd_Phase_reg_8\ => Decode_I_n_63,
      \Using_FPGA.take_Intr_2nd_Phase_reg_9\ => Decode_I_n_64,
      WEB(0 to 3) => WEB(0 to 3),
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      \cipr_rd_dff_all[24].fdr_i\ => \cipr_rd_dff_all[24].fdr_i\,
      \cipr_rd_dff_all[25].fdr_i\ => \cipr_rd_dff_all[25].fdr_i\,
      \cipr_rd_dff_all[26].fdr_i\ => \cipr_rd_dff_all[26].fdr_i\,
      \cipr_rd_dff_all[27].fdr_i\ => \cipr_rd_dff_all[27].fdr_i\,
      \cipr_rd_dff_all[28].fdr_i\ => \cipr_rd_dff_all[28].fdr_i\,
      \cipr_rd_dff_all[29].fdr_i\ => \cipr_rd_dff_all[29].fdr_i\,
      \cipr_rd_dff_all[30].fdr_i\ => \cipr_rd_dff_all[30].fdr_i\,
      \cipr_rd_dff_all[31].fdr_i\ => \cipr_rd_dff_all[31].fdr_i\,
      data_Read_Mask(23) => \Result_Mux_I/data_Read_Mask\(0),
      data_Read_Mask(22) => \Result_Mux_I/data_Read_Mask\(1),
      data_Read_Mask(21) => \Result_Mux_I/data_Read_Mask\(2),
      data_Read_Mask(20) => \Result_Mux_I/data_Read_Mask\(3),
      data_Read_Mask(19) => \Result_Mux_I/data_Read_Mask\(4),
      data_Read_Mask(18) => \Result_Mux_I/data_Read_Mask\(5),
      data_Read_Mask(17) => \Result_Mux_I/data_Read_Mask\(6),
      data_Read_Mask(16) => \Result_Mux_I/data_Read_Mask\(7),
      data_Read_Mask(15) => \Result_Mux_I/data_Read_Mask\(8),
      data_Read_Mask(14) => \Result_Mux_I/data_Read_Mask\(9),
      data_Read_Mask(13) => \Result_Mux_I/data_Read_Mask\(10),
      data_Read_Mask(12) => \Result_Mux_I/data_Read_Mask\(11),
      data_Read_Mask(11) => \Result_Mux_I/data_Read_Mask\(12),
      data_Read_Mask(10) => \Result_Mux_I/data_Read_Mask\(13),
      data_Read_Mask(9) => \Result_Mux_I/data_Read_Mask\(14),
      data_Read_Mask(8) => \Result_Mux_I/data_Read_Mask\(15),
      data_Read_Mask(7) => \Result_Mux_I/data_Read_Mask\(16),
      data_Read_Mask(6) => \Result_Mux_I/data_Read_Mask\(17),
      data_Read_Mask(5) => \Result_Mux_I/data_Read_Mask\(18),
      data_Read_Mask(4) => \Result_Mux_I/data_Read_Mask\(19),
      data_Read_Mask(3) => \Result_Mux_I/data_Read_Mask\(20),
      data_Read_Mask(2) => \Result_Mux_I/data_Read_Mask\(21),
      data_Read_Mask(1) => \Result_Mux_I/data_Read_Mask\(22),
      data_Read_Mask(0) => \Result_Mux_I/data_Read_Mask\(23),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      nonvalid_IFetch_n_reg => Decode_I_n_0,
      normal_piperun => \PC_Module_I/normal_piperun\,
      \out\(0) => \out\(0),
      writing_reg => Decode_I_n_131
    );
Decode_I: entity work.microblaze_mcs_0_Decode
     port map (
      ALU_Carry => ALU_Carry,
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      Buffer_Addr(2) => Buffer_Addr(1),
      Buffer_Addr(1) => Buffer_Addr(2),
      Buffer_Addr(0) => Buffer_Addr(3),
      Byte => Byte,
      Carry_In => Carry_In,
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      Doublet => Doublet,
      E(0) => Imm_Instr,
      EX_Result(0 to 31) => EX_Result(0 to 31),
      Imm_Value(0 to 15) => Imm_Value(0 to 15),
      LMB_Ready => LMB_Ready,
      MSR(2) => MSR(28),
      MSR(1) => MSR(29),
      MSR(0) => MSR(30),
      MSR_Rst => \MSR_Reg_I/MSR_Rst\,
      New_Value => \MSR_Reg_I/New_Value\,
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg\,
      \No_ECC.lmb_as_reg_0\ => \No_ECC.lmb_as_reg_0\,
      \No_ECC.lmb_as_reg_1\ => \No_ECC.lmb_as_reg_1\,
      \No_ECC.lmb_as_reg_2\ => \No_ECC.lmb_as_reg_2\,
      Op1_Low(0 to 1) => Op1_Low(0 to 1),
      OpSel1_SPR => OpSel1_SPR,
      PC_Incr => PC_Incr,
      POR_FF_I => POR_FF_I,
      Q(1) => Logic_Oper(0),
      Q(0) => Logic_Oper(1),
      R => R,
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      Reg_Write => Reg_Write,
      Reg_zero => Reg_zero,
      Res_Forward1 => Res_Forward1,
      Select_Logic => Select_Logic,
      Select_Logic_reg_0 => Select_Logic_reg,
      Sext16 => Sext16,
      Sext8 => Sext8,
      Sign_Extend => Sign_Extend,
      \Size_17to32.imm_Reg_reg[0]\(15) => \Operand_Select_I/imm_Reg\(0),
      \Size_17to32.imm_Reg_reg[0]\(14) => \Operand_Select_I/imm_Reg\(1),
      \Size_17to32.imm_Reg_reg[0]\(13) => \Operand_Select_I/imm_Reg\(2),
      \Size_17to32.imm_Reg_reg[0]\(12) => \Operand_Select_I/imm_Reg\(3),
      \Size_17to32.imm_Reg_reg[0]\(11) => \Operand_Select_I/imm_Reg\(4),
      \Size_17to32.imm_Reg_reg[0]\(10) => \Operand_Select_I/imm_Reg\(5),
      \Size_17to32.imm_Reg_reg[0]\(9) => \Operand_Select_I/imm_Reg\(6),
      \Size_17to32.imm_Reg_reg[0]\(8) => \Operand_Select_I/imm_Reg\(7),
      \Size_17to32.imm_Reg_reg[0]\(7) => \Operand_Select_I/imm_Reg\(8),
      \Size_17to32.imm_Reg_reg[0]\(6) => \Operand_Select_I/imm_Reg\(9),
      \Size_17to32.imm_Reg_reg[0]\(5) => \Operand_Select_I/imm_Reg\(10),
      \Size_17to32.imm_Reg_reg[0]\(4) => \Operand_Select_I/imm_Reg\(11),
      \Size_17to32.imm_Reg_reg[0]\(3) => \Operand_Select_I/imm_Reg\(12),
      \Size_17to32.imm_Reg_reg[0]\(2) => \Operand_Select_I/imm_Reg\(13),
      \Size_17to32.imm_Reg_reg[0]\(1) => \Operand_Select_I/imm_Reg\(14),
      \Size_17to32.imm_Reg_reg[0]\(0) => \Operand_Select_I/imm_Reg\(15),
      Sl_Rdy => Sl_Rdy,
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Synchronize.use_sync_reset.sync_reg[2]\,
      \Synchronize.use_sync_reset.sync_reg[2]_0\ => \Synchronize.use_sync_reset.sync_reg[2]_1\,
      \Synchronize.use_sync_reset.sync_reg[2]_1\ => \Synchronize.use_sync_reset.sync_reg[2]_2\,
      Unsigned_Op => Unsigned_Op,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1_0\ => Decode_I_n_131,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      \Using_FPGA.Native\ => \^jump\,
      \Using_FPGA.Native_0\ => Exception_Kind(0),
      \Using_FPGA.Native_1\ => Decode_I_n_52,
      \Using_FPGA.Native_10\ => Decode_I_n_62,
      \Using_FPGA.Native_11\ => Decode_I_n_63,
      \Using_FPGA.Native_12\ => Decode_I_n_64,
      \Using_FPGA.Native_13\ => Decode_I_n_65,
      \Using_FPGA.Native_14\ => Decode_I_n_66,
      \Using_FPGA.Native_15\ => Decode_I_n_67,
      \Using_FPGA.Native_16\ => Decode_I_n_68,
      \Using_FPGA.Native_17\ => Decode_I_n_69,
      \Using_FPGA.Native_18\ => Decode_I_n_70,
      \Using_FPGA.Native_19\ => Decode_I_n_71,
      \Using_FPGA.Native_2\ => Decode_I_n_54,
      \Using_FPGA.Native_20\ => Decode_I_n_72,
      \Using_FPGA.Native_21\ => Decode_I_n_73,
      \Using_FPGA.Native_22\ => Decode_I_n_74,
      \Using_FPGA.Native_23\ => Decode_I_n_75,
      \Using_FPGA.Native_24\ => Decode_I_n_76,
      \Using_FPGA.Native_25\ => Decode_I_n_77,
      \Using_FPGA.Native_26\ => Decode_I_n_78,
      \Using_FPGA.Native_27\ => Decode_I_n_79,
      \Using_FPGA.Native_28\ => Decode_I_n_80,
      \Using_FPGA.Native_29\ => Decode_I_n_81,
      \Using_FPGA.Native_3\ => Decode_I_n_55,
      \Using_FPGA.Native_30\ => Decode_I_n_82,
      \Using_FPGA.Native_31\ => Decode_I_n_83,
      \Using_FPGA.Native_32\ => Decode_I_n_84,
      \Using_FPGA.Native_33\ => Decode_I_n_85,
      \Using_FPGA.Native_34\ => Decode_I_n_91,
      \Using_FPGA.Native_35\ => Decode_I_n_92,
      \Using_FPGA.Native_36\ => Decode_I_n_93,
      \Using_FPGA.Native_37\ => Decode_I_n_94,
      \Using_FPGA.Native_38\ => Decode_I_n_95,
      \Using_FPGA.Native_39\ => Decode_I_n_96,
      \Using_FPGA.Native_4\ => Decode_I_n_56,
      \Using_FPGA.Native_40\ => Decode_I_n_97,
      \Using_FPGA.Native_41\ => Decode_I_n_98,
      \Using_FPGA.Native_42\ => Decode_I_n_99,
      \Using_FPGA.Native_43\ => Decode_I_n_124,
      \Using_FPGA.Native_44\ => Decode_I_n_125,
      \Using_FPGA.Native_45\ => Decode_I_n_126,
      \Using_FPGA.Native_46\ => Decode_I_n_128,
      \Using_FPGA.Native_47\ => Decode_I_n_129,
      \Using_FPGA.Native_48\(1) => Result_Sel(0),
      \Using_FPGA.Native_48\(0) => Result_Sel(1),
      \Using_FPGA.Native_49\ => Data_Flow_I_n_41,
      \Using_FPGA.Native_5\ => Decode_I_n_57,
      \Using_FPGA.Native_50\(1) => BRAM_Addr_B(0),
      \Using_FPGA.Native_50\(0) => BRAM_Addr_B(1),
      \Using_FPGA.Native_51\ => Data_Flow_I_n_40,
      \Using_FPGA.Native_52\ => Data_Flow_I_n_38,
      \Using_FPGA.Native_53\ => Data_Flow_I_n_39,
      \Using_FPGA.Native_54\ => Data_Flow_I_n_36,
      \Using_FPGA.Native_6\ => Decode_I_n_58,
      \Using_FPGA.Native_7\ => Decode_I_n_59,
      \Using_FPGA.Native_8\ => Decode_I_n_60,
      \Using_FPGA.Native_9\ => Decode_I_n_61,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      data_Read_Mask(23) => \Result_Mux_I/data_Read_Mask\(0),
      data_Read_Mask(22) => \Result_Mux_I/data_Read_Mask\(1),
      data_Read_Mask(21) => \Result_Mux_I/data_Read_Mask\(2),
      data_Read_Mask(20) => \Result_Mux_I/data_Read_Mask\(3),
      data_Read_Mask(19) => \Result_Mux_I/data_Read_Mask\(4),
      data_Read_Mask(18) => \Result_Mux_I/data_Read_Mask\(5),
      data_Read_Mask(17) => \Result_Mux_I/data_Read_Mask\(6),
      data_Read_Mask(16) => \Result_Mux_I/data_Read_Mask\(7),
      data_Read_Mask(15) => \Result_Mux_I/data_Read_Mask\(8),
      data_Read_Mask(14) => \Result_Mux_I/data_Read_Mask\(9),
      data_Read_Mask(13) => \Result_Mux_I/data_Read_Mask\(10),
      data_Read_Mask(12) => \Result_Mux_I/data_Read_Mask\(11),
      data_Read_Mask(11) => \Result_Mux_I/data_Read_Mask\(12),
      data_Read_Mask(10) => \Result_Mux_I/data_Read_Mask\(13),
      data_Read_Mask(9) => \Result_Mux_I/data_Read_Mask\(14),
      data_Read_Mask(8) => \Result_Mux_I/data_Read_Mask\(15),
      data_Read_Mask(7) => \Result_Mux_I/data_Read_Mask\(16),
      data_Read_Mask(6) => \Result_Mux_I/data_Read_Mask\(17),
      data_Read_Mask(5) => \Result_Mux_I/data_Read_Mask\(18),
      data_Read_Mask(4) => \Result_Mux_I/data_Read_Mask\(19),
      data_Read_Mask(3) => \Result_Mux_I/data_Read_Mask\(20),
      data_Read_Mask(2) => \Result_Mux_I/data_Read_Mask\(21),
      data_Read_Mask(1) => \Result_Mux_I/data_Read_Mask\(22),
      data_Read_Mask(0) => \Result_Mux_I/data_Read_Mask\(23),
      lmb_as => lmb_as,
      lmb_reg_read0 => lmb_reg_read0,
      lmb_reg_read_Q => lmb_reg_read_Q,
      lmb_reg_read_Q_reg => lmb_reg_read_Q_reg,
      lmb_reg_write => lmb_reg_write,
      lmb_reg_write0 => lmb_reg_write0,
      lmb_reg_write_reg => lmb_reg_write_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      mbar_is_sleep_reg_0 => Decode_I_n_0,
      msb => \Shift_Logic_Module_I/msb\,
      normal_piperun => \PC_Module_I/normal_piperun\,
      \out\(0) => \out\(0),
      pc_write_I => \PC_Module_I/pc_write_I\,
      reset_temp => reset_temp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_iomodule is
  port (
    UART_Tx : out STD_LOGIC;
    lmb_reg_read_Q : out STD_LOGIC;
    lmb_reg_write : out STD_LOGIC;
    Extend_Data_Read : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    is_lwx_I_reg : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    ex_Valid_reg : out STD_LOGIC;
    UART_Interrupt : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    lmb_reg_read0 : in STD_LOGIC;
    LMB_Rst_reg : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    lmb_reg_write0 : in STD_LOGIC;
    sel_LSB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTB : in STD_LOGIC_VECTOR ( 0 to 31 );
    \No_ECC.lmb_as_reg\ : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \write_Addr_I_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_iomodule : entity is "iomodule";
end microblaze_mcs_0_iomodule;

architecture STRUCTURE of microblaze_mcs_0_iomodule is
  signal \^is_lwx_i_reg\ : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \^lmb_reg_read_q\ : STD_LOGIC;
  signal lmb_reg_read_reg_n_0 : STD_LOGIC;
  signal \^lmb_reg_write\ : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal uart_tx_write : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of uart_tx_write : signal is "SOFT";
  signal uart_tx_write_inferred_i_2_n_0 : STD_LOGIC;
  signal write_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of write_data : signal is "SOFT";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__1\ : label is "soft_lutpair9";
  attribute KEEP : string;
  attribute KEEP of \write_data_reg[0]\ : label is "yes";
  attribute KEEP of \write_data_reg[10]\ : label is "yes";
  attribute KEEP of \write_data_reg[11]\ : label is "yes";
  attribute KEEP of \write_data_reg[12]\ : label is "yes";
  attribute KEEP of \write_data_reg[13]\ : label is "yes";
  attribute KEEP of \write_data_reg[14]\ : label is "yes";
  attribute KEEP of \write_data_reg[15]\ : label is "yes";
  attribute KEEP of \write_data_reg[16]\ : label is "yes";
  attribute KEEP of \write_data_reg[17]\ : label is "yes";
  attribute KEEP of \write_data_reg[18]\ : label is "yes";
  attribute KEEP of \write_data_reg[19]\ : label is "yes";
  attribute KEEP of \write_data_reg[1]\ : label is "yes";
  attribute KEEP of \write_data_reg[20]\ : label is "yes";
  attribute KEEP of \write_data_reg[21]\ : label is "yes";
  attribute KEEP of \write_data_reg[22]\ : label is "yes";
  attribute KEEP of \write_data_reg[23]\ : label is "yes";
  attribute KEEP of \write_data_reg[24]\ : label is "yes";
  attribute KEEP of \write_data_reg[25]\ : label is "yes";
  attribute KEEP of \write_data_reg[26]\ : label is "yes";
  attribute KEEP of \write_data_reg[27]\ : label is "yes";
  attribute KEEP of \write_data_reg[28]\ : label is "yes";
  attribute KEEP of \write_data_reg[29]\ : label is "yes";
  attribute KEEP of \write_data_reg[2]\ : label is "yes";
  attribute KEEP of \write_data_reg[30]\ : label is "yes";
  attribute KEEP of \write_data_reg[31]\ : label is "yes";
  attribute KEEP of \write_data_reg[3]\ : label is "yes";
  attribute KEEP of \write_data_reg[4]\ : label is "yes";
  attribute KEEP of \write_data_reg[5]\ : label is "yes";
  attribute KEEP of \write_data_reg[6]\ : label is "yes";
  attribute KEEP of \write_data_reg[7]\ : label is "yes";
  attribute KEEP of \write_data_reg[8]\ : label is "yes";
  attribute KEEP of \write_data_reg[9]\ : label is "yes";
begin
  is_lwx_I_reg <= \^is_lwx_i_reg\;
  lmb_reg_read_Q <= \^lmb_reg_read_q\;
  lmb_reg_write <= \^lmb_reg_write\;
IOModule_Core_I1: entity work.microblaze_mcs_0_Iomodule_core
     port map (
      Clk => Clk,
      D(7 downto 0) => write_data(7 downto 0),
      DATA_OUTB(0 to 31) => DATA_OUTB(0 to 31),
      Data_Read => Data_Read,
      E(0) => uart_tx_write,
      Extend_Data_Read(15 downto 0) => Extend_Data_Read(15 downto 0),
      LMB_Rst_reg => LMB_Rst_reg,
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg\,
      Q(4) => \lmb_abus_Q_reg_n_0_[1]\,
      Q(3) => \lmb_abus_Q_reg_n_0_[2]\,
      Q(2) => \lmb_abus_Q_reg_n_0_[3]\,
      Q(1) => \lmb_abus_Q_reg_n_0_[4]\,
      Q(0) => \lmb_abus_Q_reg_n_0_[5]\,
      Sl_Rdy => Sl_Rdy,
      UART_Interrupt => UART_Interrupt,
      UART_Rx => UART_Rx,
      UART_Tx => UART_Tx,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_9\,
      lmb_as => lmb_as,
      lmb_reg_read_Q_reg => \^is_lwx_i_reg\,
      lmb_reg_read_Q_reg_0 => \^lmb_reg_read_q\,
      lmb_reg_read_reg => lmb_reg_read_reg_n_0,
      lmb_reg_write_reg => \^lmb_reg_write\,
      sel_LSB(1 downto 0) => sel_LSB(1 downto 0)
    );
\Using_FPGA.Native_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \^lmb_reg_write\,
      I1 => \^lmb_reg_read_q\,
      I2 => Sl_Rdy,
      I3 => lmb_as,
      O => ex_Valid_reg
    );
\Using_FPGA.Native_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^lmb_reg_read_q\,
      I1 => \^lmb_reg_write\,
      O => \^is_lwx_i_reg\
    );
\lmb_abus_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(5),
      Q => p_0_in16_in,
      R => '0'
    );
\lmb_abus_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(4),
      Q => \lmb_abus_Q_reg_n_0_[1]\,
      R => '0'
    );
\lmb_abus_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(3),
      Q => \lmb_abus_Q_reg_n_0_[2]\,
      R => '0'
    );
\lmb_abus_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(2),
      Q => \lmb_abus_Q_reg_n_0_[3]\,
      R => '0'
    );
\lmb_abus_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(1),
      Q => \lmb_abus_Q_reg_n_0_[4]\,
      R => '0'
    );
\lmb_abus_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(0),
      Q => \lmb_abus_Q_reg_n_0_[5]\,
      R => '0'
    );
lmb_reg_read_Q_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => lmb_reg_read_reg_n_0,
      Q => \^lmb_reg_read_q\,
      R => '0'
    );
lmb_reg_read_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => lmb_reg_read0,
      Q => lmb_reg_read_reg_n_0,
      R => '0'
    );
lmb_reg_write_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => lmb_reg_write0,
      Q => \^lmb_reg_write\,
      R => '0'
    );
uart_tx_write_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => uart_tx_write_inferred_i_2_n_0,
      I1 => p_0_in16_in,
      I2 => \^lmb_reg_write\,
      I3 => \lmb_abus_Q_reg_n_0_[2]\,
      I4 => \lmb_abus_Q_reg_n_0_[3]\,
      O => uart_tx_write
    );
uart_tx_write_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \lmb_abus_Q_reg_n_0_[5]\,
      I1 => \lmb_abus_Q_reg_n_0_[1]\,
      I2 => \lmb_abus_Q_reg_n_0_[4]\,
      O => uart_tx_write_inferred_i_2_n_0
    );
\write_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(0),
      Q => write_data(0),
      R => '0'
    );
\write_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(10),
      Q => write_data(10),
      R => '0'
    );
\write_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(11),
      Q => write_data(11),
      R => '0'
    );
\write_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(12),
      Q => write_data(12),
      R => '0'
    );
\write_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(13),
      Q => write_data(13),
      R => '0'
    );
\write_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(14),
      Q => write_data(14),
      R => '0'
    );
\write_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(15),
      Q => write_data(15),
      R => '0'
    );
\write_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(16),
      Q => write_data(16),
      R => '0'
    );
\write_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(17),
      Q => write_data(17),
      R => '0'
    );
\write_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(18),
      Q => write_data(18),
      R => '0'
    );
\write_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(19),
      Q => write_data(19),
      R => '0'
    );
\write_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(1),
      Q => write_data(1),
      R => '0'
    );
\write_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(20),
      Q => write_data(20),
      R => '0'
    );
\write_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(21),
      Q => write_data(21),
      R => '0'
    );
\write_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(22),
      Q => write_data(22),
      R => '0'
    );
\write_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(23),
      Q => write_data(23),
      R => '0'
    );
\write_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(24),
      Q => write_data(24),
      R => '0'
    );
\write_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(25),
      Q => write_data(25),
      R => '0'
    );
\write_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(26),
      Q => write_data(26),
      R => '0'
    );
\write_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(27),
      Q => write_data(27),
      R => '0'
    );
\write_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(28),
      Q => write_data(28),
      R => '0'
    );
\write_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(29),
      Q => write_data(29),
      R => '0'
    );
\write_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(2),
      Q => write_data(2),
      R => '0'
    );
\write_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(30),
      Q => write_data(30),
      R => '0'
    );
\write_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(31),
      Q => write_data(31),
      R => '0'
    );
\write_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(3),
      Q => write_data(3),
      R => '0'
    );
\write_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(4),
      Q => write_data(4),
      R => '0'
    );
\write_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(5),
      Q => write_data(5),
      R => '0'
    );
\write_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(6),
      Q => write_data(6),
      R => '0'
    );
\write_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(7),
      Q => write_data(7),
      R => '0'
    );
\write_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(8),
      Q => write_data(8),
      R => '0'
    );
\write_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \write_Addr_I_reg[0]\(9),
      Q => write_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MicroBlaze_Core is
  port (
    sel_LSB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_INB : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    lmb_reg_write0 : out STD_LOGIC;
    lmb_reg_read0 : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    \No_ECC.lmb_as_reg\ : out STD_LOGIC;
    \No_ECC.lmb_as_reg_0\ : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    \No_ECC.Sl_Rdy_reg\ : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 10 );
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 10 );
    Clk : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    \No_ECC.lmb_as_reg_1\ : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    lmb_reg_write_reg : in STD_LOGIC;
    lmb_reg_write : in STD_LOGIC;
    lmb_reg_read_Q : in STD_LOGIC;
    \No_ECC.lmb_as_reg_2\ : in STD_LOGIC;
    lmb_reg_read_Q_reg : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    reset_temp : in STD_LOGIC;
    POR_FF_I : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_0\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_1\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_2\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_3\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_4\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_5\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_6\ : in STD_LOGIC;
    \cipr_rd_dff_all[24].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[25].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[26].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[27].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[28].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[29].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[30].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[31].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MicroBlaze_Core : entity is "MicroBlaze_Core";
end microblaze_mcs_0_MicroBlaze_Core;

architecture STRUCTURE of microblaze_mcs_0_MicroBlaze_Core is
  signal \Area.Core_n_2\ : STD_LOGIC;
  signal \Decode_I/PreFetch_Buffer_I/R\ : STD_LOGIC;
  signal \Decode_I/Reset18_out\ : STD_LOGIC;
  signal Exception_Kind : STD_LOGIC_VECTOR ( 30 to 30 );
  signal Jump : STD_LOGIC;
  signal Reset_DFF_n_2 : STD_LOGIC;
  signal Reset_DFF_n_3 : STD_LOGIC;
  signal Reset_DFF_n_4 : STD_LOGIC;
  signal Reset_DFF_n_5 : STD_LOGIC;
begin
\Area.Core\: entity work.microblaze_mcs_0_MicroBlaze_Area
     port map (
      ADDRA(0 to 10) => ADDRA(0 to 10),
      ADDRB(0 to 10) => ADDRB(0 to 10),
      Clk => Clk,
      DATA_INB(0 to 31) => DATA_INB(0 to 31),
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      Data_Read => Data_Read,
      Exception_Kind(0) => Exception_Kind(30),
      Extend_Data_Read(15 downto 0) => Extend_Data_Read(15 downto 0),
      Jump => Jump,
      LMB_Ready => LMB_Ready,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \No_ECC.Sl_Rdy_reg_0\ => \No_ECC.Sl_Rdy_reg_0\,
      \No_ECC.Sl_Rdy_reg_1\ => \No_ECC.Sl_Rdy_reg_1\,
      \No_ECC.Sl_Rdy_reg_2\ => \No_ECC.Sl_Rdy_reg_2\,
      \No_ECC.Sl_Rdy_reg_3\ => \No_ECC.Sl_Rdy_reg_3\,
      \No_ECC.Sl_Rdy_reg_4\ => \No_ECC.Sl_Rdy_reg_4\,
      \No_ECC.Sl_Rdy_reg_5\ => \No_ECC.Sl_Rdy_reg_5\,
      \No_ECC.Sl_Rdy_reg_6\ => \No_ECC.Sl_Rdy_reg_6\,
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg\,
      \No_ECC.lmb_as_reg_0\ => \No_ECC.lmb_as_reg_0\,
      \No_ECC.lmb_as_reg_1\ => \No_ECC.lmb_as_reg_1\,
      \No_ECC.lmb_as_reg_2\ => \No_ECC.lmb_as_reg_2\,
      POR_FF_I => POR_FF_I,
      R => \Decode_I/PreFetch_Buffer_I/R\,
      Select_Logic_reg => \Area.Core_n_2\,
      Sl_Rdy => Sl_Rdy,
      \Synchronize.use_sync_reset.sync_reg[2]\ => Reset_DFF_n_5,
      \Synchronize.use_sync_reset.sync_reg[2]_0\ => Reset_DFF_n_4,
      \Synchronize.use_sync_reset.sync_reg[2]_1\ => Reset_DFF_n_3,
      \Synchronize.use_sync_reset.sync_reg[2]_2\ => Reset_DFF_n_2,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[1].RAMB36_I1\,
      WEB(0 to 3) => WEB(0 to 3),
      \cipr_rd_dff_all[24].fdr_i\ => \cipr_rd_dff_all[24].fdr_i\,
      \cipr_rd_dff_all[25].fdr_i\ => \cipr_rd_dff_all[25].fdr_i\,
      \cipr_rd_dff_all[26].fdr_i\ => \cipr_rd_dff_all[26].fdr_i\,
      \cipr_rd_dff_all[27].fdr_i\ => \cipr_rd_dff_all[27].fdr_i\,
      \cipr_rd_dff_all[28].fdr_i\ => \cipr_rd_dff_all[28].fdr_i\,
      \cipr_rd_dff_all[29].fdr_i\ => \cipr_rd_dff_all[29].fdr_i\,
      \cipr_rd_dff_all[30].fdr_i\ => \cipr_rd_dff_all[30].fdr_i\,
      \cipr_rd_dff_all[31].fdr_i\ => \cipr_rd_dff_all[31].fdr_i\,
      lmb_as => lmb_as,
      lmb_reg_read0 => lmb_reg_read0,
      lmb_reg_read_Q => lmb_reg_read_Q,
      lmb_reg_read_Q_reg => lmb_reg_read_Q_reg,
      lmb_reg_write => lmb_reg_write,
      lmb_reg_write0 => lmb_reg_write0,
      lmb_reg_write_reg => lmb_reg_write_reg,
      \out\(0) => \Decode_I/Reset18_out\,
      reset_temp => reset_temp,
      sel_LSB(1 downto 0) => sel_LSB(1 downto 0)
    );
Reset_DFF: entity work.microblaze_mcs_0_mb_sync_bit
     port map (
      Clk => Clk,
      Exception_Kind(0) => Exception_Kind(30),
      Jump => Jump,
      R => \Decode_I/PreFetch_Buffer_I/R\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => Reset_DFF_n_5,
      \Using_FPGA.Native\ => Reset_DFF_n_4,
      \Using_FPGA.take_Intr_2nd_Phase_reg\ => \Area.Core_n_2\,
      \Using_LWX_SWX_instr.reservation_reg\ => Reset_DFF_n_2,
      \out\(0) => \Decode_I/Reset18_out\,
      reset_temp => reset_temp,
      write_Reg_reg => Reset_DFF_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MicroBlaze is
  port (
    sel_LSB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_INB : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : out STD_LOGIC;
    lmb_reg_write0 : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 10 );
    lmb_reg_read0 : out STD_LOGIC;
    \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : out STD_LOGIC;
    \No_ECC.lmb_as_reg\ : out STD_LOGIC;
    \No_ECC.lmb_as_reg_0\ : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    \No_ECC.Sl_Rdy_reg\ : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 10 );
    Clk : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    \No_ECC.lmb_as_reg_1\ : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    lmb_reg_write_reg : in STD_LOGIC;
    lmb_reg_write : in STD_LOGIC;
    lmb_reg_read_Q : in STD_LOGIC;
    \No_ECC.lmb_as_reg_2\ : in STD_LOGIC;
    lmb_reg_read_Q_reg : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    reset_temp : in STD_LOGIC;
    POR_FF_I : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_0\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_1\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_2\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_3\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_4\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_5\ : in STD_LOGIC;
    \No_ECC.Sl_Rdy_reg_6\ : in STD_LOGIC;
    \cipr_rd_dff_all[24].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[25].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[26].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[27].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[28].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[29].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[30].fdr_i\ : in STD_LOGIC;
    \cipr_rd_dff_all[31].fdr_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MicroBlaze : entity is "MicroBlaze";
end microblaze_mcs_0_MicroBlaze;

architecture STRUCTURE of microblaze_mcs_0_MicroBlaze is
begin
MicroBlaze_Core_I: entity work.microblaze_mcs_0_MicroBlaze_Core
     port map (
      ADDRA(0 to 10) => ADDRA(0 to 10),
      ADDRB(0 to 10) => ADDRB(0 to 10),
      Clk => Clk,
      DATA_INB(0 to 31) => DATA_INB(0 to 31),
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      Data_Read => Data_Read,
      Extend_Data_Read(15 downto 0) => Extend_Data_Read(15 downto 0),
      LMB_Ready => LMB_Ready,
      \No_ECC.Sl_Rdy_reg\ => \No_ECC.Sl_Rdy_reg\,
      \No_ECC.Sl_Rdy_reg_0\ => \No_ECC.Sl_Rdy_reg_0\,
      \No_ECC.Sl_Rdy_reg_1\ => \No_ECC.Sl_Rdy_reg_1\,
      \No_ECC.Sl_Rdy_reg_2\ => \No_ECC.Sl_Rdy_reg_2\,
      \No_ECC.Sl_Rdy_reg_3\ => \No_ECC.Sl_Rdy_reg_3\,
      \No_ECC.Sl_Rdy_reg_4\ => \No_ECC.Sl_Rdy_reg_4\,
      \No_ECC.Sl_Rdy_reg_5\ => \No_ECC.Sl_Rdy_reg_5\,
      \No_ECC.Sl_Rdy_reg_6\ => \No_ECC.Sl_Rdy_reg_6\,
      \No_ECC.lmb_as_reg\ => \No_ECC.lmb_as_reg\,
      \No_ECC.lmb_as_reg_0\ => \No_ECC.lmb_as_reg_0\,
      \No_ECC.lmb_as_reg_1\ => \No_ECC.lmb_as_reg_1\,
      \No_ECC.lmb_as_reg_2\ => \No_ECC.lmb_as_reg_2\,
      POR_FF_I => POR_FF_I,
      Sl_Rdy => Sl_Rdy,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => \Using_B36_S18.The_BRAMs[0].RAMB36_I1\,
      \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ => LMB_AddrStrobe,
      WEB(0 to 3) => WEB(0 to 3),
      \cipr_rd_dff_all[24].fdr_i\ => \cipr_rd_dff_all[24].fdr_i\,
      \cipr_rd_dff_all[25].fdr_i\ => \cipr_rd_dff_all[25].fdr_i\,
      \cipr_rd_dff_all[26].fdr_i\ => \cipr_rd_dff_all[26].fdr_i\,
      \cipr_rd_dff_all[27].fdr_i\ => \cipr_rd_dff_all[27].fdr_i\,
      \cipr_rd_dff_all[28].fdr_i\ => \cipr_rd_dff_all[28].fdr_i\,
      \cipr_rd_dff_all[29].fdr_i\ => \cipr_rd_dff_all[29].fdr_i\,
      \cipr_rd_dff_all[30].fdr_i\ => \cipr_rd_dff_all[30].fdr_i\,
      \cipr_rd_dff_all[31].fdr_i\ => \cipr_rd_dff_all[31].fdr_i\,
      lmb_as => lmb_as,
      lmb_reg_read0 => lmb_reg_read0,
      lmb_reg_read_Q => lmb_reg_read_Q,
      lmb_reg_read_Q_reg => lmb_reg_read_Q_reg,
      lmb_reg_write => lmb_reg_write,
      lmb_reg_write0 => lmb_reg_write0,
      lmb_reg_write_reg => lmb_reg_write_reg,
      reset_temp => reset_temp,
      sel_LSB(1 downto 0) => sel_LSB(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_microblaze_mcs is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IO_Addr_Strobe : out STD_LOGIC;
    IO_Read_Strobe : out STD_LOGIC;
    IO_Write_Strobe : out STD_LOGIC;
    IO_Address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Byte_Enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IO_Write_Data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Read_Data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Ready : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    UART_Tx : out STD_LOGIC;
    UART_Interrupt : out STD_LOGIC;
    FIT1_Interrupt : out STD_LOGIC;
    FIT1_Toggle : out STD_LOGIC;
    FIT2_Interrupt : out STD_LOGIC;
    FIT2_Toggle : out STD_LOGIC;
    FIT3_Interrupt : out STD_LOGIC;
    FIT3_Toggle : out STD_LOGIC;
    FIT4_Interrupt : out STD_LOGIC;
    FIT4_Toggle : out STD_LOGIC;
    PIT1_Enable : in STD_LOGIC;
    PIT1_Interrupt : out STD_LOGIC;
    PIT1_Toggle : out STD_LOGIC;
    PIT2_Enable : in STD_LOGIC;
    PIT2_Interrupt : out STD_LOGIC;
    PIT2_Toggle : out STD_LOGIC;
    PIT3_Enable : in STD_LOGIC;
    PIT3_Interrupt : out STD_LOGIC;
    PIT3_Toggle : out STD_LOGIC;
    PIT4_Enable : in STD_LOGIC;
    PIT4_Interrupt : out STD_LOGIC;
    PIT4_Toggle : out STD_LOGIC;
    GPO1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPO2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPO3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPO4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI1_Interrupt : out STD_LOGIC;
    GPI2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI2_Interrupt : out STD_LOGIC;
    GPI3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI3_Interrupt : out STD_LOGIC;
    GPI4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI4_Interrupt : out STD_LOGIC;
    INTC_Interrupt : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTC_IRQ : out STD_LOGIC;
    Trace_Instruction : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Valid_Instr : out STD_LOGIC;
    Trace_PC : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Reg_Write : out STD_LOGIC;
    Trace_Reg_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_MSR_Reg : out STD_LOGIC_VECTOR ( 0 to 14 );
    Trace_New_Reg_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Jump_Taken : out STD_LOGIC;
    Trace_Delay_Slot : out STD_LOGIC;
    Trace_Data_Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Access : out STD_LOGIC;
    Trace_Data_Read : out STD_LOGIC;
    Trace_Data_Write : out STD_LOGIC;
    Trace_Data_Write_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    Trace_MB_Halted : out STD_LOGIC
  );
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of microblaze_mcs_0_microblaze_mcs : entity is "artix7";
  attribute C_FIT1_INTERRUPT : integer;
  attribute C_FIT1_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_FIT1_No_CLOCKS : integer;
  attribute C_FIT1_No_CLOCKS of microblaze_mcs_0_microblaze_mcs : entity is 6216;
  attribute C_FIT2_INTERRUPT : integer;
  attribute C_FIT2_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_FIT2_No_CLOCKS : integer;
  attribute C_FIT2_No_CLOCKS of microblaze_mcs_0_microblaze_mcs : entity is 6216;
  attribute C_FIT3_INTERRUPT : integer;
  attribute C_FIT3_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_FIT3_No_CLOCKS : integer;
  attribute C_FIT3_No_CLOCKS of microblaze_mcs_0_microblaze_mcs : entity is 6216;
  attribute C_FIT4_INTERRUPT : integer;
  attribute C_FIT4_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_FIT4_No_CLOCKS : integer;
  attribute C_FIT4_No_CLOCKS of microblaze_mcs_0_microblaze_mcs : entity is 6216;
  attribute C_FREQ : integer;
  attribute C_FREQ of microblaze_mcs_0_microblaze_mcs : entity is 100000000;
  attribute C_GPI1_INTERRUPT : integer;
  attribute C_GPI1_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_GPI1_SIZE : integer;
  attribute C_GPI1_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_GPI2_INTERRUPT : integer;
  attribute C_GPI2_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_GPI2_SIZE : integer;
  attribute C_GPI2_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_GPI3_INTERRUPT : integer;
  attribute C_GPI3_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_GPI3_SIZE : integer;
  attribute C_GPI3_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_GPI4_INTERRUPT : integer;
  attribute C_GPI4_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_GPI4_SIZE : integer;
  attribute C_GPI4_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_GPO1_INIT : integer;
  attribute C_GPO1_INIT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_GPO1_SIZE : integer;
  attribute C_GPO1_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_GPO2_INIT : integer;
  attribute C_GPO2_INIT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_GPO2_SIZE : integer;
  attribute C_GPO2_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_GPO3_INIT : integer;
  attribute C_GPO3_INIT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_GPO3_SIZE : integer;
  attribute C_GPO3_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_GPO4_INIT : integer;
  attribute C_GPO4_INIT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_GPO4_SIZE : integer;
  attribute C_GPO4_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_INTC_ASYNC_INTR : string;
  attribute C_INTC_ASYNC_INTR of microblaze_mcs_0_microblaze_mcs : entity is "16'b1111111111111111";
  attribute C_INTC_INTR_SIZE : integer;
  attribute C_INTC_INTR_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 1;
  attribute C_INTC_LEVEL_EDGE : string;
  attribute C_INTC_LEVEL_EDGE of microblaze_mcs_0_microblaze_mcs : entity is "16'b0000000000000000";
  attribute C_INTC_NUM_SYNC_FF : integer;
  attribute C_INTC_NUM_SYNC_FF of microblaze_mcs_0_microblaze_mcs : entity is 2;
  attribute C_INTC_POSITIVE : string;
  attribute C_INTC_POSITIVE of microblaze_mcs_0_microblaze_mcs : entity is "16'b1111111111111111";
  attribute C_INTC_USE_EXT_INTR : integer;
  attribute C_INTC_USE_EXT_INTR of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_JTAG_CHAIN : integer;
  attribute C_JTAG_CHAIN of microblaze_mcs_0_microblaze_mcs : entity is 2;
  attribute C_MEMSIZE : integer;
  attribute C_MEMSIZE of microblaze_mcs_0_microblaze_mcs : entity is 8192;
  attribute C_MICROBLAZE_INSTANCE : string;
  attribute C_MICROBLAZE_INSTANCE of microblaze_mcs_0_microblaze_mcs : entity is "microblaze_mcs_0";
  attribute C_PATH : string;
  attribute C_PATH of microblaze_mcs_0_microblaze_mcs : entity is "mcs_0/U0";
  attribute C_PIT1_INTERRUPT : integer;
  attribute C_PIT1_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_PIT1_PRESCALER : integer;
  attribute C_PIT1_PRESCALER of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_PIT1_READABLE : integer;
  attribute C_PIT1_READABLE of microblaze_mcs_0_microblaze_mcs : entity is 1;
  attribute C_PIT1_SIZE : integer;
  attribute C_PIT1_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_PIT2_INTERRUPT : integer;
  attribute C_PIT2_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_PIT2_PRESCALER : integer;
  attribute C_PIT2_PRESCALER of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_PIT2_READABLE : integer;
  attribute C_PIT2_READABLE of microblaze_mcs_0_microblaze_mcs : entity is 1;
  attribute C_PIT2_SIZE : integer;
  attribute C_PIT2_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_PIT3_INTERRUPT : integer;
  attribute C_PIT3_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_PIT3_PRESCALER : integer;
  attribute C_PIT3_PRESCALER of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_PIT3_READABLE : integer;
  attribute C_PIT3_READABLE of microblaze_mcs_0_microblaze_mcs : entity is 1;
  attribute C_PIT3_SIZE : integer;
  attribute C_PIT3_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_PIT4_INTERRUPT : integer;
  attribute C_PIT4_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_PIT4_PRESCALER : integer;
  attribute C_PIT4_PRESCALER of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_PIT4_READABLE : integer;
  attribute C_PIT4_READABLE of microblaze_mcs_0_microblaze_mcs : entity is 1;
  attribute C_PIT4_SIZE : integer;
  attribute C_PIT4_SIZE of microblaze_mcs_0_microblaze_mcs : entity is 32;
  attribute C_TRACE : integer;
  attribute C_TRACE of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_UART_BAUDRATE : integer;
  attribute C_UART_BAUDRATE of microblaze_mcs_0_microblaze_mcs : entity is 9600;
  attribute C_UART_DATA_BITS : integer;
  attribute C_UART_DATA_BITS of microblaze_mcs_0_microblaze_mcs : entity is 8;
  attribute C_UART_ERROR_INTERRUPT : integer;
  attribute C_UART_ERROR_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_UART_ODD_PARITY : integer;
  attribute C_UART_ODD_PARITY of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_UART_PROG_BAUDRATE : integer;
  attribute C_UART_PROG_BAUDRATE of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_UART_RX_INTERRUPT : integer;
  attribute C_UART_RX_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_UART_TX_INTERRUPT : integer;
  attribute C_UART_TX_INTERRUPT of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_UART_USE_PARITY : integer;
  attribute C_UART_USE_PARITY of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_FIT1 : integer;
  attribute C_USE_FIT1 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_FIT2 : integer;
  attribute C_USE_FIT2 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_FIT3 : integer;
  attribute C_USE_FIT3 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_FIT4 : integer;
  attribute C_USE_FIT4 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_GPI1 : integer;
  attribute C_USE_GPI1 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_GPI2 : integer;
  attribute C_USE_GPI2 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_GPI3 : integer;
  attribute C_USE_GPI3 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_GPI4 : integer;
  attribute C_USE_GPI4 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_GPO1 : integer;
  attribute C_USE_GPO1 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_GPO2 : integer;
  attribute C_USE_GPO2 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_GPO3 : integer;
  attribute C_USE_GPO3 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_GPO4 : integer;
  attribute C_USE_GPO4 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_IO_BUS : integer;
  attribute C_USE_IO_BUS of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_PIT1 : integer;
  attribute C_USE_PIT1 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_PIT2 : integer;
  attribute C_USE_PIT2 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_PIT3 : integer;
  attribute C_USE_PIT3 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_PIT4 : integer;
  attribute C_USE_PIT4 of microblaze_mcs_0_microblaze_mcs : entity is 0;
  attribute C_USE_UART_RX : integer;
  attribute C_USE_UART_RX of microblaze_mcs_0_microblaze_mcs : entity is 1;
  attribute C_USE_UART_TX : integer;
  attribute C_USE_UART_TX of microblaze_mcs_0_microblaze_mcs : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_microblaze_mcs : entity is "microblaze_mcs";
end microblaze_mcs_0_microblaze_mcs;

architecture STRUCTURE of microblaze_mcs_0_microblaze_mcs is
  signal \<const0>\ : STD_LOGIC;
  signal BRAM_Addr_A : STD_LOGIC_VECTOR ( 19 to 29 );
  signal BRAM_Addr_B : STD_LOGIC_VECTOR ( 19 to 29 );
  signal BRAM_Din_B : STD_LOGIC_VECTOR ( 0 to 31 );
  signal BRAM_WEN_B : STD_LOGIC_VECTOR ( 0 to 3 );
  signal LMB_AddrStrobe : STD_LOGIC;
  signal LMB_ReadDBus : STD_LOGIC_VECTOR ( 0 to 31 );
  signal LMB_Ready : STD_LOGIC;
  signal LMB_Rst_i_1_n_0 : STD_LOGIC;
  signal LMB_Rst_reg_n_0 : STD_LOGIC;
  signal \MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/sel_LSB\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\ : STD_LOGIC_VECTOR ( 16 to 31 );
  signal \MicroBlaze_Core_I/reset_temp\ : STD_LOGIC;
  signal Sl_DBus : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Sl_Rdy : STD_LOGIC;
  signal Sl_Rdy_0 : STD_LOGIC;
  signal dlmb_cntlr_n_2 : STD_LOGIC;
  signal dlmb_cntlr_n_3 : STD_LOGIC;
  signal dlmb_n_0 : STD_LOGIC;
  signal ilmb_n_1 : STD_LOGIC;
  signal iomodule_0_n_19 : STD_LOGIC;
  signal iomodule_0_n_20 : STD_LOGIC;
  signal iomodule_0_n_21 : STD_LOGIC;
  signal iomodule_0_n_22 : STD_LOGIC;
  signal iomodule_0_n_23 : STD_LOGIC;
  signal iomodule_0_n_24 : STD_LOGIC;
  signal iomodule_0_n_25 : STD_LOGIC;
  signal iomodule_0_n_26 : STD_LOGIC;
  signal iomodule_0_n_27 : STD_LOGIC;
  signal iomodule_0_n_28 : STD_LOGIC;
  signal iomodule_0_n_29 : STD_LOGIC;
  signal iomodule_0_n_30 : STD_LOGIC;
  signal iomodule_0_n_31 : STD_LOGIC;
  signal iomodule_0_n_32 : STD_LOGIC;
  signal iomodule_0_n_34 : STD_LOGIC;
  signal iomodule_0_n_35 : STD_LOGIC;
  signal iomodule_0_n_36 : STD_LOGIC;
  signal iomodule_0_n_37 : STD_LOGIC;
  signal lmb_as : STD_LOGIC;
  signal lmb_as_1 : STD_LOGIC;
  signal lmb_reg_read0 : STD_LOGIC;
  signal lmb_reg_read_Q : STD_LOGIC;
  signal lmb_reg_write : STD_LOGIC;
  signal lmb_reg_write0 : STD_LOGIC;
  signal microblaze_I_n_48 : STD_LOGIC;
  signal microblaze_I_n_49 : STD_LOGIC;
  signal microblaze_I_n_50 : STD_LOGIC;
  signal microblaze_I_n_55 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \reset_vec_reg_n_0_[1]\ : STD_LOGIC;
  signal \reset_vec_reg_n_0_[2]\ : STD_LOGIC;
begin
  FIT1_Interrupt <= \<const0>\;
  FIT1_Toggle <= \<const0>\;
  FIT2_Interrupt <= \<const0>\;
  FIT2_Toggle <= \<const0>\;
  FIT3_Interrupt <= \<const0>\;
  FIT3_Toggle <= \<const0>\;
  FIT4_Interrupt <= \<const0>\;
  FIT4_Toggle <= \<const0>\;
  GPI1_Interrupt <= \<const0>\;
  GPI2_Interrupt <= \<const0>\;
  GPI3_Interrupt <= \<const0>\;
  GPI4_Interrupt <= \<const0>\;
  GPO1(31) <= \<const0>\;
  GPO1(30) <= \<const0>\;
  GPO1(29) <= \<const0>\;
  GPO1(28) <= \<const0>\;
  GPO1(27) <= \<const0>\;
  GPO1(26) <= \<const0>\;
  GPO1(25) <= \<const0>\;
  GPO1(24) <= \<const0>\;
  GPO1(23) <= \<const0>\;
  GPO1(22) <= \<const0>\;
  GPO1(21) <= \<const0>\;
  GPO1(20) <= \<const0>\;
  GPO1(19) <= \<const0>\;
  GPO1(18) <= \<const0>\;
  GPO1(17) <= \<const0>\;
  GPO1(16) <= \<const0>\;
  GPO1(15) <= \<const0>\;
  GPO1(14) <= \<const0>\;
  GPO1(13) <= \<const0>\;
  GPO1(12) <= \<const0>\;
  GPO1(11) <= \<const0>\;
  GPO1(10) <= \<const0>\;
  GPO1(9) <= \<const0>\;
  GPO1(8) <= \<const0>\;
  GPO1(7) <= \<const0>\;
  GPO1(6) <= \<const0>\;
  GPO1(5) <= \<const0>\;
  GPO1(4) <= \<const0>\;
  GPO1(3) <= \<const0>\;
  GPO1(2) <= \<const0>\;
  GPO1(1) <= \<const0>\;
  GPO1(0) <= \<const0>\;
  GPO2(31) <= \<const0>\;
  GPO2(30) <= \<const0>\;
  GPO2(29) <= \<const0>\;
  GPO2(28) <= \<const0>\;
  GPO2(27) <= \<const0>\;
  GPO2(26) <= \<const0>\;
  GPO2(25) <= \<const0>\;
  GPO2(24) <= \<const0>\;
  GPO2(23) <= \<const0>\;
  GPO2(22) <= \<const0>\;
  GPO2(21) <= \<const0>\;
  GPO2(20) <= \<const0>\;
  GPO2(19) <= \<const0>\;
  GPO2(18) <= \<const0>\;
  GPO2(17) <= \<const0>\;
  GPO2(16) <= \<const0>\;
  GPO2(15) <= \<const0>\;
  GPO2(14) <= \<const0>\;
  GPO2(13) <= \<const0>\;
  GPO2(12) <= \<const0>\;
  GPO2(11) <= \<const0>\;
  GPO2(10) <= \<const0>\;
  GPO2(9) <= \<const0>\;
  GPO2(8) <= \<const0>\;
  GPO2(7) <= \<const0>\;
  GPO2(6) <= \<const0>\;
  GPO2(5) <= \<const0>\;
  GPO2(4) <= \<const0>\;
  GPO2(3) <= \<const0>\;
  GPO2(2) <= \<const0>\;
  GPO2(1) <= \<const0>\;
  GPO2(0) <= \<const0>\;
  GPO3(31) <= \<const0>\;
  GPO3(30) <= \<const0>\;
  GPO3(29) <= \<const0>\;
  GPO3(28) <= \<const0>\;
  GPO3(27) <= \<const0>\;
  GPO3(26) <= \<const0>\;
  GPO3(25) <= \<const0>\;
  GPO3(24) <= \<const0>\;
  GPO3(23) <= \<const0>\;
  GPO3(22) <= \<const0>\;
  GPO3(21) <= \<const0>\;
  GPO3(20) <= \<const0>\;
  GPO3(19) <= \<const0>\;
  GPO3(18) <= \<const0>\;
  GPO3(17) <= \<const0>\;
  GPO3(16) <= \<const0>\;
  GPO3(15) <= \<const0>\;
  GPO3(14) <= \<const0>\;
  GPO3(13) <= \<const0>\;
  GPO3(12) <= \<const0>\;
  GPO3(11) <= \<const0>\;
  GPO3(10) <= \<const0>\;
  GPO3(9) <= \<const0>\;
  GPO3(8) <= \<const0>\;
  GPO3(7) <= \<const0>\;
  GPO3(6) <= \<const0>\;
  GPO3(5) <= \<const0>\;
  GPO3(4) <= \<const0>\;
  GPO3(3) <= \<const0>\;
  GPO3(2) <= \<const0>\;
  GPO3(1) <= \<const0>\;
  GPO3(0) <= \<const0>\;
  GPO4(31) <= \<const0>\;
  GPO4(30) <= \<const0>\;
  GPO4(29) <= \<const0>\;
  GPO4(28) <= \<const0>\;
  GPO4(27) <= \<const0>\;
  GPO4(26) <= \<const0>\;
  GPO4(25) <= \<const0>\;
  GPO4(24) <= \<const0>\;
  GPO4(23) <= \<const0>\;
  GPO4(22) <= \<const0>\;
  GPO4(21) <= \<const0>\;
  GPO4(20) <= \<const0>\;
  GPO4(19) <= \<const0>\;
  GPO4(18) <= \<const0>\;
  GPO4(17) <= \<const0>\;
  GPO4(16) <= \<const0>\;
  GPO4(15) <= \<const0>\;
  GPO4(14) <= \<const0>\;
  GPO4(13) <= \<const0>\;
  GPO4(12) <= \<const0>\;
  GPO4(11) <= \<const0>\;
  GPO4(10) <= \<const0>\;
  GPO4(9) <= \<const0>\;
  GPO4(8) <= \<const0>\;
  GPO4(7) <= \<const0>\;
  GPO4(6) <= \<const0>\;
  GPO4(5) <= \<const0>\;
  GPO4(4) <= \<const0>\;
  GPO4(3) <= \<const0>\;
  GPO4(2) <= \<const0>\;
  GPO4(1) <= \<const0>\;
  GPO4(0) <= \<const0>\;
  INTC_IRQ <= \<const0>\;
  IO_Addr_Strobe <= \<const0>\;
  IO_Address(31) <= \<const0>\;
  IO_Address(30) <= \<const0>\;
  IO_Address(29) <= \<const0>\;
  IO_Address(28) <= \<const0>\;
  IO_Address(27) <= \<const0>\;
  IO_Address(26) <= \<const0>\;
  IO_Address(25) <= \<const0>\;
  IO_Address(24) <= \<const0>\;
  IO_Address(23) <= \<const0>\;
  IO_Address(22) <= \<const0>\;
  IO_Address(21) <= \<const0>\;
  IO_Address(20) <= \<const0>\;
  IO_Address(19) <= \<const0>\;
  IO_Address(18) <= \<const0>\;
  IO_Address(17) <= \<const0>\;
  IO_Address(16) <= \<const0>\;
  IO_Address(15) <= \<const0>\;
  IO_Address(14) <= \<const0>\;
  IO_Address(13) <= \<const0>\;
  IO_Address(12) <= \<const0>\;
  IO_Address(11) <= \<const0>\;
  IO_Address(10) <= \<const0>\;
  IO_Address(9) <= \<const0>\;
  IO_Address(8) <= \<const0>\;
  IO_Address(7) <= \<const0>\;
  IO_Address(6) <= \<const0>\;
  IO_Address(5) <= \<const0>\;
  IO_Address(4) <= \<const0>\;
  IO_Address(3) <= \<const0>\;
  IO_Address(2) <= \<const0>\;
  IO_Address(1) <= \<const0>\;
  IO_Address(0) <= \<const0>\;
  IO_Byte_Enable(3) <= \<const0>\;
  IO_Byte_Enable(2) <= \<const0>\;
  IO_Byte_Enable(1) <= \<const0>\;
  IO_Byte_Enable(0) <= \<const0>\;
  IO_Read_Strobe <= \<const0>\;
  IO_Write_Data(31) <= \<const0>\;
  IO_Write_Data(30) <= \<const0>\;
  IO_Write_Data(29) <= \<const0>\;
  IO_Write_Data(28) <= \<const0>\;
  IO_Write_Data(27) <= \<const0>\;
  IO_Write_Data(26) <= \<const0>\;
  IO_Write_Data(25) <= \<const0>\;
  IO_Write_Data(24) <= \<const0>\;
  IO_Write_Data(23) <= \<const0>\;
  IO_Write_Data(22) <= \<const0>\;
  IO_Write_Data(21) <= \<const0>\;
  IO_Write_Data(20) <= \<const0>\;
  IO_Write_Data(19) <= \<const0>\;
  IO_Write_Data(18) <= \<const0>\;
  IO_Write_Data(17) <= \<const0>\;
  IO_Write_Data(16) <= \<const0>\;
  IO_Write_Data(15) <= \<const0>\;
  IO_Write_Data(14) <= \<const0>\;
  IO_Write_Data(13) <= \<const0>\;
  IO_Write_Data(12) <= \<const0>\;
  IO_Write_Data(11) <= \<const0>\;
  IO_Write_Data(10) <= \<const0>\;
  IO_Write_Data(9) <= \<const0>\;
  IO_Write_Data(8) <= \<const0>\;
  IO_Write_Data(7) <= \<const0>\;
  IO_Write_Data(6) <= \<const0>\;
  IO_Write_Data(5) <= \<const0>\;
  IO_Write_Data(4) <= \<const0>\;
  IO_Write_Data(3) <= \<const0>\;
  IO_Write_Data(2) <= \<const0>\;
  IO_Write_Data(1) <= \<const0>\;
  IO_Write_Data(0) <= \<const0>\;
  IO_Write_Strobe <= \<const0>\;
  PIT1_Interrupt <= \<const0>\;
  PIT1_Toggle <= \<const0>\;
  PIT2_Interrupt <= \<const0>\;
  PIT2_Toggle <= \<const0>\;
  PIT3_Interrupt <= \<const0>\;
  PIT3_Toggle <= \<const0>\;
  PIT4_Interrupt <= \<const0>\;
  PIT4_Toggle <= \<const0>\;
  Trace_Data_Access <= \<const0>\;
  Trace_Data_Address(0) <= \<const0>\;
  Trace_Data_Address(1) <= \<const0>\;
  Trace_Data_Address(2) <= \<const0>\;
  Trace_Data_Address(3) <= \<const0>\;
  Trace_Data_Address(4) <= \<const0>\;
  Trace_Data_Address(5) <= \<const0>\;
  Trace_Data_Address(6) <= \<const0>\;
  Trace_Data_Address(7) <= \<const0>\;
  Trace_Data_Address(8) <= \<const0>\;
  Trace_Data_Address(9) <= \<const0>\;
  Trace_Data_Address(10) <= \<const0>\;
  Trace_Data_Address(11) <= \<const0>\;
  Trace_Data_Address(12) <= \<const0>\;
  Trace_Data_Address(13) <= \<const0>\;
  Trace_Data_Address(14) <= \<const0>\;
  Trace_Data_Address(15) <= \<const0>\;
  Trace_Data_Address(16) <= \<const0>\;
  Trace_Data_Address(17) <= \<const0>\;
  Trace_Data_Address(18) <= \<const0>\;
  Trace_Data_Address(19) <= \<const0>\;
  Trace_Data_Address(20) <= \<const0>\;
  Trace_Data_Address(21) <= \<const0>\;
  Trace_Data_Address(22) <= \<const0>\;
  Trace_Data_Address(23) <= \<const0>\;
  Trace_Data_Address(24) <= \<const0>\;
  Trace_Data_Address(25) <= \<const0>\;
  Trace_Data_Address(26) <= \<const0>\;
  Trace_Data_Address(27) <= \<const0>\;
  Trace_Data_Address(28) <= \<const0>\;
  Trace_Data_Address(29) <= \<const0>\;
  Trace_Data_Address(30) <= \<const0>\;
  Trace_Data_Address(31) <= \<const0>\;
  Trace_Data_Byte_Enable(0) <= \<const0>\;
  Trace_Data_Byte_Enable(1) <= \<const0>\;
  Trace_Data_Byte_Enable(2) <= \<const0>\;
  Trace_Data_Byte_Enable(3) <= \<const0>\;
  Trace_Data_Read <= \<const0>\;
  Trace_Data_Write <= \<const0>\;
  Trace_Data_Write_Value(0) <= \<const0>\;
  Trace_Data_Write_Value(1) <= \<const0>\;
  Trace_Data_Write_Value(2) <= \<const0>\;
  Trace_Data_Write_Value(3) <= \<const0>\;
  Trace_Data_Write_Value(4) <= \<const0>\;
  Trace_Data_Write_Value(5) <= \<const0>\;
  Trace_Data_Write_Value(6) <= \<const0>\;
  Trace_Data_Write_Value(7) <= \<const0>\;
  Trace_Data_Write_Value(8) <= \<const0>\;
  Trace_Data_Write_Value(9) <= \<const0>\;
  Trace_Data_Write_Value(10) <= \<const0>\;
  Trace_Data_Write_Value(11) <= \<const0>\;
  Trace_Data_Write_Value(12) <= \<const0>\;
  Trace_Data_Write_Value(13) <= \<const0>\;
  Trace_Data_Write_Value(14) <= \<const0>\;
  Trace_Data_Write_Value(15) <= \<const0>\;
  Trace_Data_Write_Value(16) <= \<const0>\;
  Trace_Data_Write_Value(17) <= \<const0>\;
  Trace_Data_Write_Value(18) <= \<const0>\;
  Trace_Data_Write_Value(19) <= \<const0>\;
  Trace_Data_Write_Value(20) <= \<const0>\;
  Trace_Data_Write_Value(21) <= \<const0>\;
  Trace_Data_Write_Value(22) <= \<const0>\;
  Trace_Data_Write_Value(23) <= \<const0>\;
  Trace_Data_Write_Value(24) <= \<const0>\;
  Trace_Data_Write_Value(25) <= \<const0>\;
  Trace_Data_Write_Value(26) <= \<const0>\;
  Trace_Data_Write_Value(27) <= \<const0>\;
  Trace_Data_Write_Value(28) <= \<const0>\;
  Trace_Data_Write_Value(29) <= \<const0>\;
  Trace_Data_Write_Value(30) <= \<const0>\;
  Trace_Data_Write_Value(31) <= \<const0>\;
  Trace_Delay_Slot <= \<const0>\;
  Trace_Instruction(0) <= \<const0>\;
  Trace_Instruction(1) <= \<const0>\;
  Trace_Instruction(2) <= \<const0>\;
  Trace_Instruction(3) <= \<const0>\;
  Trace_Instruction(4) <= \<const0>\;
  Trace_Instruction(5) <= \<const0>\;
  Trace_Instruction(6) <= \<const0>\;
  Trace_Instruction(7) <= \<const0>\;
  Trace_Instruction(8) <= \<const0>\;
  Trace_Instruction(9) <= \<const0>\;
  Trace_Instruction(10) <= \<const0>\;
  Trace_Instruction(11) <= \<const0>\;
  Trace_Instruction(12) <= \<const0>\;
  Trace_Instruction(13) <= \<const0>\;
  Trace_Instruction(14) <= \<const0>\;
  Trace_Instruction(15) <= \<const0>\;
  Trace_Instruction(16) <= \<const0>\;
  Trace_Instruction(17) <= \<const0>\;
  Trace_Instruction(18) <= \<const0>\;
  Trace_Instruction(19) <= \<const0>\;
  Trace_Instruction(20) <= \<const0>\;
  Trace_Instruction(21) <= \<const0>\;
  Trace_Instruction(22) <= \<const0>\;
  Trace_Instruction(23) <= \<const0>\;
  Trace_Instruction(24) <= \<const0>\;
  Trace_Instruction(25) <= \<const0>\;
  Trace_Instruction(26) <= \<const0>\;
  Trace_Instruction(27) <= \<const0>\;
  Trace_Instruction(28) <= \<const0>\;
  Trace_Instruction(29) <= \<const0>\;
  Trace_Instruction(30) <= \<const0>\;
  Trace_Instruction(31) <= \<const0>\;
  Trace_Jump_Taken <= \<const0>\;
  Trace_MB_Halted <= \<const0>\;
  Trace_MSR_Reg(0) <= \<const0>\;
  Trace_MSR_Reg(1) <= \<const0>\;
  Trace_MSR_Reg(2) <= \<const0>\;
  Trace_MSR_Reg(3) <= \<const0>\;
  Trace_MSR_Reg(4) <= \<const0>\;
  Trace_MSR_Reg(5) <= \<const0>\;
  Trace_MSR_Reg(6) <= \<const0>\;
  Trace_MSR_Reg(7) <= \<const0>\;
  Trace_MSR_Reg(8) <= \<const0>\;
  Trace_MSR_Reg(9) <= \<const0>\;
  Trace_MSR_Reg(10) <= \<const0>\;
  Trace_MSR_Reg(11) <= \<const0>\;
  Trace_MSR_Reg(12) <= \<const0>\;
  Trace_MSR_Reg(13) <= \<const0>\;
  Trace_MSR_Reg(14) <= \<const0>\;
  Trace_New_Reg_Value(0) <= \<const0>\;
  Trace_New_Reg_Value(1) <= \<const0>\;
  Trace_New_Reg_Value(2) <= \<const0>\;
  Trace_New_Reg_Value(3) <= \<const0>\;
  Trace_New_Reg_Value(4) <= \<const0>\;
  Trace_New_Reg_Value(5) <= \<const0>\;
  Trace_New_Reg_Value(6) <= \<const0>\;
  Trace_New_Reg_Value(7) <= \<const0>\;
  Trace_New_Reg_Value(8) <= \<const0>\;
  Trace_New_Reg_Value(9) <= \<const0>\;
  Trace_New_Reg_Value(10) <= \<const0>\;
  Trace_New_Reg_Value(11) <= \<const0>\;
  Trace_New_Reg_Value(12) <= \<const0>\;
  Trace_New_Reg_Value(13) <= \<const0>\;
  Trace_New_Reg_Value(14) <= \<const0>\;
  Trace_New_Reg_Value(15) <= \<const0>\;
  Trace_New_Reg_Value(16) <= \<const0>\;
  Trace_New_Reg_Value(17) <= \<const0>\;
  Trace_New_Reg_Value(18) <= \<const0>\;
  Trace_New_Reg_Value(19) <= \<const0>\;
  Trace_New_Reg_Value(20) <= \<const0>\;
  Trace_New_Reg_Value(21) <= \<const0>\;
  Trace_New_Reg_Value(22) <= \<const0>\;
  Trace_New_Reg_Value(23) <= \<const0>\;
  Trace_New_Reg_Value(24) <= \<const0>\;
  Trace_New_Reg_Value(25) <= \<const0>\;
  Trace_New_Reg_Value(26) <= \<const0>\;
  Trace_New_Reg_Value(27) <= \<const0>\;
  Trace_New_Reg_Value(28) <= \<const0>\;
  Trace_New_Reg_Value(29) <= \<const0>\;
  Trace_New_Reg_Value(30) <= \<const0>\;
  Trace_New_Reg_Value(31) <= \<const0>\;
  Trace_PC(0) <= \<const0>\;
  Trace_PC(1) <= \<const0>\;
  Trace_PC(2) <= \<const0>\;
  Trace_PC(3) <= \<const0>\;
  Trace_PC(4) <= \<const0>\;
  Trace_PC(5) <= \<const0>\;
  Trace_PC(6) <= \<const0>\;
  Trace_PC(7) <= \<const0>\;
  Trace_PC(8) <= \<const0>\;
  Trace_PC(9) <= \<const0>\;
  Trace_PC(10) <= \<const0>\;
  Trace_PC(11) <= \<const0>\;
  Trace_PC(12) <= \<const0>\;
  Trace_PC(13) <= \<const0>\;
  Trace_PC(14) <= \<const0>\;
  Trace_PC(15) <= \<const0>\;
  Trace_PC(16) <= \<const0>\;
  Trace_PC(17) <= \<const0>\;
  Trace_PC(18) <= \<const0>\;
  Trace_PC(19) <= \<const0>\;
  Trace_PC(20) <= \<const0>\;
  Trace_PC(21) <= \<const0>\;
  Trace_PC(22) <= \<const0>\;
  Trace_PC(23) <= \<const0>\;
  Trace_PC(24) <= \<const0>\;
  Trace_PC(25) <= \<const0>\;
  Trace_PC(26) <= \<const0>\;
  Trace_PC(27) <= \<const0>\;
  Trace_PC(28) <= \<const0>\;
  Trace_PC(29) <= \<const0>\;
  Trace_PC(30) <= \<const0>\;
  Trace_PC(31) <= \<const0>\;
  Trace_Reg_Addr(0) <= \<const0>\;
  Trace_Reg_Addr(1) <= \<const0>\;
  Trace_Reg_Addr(2) <= \<const0>\;
  Trace_Reg_Addr(3) <= \<const0>\;
  Trace_Reg_Addr(4) <= \<const0>\;
  Trace_Reg_Write <= \<const0>\;
  Trace_Valid_Instr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
LMB_Rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reset_vec_reg_n_0_[1]\,
      I1 => p_0_in,
      I2 => \reset_vec_reg_n_0_[2]\,
      O => LMB_Rst_i_1_n_0
    );
LMB_Rst_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_Rst_i_1_n_0,
      Q => LMB_Rst_reg_n_0,
      R => \<const0>\
    );
dlmb: entity work.\microblaze_mcs_0_lmb_v10__parameterized1\
     port map (
      Clk => Clk,
      LMB_Rst_reg => LMB_Rst_reg_n_0,
      \No_ECC.lmb_as_reg\ => dlmb_n_0
    );
dlmb_cntlr: entity work.microblaze_mcs_0_lmb_bram_if_cntlr
     port map (
      Clk => Clk,
      POR_FF_I => microblaze_I_n_55,
      Sl_Rdy => Sl_Rdy,
      \Using_FPGA.Native\ => dlmb_cntlr_n_2,
      is_lwx_I_reg => dlmb_cntlr_n_3,
      is_swx_I_reg => microblaze_I_n_50,
      lmb_as => lmb_as,
      lmb_reg_read_Q => lmb_reg_read_Q,
      lmb_reg_write => lmb_reg_write
    );
ilmb: entity work.microblaze_mcs_0_lmb_v10
     port map (
      Clk => Clk,
      LMB_Rst_reg => LMB_Rst_reg_n_0,
      \No_ECC.Sl_Rdy_reg\ => ilmb_n_1,
      reset_temp => \MicroBlaze_Core_I/reset_temp\
    );
ilmb_cntlr: entity work.\microblaze_mcs_0_lmb_bram_if_cntlr__parameterized1\
     port map (
      Clk => Clk,
      LMB_Ready => LMB_Ready,
      POR_FF_I => microblaze_I_n_49,
      POR_FF_I_0 => ilmb_n_1,
      Sl_Rdy => Sl_Rdy_0,
      lmb_as => lmb_as_1
    );
iomodule_0: entity work.microblaze_mcs_0_iomodule
     port map (
      Clk => Clk,
      D(5) => BRAM_Addr_B(24),
      D(4) => BRAM_Addr_B(25),
      D(3) => BRAM_Addr_B(26),
      D(2) => BRAM_Addr_B(27),
      D(1) => BRAM_Addr_B(28),
      D(0) => BRAM_Addr_B(29),
      DATA_OUTB(0 to 31) => Sl_DBus(0 to 31),
      Data_Read => iomodule_0_n_19,
      Extend_Data_Read(15) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(16),
      Extend_Data_Read(14) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(17),
      Extend_Data_Read(13) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(18),
      Extend_Data_Read(12) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(19),
      Extend_Data_Read(11) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(20),
      Extend_Data_Read(10) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(21),
      Extend_Data_Read(9) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(22),
      Extend_Data_Read(8) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(23),
      Extend_Data_Read(7) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(24),
      Extend_Data_Read(6) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(25),
      Extend_Data_Read(5) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(26),
      Extend_Data_Read(4) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(27),
      Extend_Data_Read(3) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(28),
      Extend_Data_Read(2) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(29),
      Extend_Data_Read(1) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(30),
      Extend_Data_Read(0) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(31),
      LMB_Rst_reg => LMB_Rst_reg_n_0,
      \No_ECC.lmb_as_reg\ => dlmb_cntlr_n_3,
      Sl_Rdy => Sl_Rdy,
      UART_Interrupt => UART_Interrupt,
      UART_Rx => UART_Rx,
      UART_Tx => UART_Tx,
      \Using_FPGA.Native\ => iomodule_0_n_20,
      \Using_FPGA.Native_0\ => iomodule_0_n_21,
      \Using_FPGA.Native_1\ => iomodule_0_n_22,
      \Using_FPGA.Native_10\ => iomodule_0_n_34,
      \Using_FPGA.Native_11\ => iomodule_0_n_35,
      \Using_FPGA.Native_12\ => iomodule_0_n_36,
      \Using_FPGA.Native_13\ => iomodule_0_n_37,
      \Using_FPGA.Native_2\ => iomodule_0_n_24,
      \Using_FPGA.Native_3\ => iomodule_0_n_25,
      \Using_FPGA.Native_4\ => iomodule_0_n_26,
      \Using_FPGA.Native_5\ => iomodule_0_n_27,
      \Using_FPGA.Native_6\ => iomodule_0_n_28,
      \Using_FPGA.Native_7\ => iomodule_0_n_29,
      \Using_FPGA.Native_8\ => iomodule_0_n_30,
      \Using_FPGA.Native_9\ => iomodule_0_n_31,
      ex_Valid_reg => iomodule_0_n_32,
      is_lwx_I_reg => iomodule_0_n_23,
      lmb_as => lmb_as,
      lmb_reg_read0 => lmb_reg_read0,
      lmb_reg_read_Q => lmb_reg_read_Q,
      lmb_reg_write => lmb_reg_write,
      lmb_reg_write0 => lmb_reg_write0,
      sel_LSB(1 downto 0) => \MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/sel_LSB\(1 downto 0),
      \write_Addr_I_reg[0]\(31) => BRAM_Din_B(0),
      \write_Addr_I_reg[0]\(30) => BRAM_Din_B(1),
      \write_Addr_I_reg[0]\(29) => BRAM_Din_B(2),
      \write_Addr_I_reg[0]\(28) => BRAM_Din_B(3),
      \write_Addr_I_reg[0]\(27) => BRAM_Din_B(4),
      \write_Addr_I_reg[0]\(26) => BRAM_Din_B(5),
      \write_Addr_I_reg[0]\(25) => BRAM_Din_B(6),
      \write_Addr_I_reg[0]\(24) => BRAM_Din_B(7),
      \write_Addr_I_reg[0]\(23) => BRAM_Din_B(8),
      \write_Addr_I_reg[0]\(22) => BRAM_Din_B(9),
      \write_Addr_I_reg[0]\(21) => BRAM_Din_B(10),
      \write_Addr_I_reg[0]\(20) => BRAM_Din_B(11),
      \write_Addr_I_reg[0]\(19) => BRAM_Din_B(12),
      \write_Addr_I_reg[0]\(18) => BRAM_Din_B(13),
      \write_Addr_I_reg[0]\(17) => BRAM_Din_B(14),
      \write_Addr_I_reg[0]\(16) => BRAM_Din_B(15),
      \write_Addr_I_reg[0]\(15) => BRAM_Din_B(16),
      \write_Addr_I_reg[0]\(14) => BRAM_Din_B(17),
      \write_Addr_I_reg[0]\(13) => BRAM_Din_B(18),
      \write_Addr_I_reg[0]\(12) => BRAM_Din_B(19),
      \write_Addr_I_reg[0]\(11) => BRAM_Din_B(20),
      \write_Addr_I_reg[0]\(10) => BRAM_Din_B(21),
      \write_Addr_I_reg[0]\(9) => BRAM_Din_B(22),
      \write_Addr_I_reg[0]\(8) => BRAM_Din_B(23),
      \write_Addr_I_reg[0]\(7) => BRAM_Din_B(24),
      \write_Addr_I_reg[0]\(6) => BRAM_Din_B(25),
      \write_Addr_I_reg[0]\(5) => BRAM_Din_B(26),
      \write_Addr_I_reg[0]\(4) => BRAM_Din_B(27),
      \write_Addr_I_reg[0]\(3) => BRAM_Din_B(28),
      \write_Addr_I_reg[0]\(2) => BRAM_Din_B(29),
      \write_Addr_I_reg[0]\(1) => BRAM_Din_B(30),
      \write_Addr_I_reg[0]\(0) => BRAM_Din_B(31)
    );
lmb_bram_I: entity work.microblaze_mcs_0_lmb_bram
     port map (
      ADDRA(0 to 10) => BRAM_Addr_A(19 to 29),
      ADDRB(0 to 10) => BRAM_Addr_B(19 to 29),
      Clk => Clk,
      DATA_INB(0 to 31) => BRAM_Din_B(0 to 31),
      DATA_OUTA(0 to 31) => LMB_ReadDBus(0 to 31),
      DATA_OUTB(0 to 31) => Sl_DBus(0 to 31),
      ENB => microblaze_I_n_48,
      LMB_AddrStrobe => LMB_AddrStrobe,
      WEB(0 to 3) => BRAM_WEN_B(0 to 3)
    );
microblaze_I: entity work.microblaze_mcs_0_MicroBlaze
     port map (
      ADDRA(0 to 10) => BRAM_Addr_A(19 to 29),
      ADDRB(0 to 10) => BRAM_Addr_B(19 to 29),
      Clk => Clk,
      DATA_INB(0 to 31) => BRAM_Din_B(0 to 31),
      DATA_OUTA(0 to 31) => LMB_ReadDBus(0 to 31),
      Data_Read => iomodule_0_n_37,
      Extend_Data_Read(15) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(16),
      Extend_Data_Read(14) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(17),
      Extend_Data_Read(13) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(18),
      Extend_Data_Read(12) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(19),
      Extend_Data_Read(11) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(20),
      Extend_Data_Read(10) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(21),
      Extend_Data_Read(9) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(22),
      Extend_Data_Read(8) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(23),
      Extend_Data_Read(7) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(24),
      Extend_Data_Read(6) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(25),
      Extend_Data_Read(5) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(26),
      Extend_Data_Read(4) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(27),
      Extend_Data_Read(3) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(28),
      Extend_Data_Read(2) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(29),
      Extend_Data_Read(1) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(30),
      Extend_Data_Read(0) => \MicroBlaze_Core_I/Area.Core/Extend_Data_Read\(31),
      LMB_AddrStrobe => LMB_AddrStrobe,
      LMB_Ready => LMB_Ready,
      \No_ECC.Sl_Rdy_reg\ => microblaze_I_n_55,
      \No_ECC.Sl_Rdy_reg_0\ => iomodule_0_n_22,
      \No_ECC.Sl_Rdy_reg_1\ => iomodule_0_n_21,
      \No_ECC.Sl_Rdy_reg_2\ => iomodule_0_n_36,
      \No_ECC.Sl_Rdy_reg_3\ => iomodule_0_n_20,
      \No_ECC.Sl_Rdy_reg_4\ => iomodule_0_n_35,
      \No_ECC.Sl_Rdy_reg_5\ => iomodule_0_n_34,
      \No_ECC.Sl_Rdy_reg_6\ => iomodule_0_n_19,
      \No_ECC.lmb_as_reg\ => microblaze_I_n_49,
      \No_ECC.lmb_as_reg_0\ => microblaze_I_n_50,
      \No_ECC.lmb_as_reg_1\ => dlmb_cntlr_n_2,
      \No_ECC.lmb_as_reg_2\ => dlmb_cntlr_n_3,
      POR_FF_I => dlmb_n_0,
      Sl_Rdy => Sl_Rdy_0,
      \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ => microblaze_I_n_48,
      WEB(0 to 3) => BRAM_WEN_B(0 to 3),
      \cipr_rd_dff_all[24].fdr_i\ => iomodule_0_n_24,
      \cipr_rd_dff_all[25].fdr_i\ => iomodule_0_n_25,
      \cipr_rd_dff_all[26].fdr_i\ => iomodule_0_n_26,
      \cipr_rd_dff_all[27].fdr_i\ => iomodule_0_n_27,
      \cipr_rd_dff_all[28].fdr_i\ => iomodule_0_n_28,
      \cipr_rd_dff_all[29].fdr_i\ => iomodule_0_n_29,
      \cipr_rd_dff_all[30].fdr_i\ => iomodule_0_n_30,
      \cipr_rd_dff_all[31].fdr_i\ => iomodule_0_n_31,
      lmb_as => lmb_as_1,
      lmb_reg_read0 => lmb_reg_read0,
      lmb_reg_read_Q => lmb_reg_read_Q,
      lmb_reg_read_Q_reg => iomodule_0_n_23,
      lmb_reg_write => lmb_reg_write,
      lmb_reg_write0 => lmb_reg_write0,
      lmb_reg_write_reg => iomodule_0_n_32,
      reset_temp => \MicroBlaze_Core_I/reset_temp\,
      sel_LSB(1 downto 0) => \MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/sel_LSB\(1 downto 0)
    );
\reset_vec_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Reset,
      Q => p_0_in,
      R => \<const0>\
    );
\reset_vec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_0_in,
      Q => \reset_vec_reg_n_0_[1]\,
      R => \<const0>\
    );
\reset_vec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \reset_vec_reg_n_0_[1]\,
      Q => \reset_vec_reg_n_0_[2]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    UART_Tx : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of microblaze_mcs_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of microblaze_mcs_0 : entity is "microblaze_mcs_0,microblaze_mcs,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of microblaze_mcs_0 : entity is "microblaze_mcs_0,microblaze_mcs,{x_ipProduct=Vivado 2015.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=microblaze_mcs,x_ipVersion=2.3,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_MICROBLAZE_INSTANCE=microblaze_mcs_0,C_AVOID_PRIMITIVES=0,C_PATH=mcs_0/U0,C_FREQ=100000000,C_MEMSIZE=8192,C_DEBUG_ENABLED=0,C_JTAG_CHAIN=2,C_TRACE=0,C_USE_IO_BUS=0,C_USE_UART_RX=1,C_USE_UART_TX=1,C_UART_BAUDRATE=9600,C_UART_DATA_BITS=8,C_UART_USE_PARITY=0,C_UART_ODD_PARITY=0,C_UART_RX_INTERRUPT=0,C_UART_TX_INTERRUPT=0,C_UART_ERROR_INTERRUPT=0,C_UART_PROG_BAUDRATE=0,C_USE_FIT1=0,C_FIT1_No_CLOCKS=6216,C_FIT1_INTERRUPT=0,C_USE_FIT2=0,C_FIT2_No_CLOCKS=6216,C_FIT2_INTERRUPT=0,C_USE_FIT3=0,C_FIT3_No_CLOCKS=6216,C_FIT3_INTERRUPT=0,C_USE_FIT4=0,C_FIT4_No_CLOCKS=6216,C_FIT4_INTERRUPT=0,C_USE_PIT1=0,C_PIT1_SIZE=32,C_PIT1_READABLE=1,C_PIT1_PRESCALER=0,C_PIT1_INTERRUPT=0,C_USE_PIT2=0,C_PIT2_SIZE=32,C_PIT2_READABLE=1,C_PIT2_PRESCALER=0,C_PIT2_INTERRUPT=0,C_USE_PIT3=0,C_PIT3_SIZE=32,C_PIT3_READABLE=1,C_PIT3_PRESCALER=0,C_PIT3_INTERRUPT=0,C_USE_PIT4=0,C_PIT4_SIZE=32,C_PIT4_READABLE=1,C_PIT4_PRESCALER=0,C_PIT4_INTERRUPT=0,C_USE_GPO1=0,C_GPO1_SIZE=32,C_GPO1_INIT=0x00000000,C_USE_GPO2=0,C_GPO2_SIZE=32,C_GPO2_INIT=0x00000000,C_USE_GPO3=0,C_GPO3_SIZE=32,C_GPO3_INIT=0x00000000,C_USE_GPO4=0,C_GPO4_SIZE=32,C_GPO4_INIT=0x00000000,C_USE_GPI1=0,C_GPI1_SIZE=32,C_GPI1_INTERRUPT=0,C_USE_GPI2=0,C_GPI2_SIZE=32,C_GPI2_INTERRUPT=0,C_USE_GPI3=0,C_GPI3_SIZE=32,C_GPI3_INTERRUPT=0,C_USE_GPI4=0,C_GPI4_SIZE=32,C_GPI4_INTERRUPT=0,C_INTC_USE_EXT_INTR=0,C_INTC_INTR_SIZE=1,C_INTC_LEVEL_EDGE=0x0000,C_INTC_POSITIVE=0xFFFF,C_INTC_ASYNC_INTR=0xFFFF,C_INTC_NUM_SYNC_FF=2}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of microblaze_mcs_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of microblaze_mcs_0 : entity is "microblaze_mcs,Vivado 2015.2";
end microblaze_mcs_0;

architecture STRUCTURE of microblaze_mcs_0 is
  signal NLW_U0_FIT1_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT1_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT2_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT2_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT3_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT3_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT4_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT4_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPI1_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPI2_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPI3_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPI4_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_INTC_IRQ_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_IO_Addr_Strobe_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_IO_Read_Strobe_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_IO_Write_Strobe_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT1_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT1_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT2_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT2_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT3_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT3_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT4_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT4_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Access_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Delay_Slot_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Reg_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Valid_Instr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_UART_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPO1_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_GPO2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_GPO3_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_GPO4_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_IO_Address_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_IO_Byte_Enable_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_IO_Write_Data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Trace_Data_Address_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_Trace_Data_Write_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Instruction_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_MSR_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 14 );
  signal NLW_U0_Trace_New_Reg_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PC_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Reg_Addr_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FIT1_INTERRUPT : integer;
  attribute C_FIT1_INTERRUPT of U0 : label is 0;
  attribute C_FIT1_No_CLOCKS : integer;
  attribute C_FIT1_No_CLOCKS of U0 : label is 6216;
  attribute C_FIT2_INTERRUPT : integer;
  attribute C_FIT2_INTERRUPT of U0 : label is 0;
  attribute C_FIT2_No_CLOCKS : integer;
  attribute C_FIT2_No_CLOCKS of U0 : label is 6216;
  attribute C_FIT3_INTERRUPT : integer;
  attribute C_FIT3_INTERRUPT of U0 : label is 0;
  attribute C_FIT3_No_CLOCKS : integer;
  attribute C_FIT3_No_CLOCKS of U0 : label is 6216;
  attribute C_FIT4_INTERRUPT : integer;
  attribute C_FIT4_INTERRUPT of U0 : label is 0;
  attribute C_FIT4_No_CLOCKS : integer;
  attribute C_FIT4_No_CLOCKS of U0 : label is 6216;
  attribute C_FREQ : integer;
  attribute C_FREQ of U0 : label is 100000000;
  attribute C_GPI1_INTERRUPT : integer;
  attribute C_GPI1_INTERRUPT of U0 : label is 0;
  attribute C_GPI1_SIZE : integer;
  attribute C_GPI1_SIZE of U0 : label is 32;
  attribute C_GPI2_INTERRUPT : integer;
  attribute C_GPI2_INTERRUPT of U0 : label is 0;
  attribute C_GPI2_SIZE : integer;
  attribute C_GPI2_SIZE of U0 : label is 32;
  attribute C_GPI3_INTERRUPT : integer;
  attribute C_GPI3_INTERRUPT of U0 : label is 0;
  attribute C_GPI3_SIZE : integer;
  attribute C_GPI3_SIZE of U0 : label is 32;
  attribute C_GPI4_INTERRUPT : integer;
  attribute C_GPI4_INTERRUPT of U0 : label is 0;
  attribute C_GPI4_SIZE : integer;
  attribute C_GPI4_SIZE of U0 : label is 32;
  attribute C_GPO1_INIT : integer;
  attribute C_GPO1_INIT of U0 : label is 0;
  attribute C_GPO1_SIZE : integer;
  attribute C_GPO1_SIZE of U0 : label is 32;
  attribute C_GPO2_INIT : integer;
  attribute C_GPO2_INIT of U0 : label is 0;
  attribute C_GPO2_SIZE : integer;
  attribute C_GPO2_SIZE of U0 : label is 32;
  attribute C_GPO3_INIT : integer;
  attribute C_GPO3_INIT of U0 : label is 0;
  attribute C_GPO3_SIZE : integer;
  attribute C_GPO3_SIZE of U0 : label is 32;
  attribute C_GPO4_INIT : integer;
  attribute C_GPO4_INIT of U0 : label is 0;
  attribute C_GPO4_SIZE : integer;
  attribute C_GPO4_SIZE of U0 : label is 32;
  attribute C_INTC_ASYNC_INTR : string;
  attribute C_INTC_ASYNC_INTR of U0 : label is "16'b1111111111111111";
  attribute C_INTC_INTR_SIZE : integer;
  attribute C_INTC_INTR_SIZE of U0 : label is 1;
  attribute C_INTC_LEVEL_EDGE : string;
  attribute C_INTC_LEVEL_EDGE of U0 : label is "16'b0000000000000000";
  attribute C_INTC_NUM_SYNC_FF : integer;
  attribute C_INTC_NUM_SYNC_FF of U0 : label is 2;
  attribute C_INTC_POSITIVE : string;
  attribute C_INTC_POSITIVE of U0 : label is "16'b1111111111111111";
  attribute C_INTC_USE_EXT_INTR : integer;
  attribute C_INTC_USE_EXT_INTR of U0 : label is 0;
  attribute C_JTAG_CHAIN : integer;
  attribute C_JTAG_CHAIN of U0 : label is 2;
  attribute C_MEMSIZE : integer;
  attribute C_MEMSIZE of U0 : label is 8192;
  attribute C_MICROBLAZE_INSTANCE : string;
  attribute C_MICROBLAZE_INSTANCE of U0 : label is "microblaze_mcs_0";
  attribute C_PATH : string;
  attribute C_PATH of U0 : label is "mcs_0/U0";
  attribute C_PIT1_INTERRUPT : integer;
  attribute C_PIT1_INTERRUPT of U0 : label is 0;
  attribute C_PIT1_PRESCALER : integer;
  attribute C_PIT1_PRESCALER of U0 : label is 0;
  attribute C_PIT1_READABLE : integer;
  attribute C_PIT1_READABLE of U0 : label is 1;
  attribute C_PIT1_SIZE : integer;
  attribute C_PIT1_SIZE of U0 : label is 32;
  attribute C_PIT2_INTERRUPT : integer;
  attribute C_PIT2_INTERRUPT of U0 : label is 0;
  attribute C_PIT2_PRESCALER : integer;
  attribute C_PIT2_PRESCALER of U0 : label is 0;
  attribute C_PIT2_READABLE : integer;
  attribute C_PIT2_READABLE of U0 : label is 1;
  attribute C_PIT2_SIZE : integer;
  attribute C_PIT2_SIZE of U0 : label is 32;
  attribute C_PIT3_INTERRUPT : integer;
  attribute C_PIT3_INTERRUPT of U0 : label is 0;
  attribute C_PIT3_PRESCALER : integer;
  attribute C_PIT3_PRESCALER of U0 : label is 0;
  attribute C_PIT3_READABLE : integer;
  attribute C_PIT3_READABLE of U0 : label is 1;
  attribute C_PIT3_SIZE : integer;
  attribute C_PIT3_SIZE of U0 : label is 32;
  attribute C_PIT4_INTERRUPT : integer;
  attribute C_PIT4_INTERRUPT of U0 : label is 0;
  attribute C_PIT4_PRESCALER : integer;
  attribute C_PIT4_PRESCALER of U0 : label is 0;
  attribute C_PIT4_READABLE : integer;
  attribute C_PIT4_READABLE of U0 : label is 1;
  attribute C_PIT4_SIZE : integer;
  attribute C_PIT4_SIZE of U0 : label is 32;
  attribute C_TRACE : integer;
  attribute C_TRACE of U0 : label is 0;
  attribute C_UART_BAUDRATE : integer;
  attribute C_UART_BAUDRATE of U0 : label is 9600;
  attribute C_UART_DATA_BITS : integer;
  attribute C_UART_DATA_BITS of U0 : label is 8;
  attribute C_UART_ERROR_INTERRUPT : integer;
  attribute C_UART_ERROR_INTERRUPT of U0 : label is 0;
  attribute C_UART_ODD_PARITY : integer;
  attribute C_UART_ODD_PARITY of U0 : label is 0;
  attribute C_UART_PROG_BAUDRATE : integer;
  attribute C_UART_PROG_BAUDRATE of U0 : label is 0;
  attribute C_UART_RX_INTERRUPT : integer;
  attribute C_UART_RX_INTERRUPT of U0 : label is 0;
  attribute C_UART_TX_INTERRUPT : integer;
  attribute C_UART_TX_INTERRUPT of U0 : label is 0;
  attribute C_UART_USE_PARITY : integer;
  attribute C_UART_USE_PARITY of U0 : label is 0;
  attribute C_USE_FIT1 : integer;
  attribute C_USE_FIT1 of U0 : label is 0;
  attribute C_USE_FIT2 : integer;
  attribute C_USE_FIT2 of U0 : label is 0;
  attribute C_USE_FIT3 : integer;
  attribute C_USE_FIT3 of U0 : label is 0;
  attribute C_USE_FIT4 : integer;
  attribute C_USE_FIT4 of U0 : label is 0;
  attribute C_USE_GPI1 : integer;
  attribute C_USE_GPI1 of U0 : label is 0;
  attribute C_USE_GPI2 : integer;
  attribute C_USE_GPI2 of U0 : label is 0;
  attribute C_USE_GPI3 : integer;
  attribute C_USE_GPI3 of U0 : label is 0;
  attribute C_USE_GPI4 : integer;
  attribute C_USE_GPI4 of U0 : label is 0;
  attribute C_USE_GPO1 : integer;
  attribute C_USE_GPO1 of U0 : label is 0;
  attribute C_USE_GPO2 : integer;
  attribute C_USE_GPO2 of U0 : label is 0;
  attribute C_USE_GPO3 : integer;
  attribute C_USE_GPO3 of U0 : label is 0;
  attribute C_USE_GPO4 : integer;
  attribute C_USE_GPO4 of U0 : label is 0;
  attribute C_USE_IO_BUS : integer;
  attribute C_USE_IO_BUS of U0 : label is 0;
  attribute C_USE_PIT1 : integer;
  attribute C_USE_PIT1 of U0 : label is 0;
  attribute C_USE_PIT2 : integer;
  attribute C_USE_PIT2 of U0 : label is 0;
  attribute C_USE_PIT3 : integer;
  attribute C_USE_PIT3 of U0 : label is 0;
  attribute C_USE_PIT4 : integer;
  attribute C_USE_PIT4 of U0 : label is 0;
  attribute C_USE_UART_RX : integer;
  attribute C_USE_UART_RX of U0 : label is 1;
  attribute C_USE_UART_TX : integer;
  attribute C_USE_UART_TX of U0 : label is 1;
begin
U0: entity work.microblaze_mcs_0_microblaze_mcs
     port map (
      Clk => Clk,
      FIT1_Interrupt => NLW_U0_FIT1_Interrupt_UNCONNECTED,
      FIT1_Toggle => NLW_U0_FIT1_Toggle_UNCONNECTED,
      FIT2_Interrupt => NLW_U0_FIT2_Interrupt_UNCONNECTED,
      FIT2_Toggle => NLW_U0_FIT2_Toggle_UNCONNECTED,
      FIT3_Interrupt => NLW_U0_FIT3_Interrupt_UNCONNECTED,
      FIT3_Toggle => NLW_U0_FIT3_Toggle_UNCONNECTED,
      FIT4_Interrupt => NLW_U0_FIT4_Interrupt_UNCONNECTED,
      FIT4_Toggle => NLW_U0_FIT4_Toggle_UNCONNECTED,
      GPI1(31) => '0',
      GPI1(30) => '0',
      GPI1(29) => '0',
      GPI1(28) => '0',
      GPI1(27) => '0',
      GPI1(26) => '0',
      GPI1(25) => '0',
      GPI1(24) => '0',
      GPI1(23) => '0',
      GPI1(22) => '0',
      GPI1(21) => '0',
      GPI1(20) => '0',
      GPI1(19) => '0',
      GPI1(18) => '0',
      GPI1(17) => '0',
      GPI1(16) => '0',
      GPI1(15) => '0',
      GPI1(14) => '0',
      GPI1(13) => '0',
      GPI1(12) => '0',
      GPI1(11) => '0',
      GPI1(10) => '0',
      GPI1(9) => '0',
      GPI1(8) => '0',
      GPI1(7) => '0',
      GPI1(6) => '0',
      GPI1(5) => '0',
      GPI1(4) => '0',
      GPI1(3) => '0',
      GPI1(2) => '0',
      GPI1(1) => '0',
      GPI1(0) => '0',
      GPI1_Interrupt => NLW_U0_GPI1_Interrupt_UNCONNECTED,
      GPI2(31) => '0',
      GPI2(30) => '0',
      GPI2(29) => '0',
      GPI2(28) => '0',
      GPI2(27) => '0',
      GPI2(26) => '0',
      GPI2(25) => '0',
      GPI2(24) => '0',
      GPI2(23) => '0',
      GPI2(22) => '0',
      GPI2(21) => '0',
      GPI2(20) => '0',
      GPI2(19) => '0',
      GPI2(18) => '0',
      GPI2(17) => '0',
      GPI2(16) => '0',
      GPI2(15) => '0',
      GPI2(14) => '0',
      GPI2(13) => '0',
      GPI2(12) => '0',
      GPI2(11) => '0',
      GPI2(10) => '0',
      GPI2(9) => '0',
      GPI2(8) => '0',
      GPI2(7) => '0',
      GPI2(6) => '0',
      GPI2(5) => '0',
      GPI2(4) => '0',
      GPI2(3) => '0',
      GPI2(2) => '0',
      GPI2(1) => '0',
      GPI2(0) => '0',
      GPI2_Interrupt => NLW_U0_GPI2_Interrupt_UNCONNECTED,
      GPI3(31) => '0',
      GPI3(30) => '0',
      GPI3(29) => '0',
      GPI3(28) => '0',
      GPI3(27) => '0',
      GPI3(26) => '0',
      GPI3(25) => '0',
      GPI3(24) => '0',
      GPI3(23) => '0',
      GPI3(22) => '0',
      GPI3(21) => '0',
      GPI3(20) => '0',
      GPI3(19) => '0',
      GPI3(18) => '0',
      GPI3(17) => '0',
      GPI3(16) => '0',
      GPI3(15) => '0',
      GPI3(14) => '0',
      GPI3(13) => '0',
      GPI3(12) => '0',
      GPI3(11) => '0',
      GPI3(10) => '0',
      GPI3(9) => '0',
      GPI3(8) => '0',
      GPI3(7) => '0',
      GPI3(6) => '0',
      GPI3(5) => '0',
      GPI3(4) => '0',
      GPI3(3) => '0',
      GPI3(2) => '0',
      GPI3(1) => '0',
      GPI3(0) => '0',
      GPI3_Interrupt => NLW_U0_GPI3_Interrupt_UNCONNECTED,
      GPI4(31) => '0',
      GPI4(30) => '0',
      GPI4(29) => '0',
      GPI4(28) => '0',
      GPI4(27) => '0',
      GPI4(26) => '0',
      GPI4(25) => '0',
      GPI4(24) => '0',
      GPI4(23) => '0',
      GPI4(22) => '0',
      GPI4(21) => '0',
      GPI4(20) => '0',
      GPI4(19) => '0',
      GPI4(18) => '0',
      GPI4(17) => '0',
      GPI4(16) => '0',
      GPI4(15) => '0',
      GPI4(14) => '0',
      GPI4(13) => '0',
      GPI4(12) => '0',
      GPI4(11) => '0',
      GPI4(10) => '0',
      GPI4(9) => '0',
      GPI4(8) => '0',
      GPI4(7) => '0',
      GPI4(6) => '0',
      GPI4(5) => '0',
      GPI4(4) => '0',
      GPI4(3) => '0',
      GPI4(2) => '0',
      GPI4(1) => '0',
      GPI4(0) => '0',
      GPI4_Interrupt => NLW_U0_GPI4_Interrupt_UNCONNECTED,
      GPO1(31 downto 0) => NLW_U0_GPO1_UNCONNECTED(31 downto 0),
      GPO2(31 downto 0) => NLW_U0_GPO2_UNCONNECTED(31 downto 0),
      GPO3(31 downto 0) => NLW_U0_GPO3_UNCONNECTED(31 downto 0),
      GPO4(31 downto 0) => NLW_U0_GPO4_UNCONNECTED(31 downto 0),
      INTC_IRQ => NLW_U0_INTC_IRQ_UNCONNECTED,
      INTC_Interrupt(0) => '0',
      IO_Addr_Strobe => NLW_U0_IO_Addr_Strobe_UNCONNECTED,
      IO_Address(31 downto 0) => NLW_U0_IO_Address_UNCONNECTED(31 downto 0),
      IO_Byte_Enable(3 downto 0) => NLW_U0_IO_Byte_Enable_UNCONNECTED(3 downto 0),
      IO_Read_Data(31) => '0',
      IO_Read_Data(30) => '0',
      IO_Read_Data(29) => '0',
      IO_Read_Data(28) => '0',
      IO_Read_Data(27) => '0',
      IO_Read_Data(26) => '0',
      IO_Read_Data(25) => '0',
      IO_Read_Data(24) => '0',
      IO_Read_Data(23) => '0',
      IO_Read_Data(22) => '0',
      IO_Read_Data(21) => '0',
      IO_Read_Data(20) => '0',
      IO_Read_Data(19) => '0',
      IO_Read_Data(18) => '0',
      IO_Read_Data(17) => '0',
      IO_Read_Data(16) => '0',
      IO_Read_Data(15) => '0',
      IO_Read_Data(14) => '0',
      IO_Read_Data(13) => '0',
      IO_Read_Data(12) => '0',
      IO_Read_Data(11) => '0',
      IO_Read_Data(10) => '0',
      IO_Read_Data(9) => '0',
      IO_Read_Data(8) => '0',
      IO_Read_Data(7) => '0',
      IO_Read_Data(6) => '0',
      IO_Read_Data(5) => '0',
      IO_Read_Data(4) => '0',
      IO_Read_Data(3) => '0',
      IO_Read_Data(2) => '0',
      IO_Read_Data(1) => '0',
      IO_Read_Data(0) => '0',
      IO_Read_Strobe => NLW_U0_IO_Read_Strobe_UNCONNECTED,
      IO_Ready => '0',
      IO_Write_Data(31 downto 0) => NLW_U0_IO_Write_Data_UNCONNECTED(31 downto 0),
      IO_Write_Strobe => NLW_U0_IO_Write_Strobe_UNCONNECTED,
      PIT1_Enable => '0',
      PIT1_Interrupt => NLW_U0_PIT1_Interrupt_UNCONNECTED,
      PIT1_Toggle => NLW_U0_PIT1_Toggle_UNCONNECTED,
      PIT2_Enable => '0',
      PIT2_Interrupt => NLW_U0_PIT2_Interrupt_UNCONNECTED,
      PIT2_Toggle => NLW_U0_PIT2_Toggle_UNCONNECTED,
      PIT3_Enable => '0',
      PIT3_Interrupt => NLW_U0_PIT3_Interrupt_UNCONNECTED,
      PIT3_Toggle => NLW_U0_PIT3_Toggle_UNCONNECTED,
      PIT4_Enable => '0',
      PIT4_Interrupt => NLW_U0_PIT4_Interrupt_UNCONNECTED,
      PIT4_Toggle => NLW_U0_PIT4_Toggle_UNCONNECTED,
      Reset => Reset,
      Trace_Data_Access => NLW_U0_Trace_Data_Access_UNCONNECTED,
      Trace_Data_Address(0 to 31) => NLW_U0_Trace_Data_Address_UNCONNECTED(0 to 31),
      Trace_Data_Byte_Enable(0 to 3) => NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED(0 to 3),
      Trace_Data_Read => NLW_U0_Trace_Data_Read_UNCONNECTED,
      Trace_Data_Write => NLW_U0_Trace_Data_Write_UNCONNECTED,
      Trace_Data_Write_Value(0 to 31) => NLW_U0_Trace_Data_Write_Value_UNCONNECTED(0 to 31),
      Trace_Delay_Slot => NLW_U0_Trace_Delay_Slot_UNCONNECTED,
      Trace_Instruction(0 to 31) => NLW_U0_Trace_Instruction_UNCONNECTED(0 to 31),
      Trace_Jump_Taken => NLW_U0_Trace_Jump_Taken_UNCONNECTED,
      Trace_MB_Halted => NLW_U0_Trace_MB_Halted_UNCONNECTED,
      Trace_MSR_Reg(0 to 14) => NLW_U0_Trace_MSR_Reg_UNCONNECTED(0 to 14),
      Trace_New_Reg_Value(0 to 31) => NLW_U0_Trace_New_Reg_Value_UNCONNECTED(0 to 31),
      Trace_PC(0 to 31) => NLW_U0_Trace_PC_UNCONNECTED(0 to 31),
      Trace_Reg_Addr(0 to 4) => NLW_U0_Trace_Reg_Addr_UNCONNECTED(0 to 4),
      Trace_Reg_Write => NLW_U0_Trace_Reg_Write_UNCONNECTED,
      Trace_Valid_Instr => NLW_U0_Trace_Valid_Instr_UNCONNECTED,
      UART_Interrupt => NLW_U0_UART_Interrupt_UNCONNECTED,
      UART_Rx => UART_Rx,
      UART_Tx => UART_Tx
    );
end STRUCTURE;
