ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32wbxx_hal_uart_ex.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c"
  20              		.section	.text.HAL_RS485Ex_Init,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_RS485Ex_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_RS485Ex_Init:
  28              	.LFB950:
   1:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @file    stm32wbxx_hal_uart_ex.c
   4:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief   Extended UART HAL module driver.
   6:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          This file provides firmware functions to manage the following extended
   7:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (UART).
   8:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *           + Peripheral Control functions
  10:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *
  11:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   ******************************************************************************
  13:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @attention
  14:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *
  15:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * Copyright (c) 2019 STMicroelectronics.
  16:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * All rights reserved.
  17:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *
  18:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  19:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * in the root directory of this software component.
  20:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  21:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *
  22:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   ******************************************************************************
  23:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   @verbatim
  24:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   ==============================================================================
  25:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                ##### UART peripheral extended features  #####
  26:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   ==============================================================================
  27:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   [..]
  28:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) Declare a UART_HandleTypeDef handle structure.
  29:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  30:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) For the UART RS485 Driver Enable mode, initialize the UART registers
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 2


  31:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         by calling the HAL_RS485Ex_Init() API.
  32:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  33:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) FIFO mode enabling/disabling and RX/TX FIFO threshold programming.
  34:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  35:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         -@- When UART operates in FIFO mode, FIFO mode must be enabled prior
  36:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****             starting RX/TX transfers. Also RX/TX FIFO thresholds must be
  37:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****             configured prior starting RX/TX transfers.
  38:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  39:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   @endverbatim
  40:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   ******************************************************************************
  41:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
  42:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  43:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #include "stm32wbxx_hal.h"
  45:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  46:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /** @addtogroup STM32WBxx_HAL_Driver
  47:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @{
  48:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
  49:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  50:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /** @defgroup UARTEx UARTEx
  51:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief UART Extended HAL module driver
  52:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @{
  53:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
  54:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  55:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #ifdef HAL_UART_MODULE_ENABLED
  56:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  57:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /* Private typedef -----------------------------------------------------------*/
  58:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /* Private define ------------------------------------------------------------*/
  59:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /** @defgroup UARTEX_Private_Constants UARTEx Private Constants
  60:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @{
  61:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
  62:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /* UART RX FIFO depth */
  63:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #define RX_FIFO_DEPTH 8U
  64:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  65:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /* UART TX FIFO depth */
  66:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #define TX_FIFO_DEPTH 8U
  67:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
  68:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @}
  69:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
  70:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  71:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /* Private macros ------------------------------------------------------------*/
  72:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /* Private variables ---------------------------------------------------------*/
  73:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /* Private function prototypes -----------------------------------------------*/
  74:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /** @defgroup UARTEx_Private_Functions UARTEx Private Functions
  75:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @{
  76:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
  77:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelecti
  78:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart);
  79:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
  80:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @}
  81:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
  82:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  83:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /* Exported functions --------------------------------------------------------*/
  84:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  85:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions  UARTEx Exported Functions
  86:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @{
  87:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 3


  88:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
  89:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions_Group1 Initialization and de-initialization functions
  90:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief    Extended Initialization and Configuration Functions
  91:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *
  92:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** @verbatim
  93:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** ===============================================================================
  94:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****             ##### Initialization and Configuration functions #####
  95:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****  ===============================================================================
  96:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     [..]
  97:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     This subsection provides a set of functions allowing to initialize the USARTx or the UARTy
  98:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     in asynchronous mode.
  99:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       (+) For the asynchronous mode the parameters below can be configured:
 100:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) Baud Rate
 101:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) Word Length
 102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) Stop Bit
 103:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) Parity: If the parity is enabled, then the MSB bit of the data written
 104:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****              in the data register is transmitted but is changed by the parity bit.
 105:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) Hardware flow control
 106:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) Receiver/transmitter modes
 107:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) Over Sampling Method
 108:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) One-Bit Sampling Method
 109:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       (+) For the asynchronous mode, the following advanced features can be configured as well:
 110:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) TX and/or RX pin level inversion
 111:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) data logical level inversion
 112:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) RX and TX pins swap
 113:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) RX overrun detection disabling
 114:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) DMA disabling on RX error
 115:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) MSB first on communication line
 116:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) auto Baud rate detection
 117:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     [..]
 118:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     The HAL_RS485Ex_Init() API follows the UART RS485 mode configuration
 119:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****      procedures (details for the procedures are available in reference manual).
 120:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 121:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** @endverbatim
 122:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 123:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   Depending on the frame length defined by the M1 and M0 bits (7-bit,
 124:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   8-bit or 9-bit), the possible UART formats are listed in the
 125:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   following table.
 126:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 127:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     Table 1. UART frame format.
 128:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     +-----------------------------------------------------------------------+
 129:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |  M1 bit |  M0 bit |  PCE bit  |             UART frame                |
 130:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 131:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |    0    |    0    |    0      |    | SB |    8 bit data   | STB |     |
 132:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 133:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |    0    |    0    |    1      |    | SB | 7 bit data | PB | STB |     |
 134:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 135:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |    0    |    1    |    0      |    | SB |    9 bit data   | STB |     |
 136:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 137:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |    0    |    1    |    1      |    | SB | 8 bit data | PB | STB |     |
 138:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 139:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |    1    |    0    |    0      |    | SB |    7 bit data   | STB |     |
 140:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 141:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     |    1    |    0    |    1      |    | SB | 6 bit data | PB | STB |     |
 142:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     +-----------------------------------------------------------------------+
 143:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 144:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @{
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 4


 145:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 146:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 147:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 148:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Initialize the RS485 Driver enable feature according to the specified
 149:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *         parameters in the UART_InitTypeDef and creates the associated handle.
 150:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart            UART handle.
 151:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param Polarity         Select the driver enable polarity.
 152:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 153:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          @arg @ref UART_DE_POLARITY_HIGH DE signal is active high
 154:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          @arg @ref UART_DE_POLARITY_LOW  DE signal is active low
 155:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param AssertionTime    Driver Enable assertion time:
 156:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       5-bit value defining the time between the activation of the DE (Driver Enable)
 157:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       signal and the beginning of the start bit. It is expressed in sample time
 158:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       units (1/8 or 1/16 bit time, depending on the oversampling rate)
 159:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param DeassertionTime  Driver Enable deassertion time:
 160:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       5-bit value defining the time between the end of the last stop bit, in a
 161:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       transmitted message, and the de-activation of the DE (Driver Enable) signal.
 162:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       It is expressed in sample time units (1/8 or 1/16 bit time, depending on the
 163:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       oversampling rate).
 164:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 165:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 166:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t Assertion
 167:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                    uint32_t DeassertionTime)
 168:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
  29              		.loc 1 168 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 86B0     		sub	sp, sp, #24
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 32
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 F860     		str	r0, [r7, #12]
  45 0008 B960     		str	r1, [r7, #8]
  46 000a 7A60     		str	r2, [r7, #4]
  47 000c 3B60     		str	r3, [r7]
 169:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint32_t temp;
 170:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 171:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check the UART handle allocation */
 172:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (huart == NULL)
  48              		.loc 1 172 6
  49 000e FB68     		ldr	r3, [r7, #12]
  50 0010 002B     		cmp	r3, #0
  51 0012 01D1     		bne	.L2
 173:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 174:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     return HAL_ERROR;
  52              		.loc 1 174 12
  53 0014 0123     		movs	r3, #1
  54 0016 58E0     		b	.L3
  55              	.L2:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 5


 175:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 176:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check the Driver Enable UART instance */
 177:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 178:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 179:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check the Driver Enable polarity */
 180:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_DE_POLARITY(Polarity));
 181:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 182:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check the Driver Enable assertion time */
 183:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 184:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 185:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check the Driver Enable deassertion time */
 186:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 187:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 188:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (huart->gState == HAL_UART_STATE_RESET)
  56              		.loc 1 188 12
  57 0018 FB68     		ldr	r3, [r7, #12]
  58 001a D3F88830 		ldr	r3, [r3, #136]
  59              		.loc 1 188 6
  60 001e 002B     		cmp	r3, #0
  61 0020 06D1     		bne	.L4
 189:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 190:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Allocate lock resource and initialize it */
 191:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->Lock = HAL_UNLOCKED;
  62              		.loc 1 191 17
  63 0022 FB68     		ldr	r3, [r7, #12]
  64 0024 0022     		movs	r2, #0
  65 0026 83F88420 		strb	r2, [r3, #132]
 192:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 193:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
 194:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     UART_InitCallbacksToDefault(huart);
 195:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 196:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     if (huart->MspInitCallback == NULL)
 197:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 198:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       huart->MspInitCallback = HAL_UART_MspInit;
 199:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 200:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 201:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Init the low level hardware */
 202:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->MspInitCallback(huart);
 203:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #else
 204:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Init the low level hardware : GPIO, CLOCK, CORTEX */
 205:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     HAL_UART_MspInit(huart);
  66              		.loc 1 205 5
  67 002a F868     		ldr	r0, [r7, #12]
  68 002c FFF7FEFF 		bl	HAL_UART_MspInit
  69              	.L4:
 206:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
 207:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 208:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 209:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
  70              		.loc 1 209 17
  71 0030 FB68     		ldr	r3, [r7, #12]
  72 0032 2422     		movs	r2, #36
  73 0034 C3F88820 		str	r2, [r3, #136]
 210:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 211:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Disable the Peripheral */
 212:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
  74              		.loc 1 212 3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 6


  75 0038 FB68     		ldr	r3, [r7, #12]
  76 003a 1B68     		ldr	r3, [r3]
  77 003c 1A68     		ldr	r2, [r3]
  78 003e FB68     		ldr	r3, [r7, #12]
  79 0040 1B68     		ldr	r3, [r3]
  80 0042 22F00102 		bic	r2, r2, #1
  81 0046 1A60     		str	r2, [r3]
 213:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 214:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Perform advanced settings configuration */
 215:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* For some items, configuration requires to be done prior TE and RE bits are set */
 216:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
  82              		.loc 1 216 26
  83 0048 FB68     		ldr	r3, [r7, #12]
  84 004a 9B6A     		ldr	r3, [r3, #40]
  85              		.loc 1 216 6
  86 004c 002B     		cmp	r3, #0
  87 004e 02D0     		beq	.L5
 217:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 218:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     UART_AdvFeatureConfig(huart);
  88              		.loc 1 218 5
  89 0050 F868     		ldr	r0, [r7, #12]
  90 0052 FFF7FEFF 		bl	UART_AdvFeatureConfig
  91              	.L5:
 219:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 220:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 221:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Set the UART Communication parameters */
 222:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (UART_SetConfig(huart) == HAL_ERROR)
  92              		.loc 1 222 7
  93 0056 F868     		ldr	r0, [r7, #12]
  94 0058 FFF7FEFF 		bl	UART_SetConfig
  95 005c 0346     		mov	r3, r0
  96              		.loc 1 222 6 discriminator 1
  97 005e 012B     		cmp	r3, #1
  98 0060 01D1     		bne	.L6
 223:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 224:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     return HAL_ERROR;
  99              		.loc 1 224 12
 100 0062 0123     		movs	r3, #1
 101 0064 31E0     		b	.L3
 102              	.L6:
 225:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 226:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 227:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
 228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 103              		.loc 1 228 3
 104 0066 FB68     		ldr	r3, [r7, #12]
 105 0068 1B68     		ldr	r3, [r3]
 106 006a 9A68     		ldr	r2, [r3, #8]
 107 006c FB68     		ldr	r3, [r7, #12]
 108 006e 1B68     		ldr	r3, [r3]
 109 0070 42F48042 		orr	r2, r2, #16384
 110 0074 9A60     		str	r2, [r3, #8]
 229:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 230:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Set the Driver Enable polarity */
 231:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 111              		.loc 1 231 3
 112 0076 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 7


 113 0078 1B68     		ldr	r3, [r3]
 114 007a 9B68     		ldr	r3, [r3, #8]
 115 007c 23F40041 		bic	r1, r3, #32768
 116 0080 FB68     		ldr	r3, [r7, #12]
 117 0082 1B68     		ldr	r3, [r3]
 118 0084 BA68     		ldr	r2, [r7, #8]
 119 0086 0A43     		orrs	r2, r2, r1
 120 0088 9A60     		str	r2, [r3, #8]
 232:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 233:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Set the Driver Enable assertion and deassertion times */
 234:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 121              		.loc 1 234 8
 122 008a 7B68     		ldr	r3, [r7, #4]
 123 008c 5B05     		lsls	r3, r3, #21
 124 008e 7B61     		str	r3, [r7, #20]
 235:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 125              		.loc 1 235 28
 126 0090 3B68     		ldr	r3, [r7]
 127 0092 1B04     		lsls	r3, r3, #16
 128              		.loc 1 235 8
 129 0094 7A69     		ldr	r2, [r7, #20]
 130 0096 1343     		orrs	r3, r3, r2
 131 0098 7B61     		str	r3, [r7, #20]
 236:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 132              		.loc 1 236 3
 133 009a FB68     		ldr	r3, [r7, #12]
 134 009c 1B68     		ldr	r3, [r3]
 135 009e 1B68     		ldr	r3, [r3]
 136 00a0 23F07F73 		bic	r3, r3, #66846720
 137 00a4 23F44033 		bic	r3, r3, #196608
 138 00a8 FA68     		ldr	r2, [r7, #12]
 139 00aa 1268     		ldr	r2, [r2]
 140 00ac 7969     		ldr	r1, [r7, #20]
 141 00ae 0B43     		orrs	r3, r3, r1
 142 00b0 1360     		str	r3, [r2]
 237:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 238:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Enable the Peripheral */
 239:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_ENABLE(huart);
 143              		.loc 1 239 3
 144 00b2 FB68     		ldr	r3, [r7, #12]
 145 00b4 1B68     		ldr	r3, [r3]
 146 00b6 1A68     		ldr	r2, [r3]
 147 00b8 FB68     		ldr	r3, [r7, #12]
 148 00ba 1B68     		ldr	r3, [r3]
 149 00bc 42F00102 		orr	r2, r2, #1
 150 00c0 1A60     		str	r2, [r3]
 240:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 241:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
 242:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return (UART_CheckIdleState(huart));
 151              		.loc 1 242 11
 152 00c2 F868     		ldr	r0, [r7, #12]
 153 00c4 FFF7FEFF 		bl	UART_CheckIdleState
 154 00c8 0346     		mov	r3, r0
 155              	.L3:
 243:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 156              		.loc 1 243 1
 157 00ca 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 8


 158 00cc 1837     		adds	r7, r7, #24
 159              	.LCFI3:
 160              		.cfi_def_cfa_offset 8
 161 00ce BD46     		mov	sp, r7
 162              	.LCFI4:
 163              		.cfi_def_cfa_register 13
 164              		@ sp needed
 165 00d0 80BD     		pop	{r7, pc}
 166              		.cfi_endproc
 167              	.LFE950:
 169              		.section	.text.HAL_UARTEx_WakeupCallback,"ax",%progbits
 170              		.align	1
 171              		.weak	HAL_UARTEx_WakeupCallback
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 176              	HAL_UARTEx_WakeupCallback:
 177              	.LFB951:
 244:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 245:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 246:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @}
 247:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 248:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 249:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions_Group2 IO operation functions
 250:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *  @brief Extended functions
 251:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *
 252:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** @verbatim
 253:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****  ===============================================================================
 254:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                       ##### IO operation functions #####
 255:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****  ===============================================================================
 256:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     [..]
 257:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     This subsection provides a set of Wakeup and FIFO mode related callback functions.
 258:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) Wakeup from Stop mode Callback:
 259:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) HAL_UARTEx_WakeupCallback()
 260:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) TX/RX Fifos Callbacks:
 261:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) HAL_UARTEx_RxFifoFullCallback()
 262:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) HAL_UARTEx_TxFifoEmptyCallback()
 263:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** @endverbatim
 264:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @{
 265:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 266:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 267:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 268:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief UART wakeup from Stop mode callback.
 269:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart UART handle.
 270:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval None
 271:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 272:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
 273:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 178              		.loc 1 273 1
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 8
 181              		@ frame_needed = 1, uses_anonymous_args = 0
 182              		@ link register save eliminated.
 183 0000 80B4     		push	{r7}
 184              	.LCFI5:
 185              		.cfi_def_cfa_offset 4
 186              		.cfi_offset 7, -4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 9


 187 0002 83B0     		sub	sp, sp, #12
 188              	.LCFI6:
 189              		.cfi_def_cfa_offset 16
 190 0004 00AF     		add	r7, sp, #0
 191              	.LCFI7:
 192              		.cfi_def_cfa_register 7
 193 0006 7860     		str	r0, [r7, #4]
 274:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 275:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   UNUSED(huart);
 276:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 277:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 278:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****             the HAL_UARTEx_WakeupCallback can be implemented in the user file.
 279:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****    */
 280:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 194              		.loc 1 280 1
 195 0008 00BF     		nop
 196 000a 0C37     		adds	r7, r7, #12
 197              	.LCFI8:
 198              		.cfi_def_cfa_offset 4
 199 000c BD46     		mov	sp, r7
 200              	.LCFI9:
 201              		.cfi_def_cfa_register 13
 202              		@ sp needed
 203 000e 5DF8047B 		ldr	r7, [sp], #4
 204              	.LCFI10:
 205              		.cfi_restore 7
 206              		.cfi_def_cfa_offset 0
 207 0012 7047     		bx	lr
 208              		.cfi_endproc
 209              	.LFE951:
 211              		.section	.text.HAL_UARTEx_RxFifoFullCallback,"ax",%progbits
 212              		.align	1
 213              		.weak	HAL_UARTEx_RxFifoFullCallback
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 218              	HAL_UARTEx_RxFifoFullCallback:
 219              	.LFB952:
 281:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 282:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 283:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief  UART RX Fifo full callback.
 284:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param  huart UART handle.
 285:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval None
 286:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 287:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** __weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 288:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 220              		.loc 1 288 1
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 8
 223              		@ frame_needed = 1, uses_anonymous_args = 0
 224              		@ link register save eliminated.
 225 0000 80B4     		push	{r7}
 226              	.LCFI11:
 227              		.cfi_def_cfa_offset 4
 228              		.cfi_offset 7, -4
 229 0002 83B0     		sub	sp, sp, #12
 230              	.LCFI12:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 10


 231              		.cfi_def_cfa_offset 16
 232 0004 00AF     		add	r7, sp, #0
 233              	.LCFI13:
 234              		.cfi_def_cfa_register 7
 235 0006 7860     		str	r0, [r7, #4]
 289:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 290:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   UNUSED(huart);
 291:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 292:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 293:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****             the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
 294:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****    */
 295:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 236              		.loc 1 295 1
 237 0008 00BF     		nop
 238 000a 0C37     		adds	r7, r7, #12
 239              	.LCFI14:
 240              		.cfi_def_cfa_offset 4
 241 000c BD46     		mov	sp, r7
 242              	.LCFI15:
 243              		.cfi_def_cfa_register 13
 244              		@ sp needed
 245 000e 5DF8047B 		ldr	r7, [sp], #4
 246              	.LCFI16:
 247              		.cfi_restore 7
 248              		.cfi_def_cfa_offset 0
 249 0012 7047     		bx	lr
 250              		.cfi_endproc
 251              	.LFE952:
 253              		.section	.text.HAL_UARTEx_TxFifoEmptyCallback,"ax",%progbits
 254              		.align	1
 255              		.weak	HAL_UARTEx_TxFifoEmptyCallback
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	HAL_UARTEx_TxFifoEmptyCallback:
 261              	.LFB953:
 296:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 297:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 298:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief  UART TX Fifo empty callback.
 299:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param  huart UART handle.
 300:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval None
 301:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 302:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** __weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 303:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 262              		.loc 1 303 1
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 8
 265              		@ frame_needed = 1, uses_anonymous_args = 0
 266              		@ link register save eliminated.
 267 0000 80B4     		push	{r7}
 268              	.LCFI17:
 269              		.cfi_def_cfa_offset 4
 270              		.cfi_offset 7, -4
 271 0002 83B0     		sub	sp, sp, #12
 272              	.LCFI18:
 273              		.cfi_def_cfa_offset 16
 274 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 11


 275              	.LCFI19:
 276              		.cfi_def_cfa_register 7
 277 0006 7860     		str	r0, [r7, #4]
 304:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 305:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   UNUSED(huart);
 306:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 307:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 308:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****             the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
 309:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****    */
 310:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 278              		.loc 1 310 1
 279 0008 00BF     		nop
 280 000a 0C37     		adds	r7, r7, #12
 281              	.LCFI20:
 282              		.cfi_def_cfa_offset 4
 283 000c BD46     		mov	sp, r7
 284              	.LCFI21:
 285              		.cfi_def_cfa_register 13
 286              		@ sp needed
 287 000e 5DF8047B 		ldr	r7, [sp], #4
 288              	.LCFI22:
 289              		.cfi_restore 7
 290              		.cfi_def_cfa_offset 0
 291 0012 7047     		bx	lr
 292              		.cfi_endproc
 293              	.LFE953:
 295              		.section	.text.HAL_MultiProcessorEx_AddressLength_Set,"ax",%progbits
 296              		.align	1
 297              		.global	HAL_MultiProcessorEx_AddressLength_Set
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 302              	HAL_MultiProcessorEx_AddressLength_Set:
 303              	.LFB954:
 311:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 312:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 313:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @}
 314:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 315:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 316:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions_Group3 Peripheral Control functions
 317:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief    Extended Peripheral Control functions
 318:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *
 319:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** @verbatim
 320:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****  ===============================================================================
 321:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                       ##### Peripheral Control functions #####
 322:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****  ===============================================================================
 323:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     [..] This section provides the following functions:
 324:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****      (+) HAL_MultiProcessorEx_AddressLength_Set() API optionally sets the UART node address
 325:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****          detection length to more than 4 bits for multiprocessor address mark wake up.
 326:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****      (+) HAL_UARTEx_StopModeWakeUpSourceConfig() API defines the wake-up from stop mode
 327:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****          trigger: address match, Start Bit detection or RXNE bit status.
 328:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****      (+) HAL_UARTEx_EnableStopMode() API enables the UART to wake up the MCU from stop mode
 329:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****      (+) HAL_UARTEx_DisableStopMode() API disables the above functionality
 330:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****      (+) HAL_UARTEx_EnableFifoMode() API enables the FIFO mode
 331:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****      (+) HAL_UARTEx_DisableFifoMode() API disables the FIFO mode
 332:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****      (+) HAL_UARTEx_SetTxFifoThreshold() API sets the TX FIFO threshold
 333:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****      (+) HAL_UARTEx_SetRxFifoThreshold() API sets the RX FIFO threshold
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 12


 334:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 335:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     [..] This subsection also provides a set of additional functions providing enhanced reception
 336:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     services to user. (For example, these functions allow application to handle use cases
 337:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     where number of data to be received is unknown).
 338:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 339:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) Compared to standard reception services which only consider number of received
 340:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         data elements as reception completion criteria, these functions also consider additional ev
 341:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         as triggers for updating reception status to caller :
 342:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****        (++) Detection of inactivity period (RX line has not been active for a given period).
 343:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           (+++) RX inactivity detected by IDLE event, i.e. RX line has been in idle state (normally
 344:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                for 1 frame time, after last received byte.
 345:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           (+++) RX inactivity detected by RTO, i.e. line has been in idle state
 346:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                for a programmable time, after last received byte.
 347:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****        (++) Detection that a specific character has been received.
 348:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 349:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) There are two modes of transfer:
 350:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****        (++) Blocking mode: The reception is performed in polling mode, until either expected number
 351:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            or till IDLE event occurs. Reception is handled only during function execution.
 352:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            When function exits, no data reception could occur. HAL status and number of actually re
 353:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            are returned by function after finishing transfer.
 354:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****        (++) Non-Blocking mode: The reception is performed using Interrupts or DMA.
 355:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            These API's return the HAL status.
 356:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            The end of the data processing will be indicated through the
 357:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            dedicated UART IRQ when using Interrupt mode or the DMA IRQ when using DMA mode.
 358:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            The HAL_UARTEx_RxEventCallback() user callback will be executed during Receive process
 359:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            The HAL_UART_ErrorCallback()user callback will be executed when a reception error is det
 360:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 361:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) Blocking mode API:
 362:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) HAL_UARTEx_ReceiveToIdle()
 363:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 364:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) Non-Blocking mode API with Interrupt:
 365:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) HAL_UARTEx_ReceiveToIdle_IT()
 366:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 367:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (#) Non-Blocking mode API with DMA:
 368:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         (++) HAL_UARTEx_ReceiveToIdle_DMA()
 369:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 370:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** @endverbatim
 371:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @{
 372:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 373:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 374:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 375:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief By default in multiprocessor mode, when the wake up method is set
 376:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        to address mark, the UART handles only 4-bit long addresses detection;
 377:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        this API allows to enable longer addresses detection (6-, 7- or 8-bit
 378:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        long).
 379:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  Addresses detection lengths are: 6-bit address detection in 7-bit data mode,
 380:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        7-bit address detection in 8-bit data mode, 8-bit address detection in 9-bit data mode.
 381:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart         UART handle.
 382:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param AddressLength This parameter can be one of the following values:
 383:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
 384:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
 385:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 386:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 387:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t Addres
 388:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 304              		.loc 1 388 1
 305              		.cfi_startproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 13


 306              		@ args = 0, pretend = 0, frame = 8
 307              		@ frame_needed = 1, uses_anonymous_args = 0
 308 0000 80B5     		push	{r7, lr}
 309              	.LCFI23:
 310              		.cfi_def_cfa_offset 8
 311              		.cfi_offset 7, -8
 312              		.cfi_offset 14, -4
 313 0002 82B0     		sub	sp, sp, #8
 314              	.LCFI24:
 315              		.cfi_def_cfa_offset 16
 316 0004 00AF     		add	r7, sp, #0
 317              	.LCFI25:
 318              		.cfi_def_cfa_register 7
 319 0006 7860     		str	r0, [r7, #4]
 320 0008 3960     		str	r1, [r7]
 389:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check the UART handle allocation */
 390:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (huart == NULL)
 321              		.loc 1 390 6
 322 000a 7B68     		ldr	r3, [r7, #4]
 323 000c 002B     		cmp	r3, #0
 324 000e 01D1     		bne	.L11
 391:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 392:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     return HAL_ERROR;
 325              		.loc 1 392 12
 326 0010 0123     		movs	r3, #1
 327 0012 21E0     		b	.L12
 328              	.L11:
 393:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 394:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 395:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check the address length parameter */
 396:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));
 397:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 398:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 329              		.loc 1 398 17
 330 0014 7B68     		ldr	r3, [r7, #4]
 331 0016 2422     		movs	r2, #36
 332 0018 C3F88820 		str	r2, [r3, #136]
 399:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 400:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Disable the Peripheral */
 401:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 333              		.loc 1 401 3
 334 001c 7B68     		ldr	r3, [r7, #4]
 335 001e 1B68     		ldr	r3, [r3]
 336 0020 1A68     		ldr	r2, [r3]
 337 0022 7B68     		ldr	r3, [r7, #4]
 338 0024 1B68     		ldr	r3, [r3]
 339 0026 22F00102 		bic	r2, r2, #1
 340 002a 1A60     		str	r2, [r3]
 402:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 403:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Set the address length */
 404:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 341              		.loc 1 404 3
 342 002c 7B68     		ldr	r3, [r7, #4]
 343 002e 1B68     		ldr	r3, [r3]
 344 0030 5B68     		ldr	r3, [r3, #4]
 345 0032 23F01001 		bic	r1, r3, #16
 346 0036 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 14


 347 0038 1B68     		ldr	r3, [r3]
 348 003a 3A68     		ldr	r2, [r7]
 349 003c 0A43     		orrs	r2, r2, r1
 350 003e 5A60     		str	r2, [r3, #4]
 405:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 406:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Enable the Peripheral */
 407:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_ENABLE(huart);
 351              		.loc 1 407 3
 352 0040 7B68     		ldr	r3, [r7, #4]
 353 0042 1B68     		ldr	r3, [r3]
 354 0044 1A68     		ldr	r2, [r3]
 355 0046 7B68     		ldr	r3, [r7, #4]
 356 0048 1B68     		ldr	r3, [r3]
 357 004a 42F00102 		orr	r2, r2, #1
 358 004e 1A60     		str	r2, [r3]
 408:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 409:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* TEACK and/or REACK to check before moving huart->gState to Ready */
 410:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return (UART_CheckIdleState(huart));
 359              		.loc 1 410 11
 360 0050 7868     		ldr	r0, [r7, #4]
 361 0052 FFF7FEFF 		bl	UART_CheckIdleState
 362 0056 0346     		mov	r3, r0
 363              	.L12:
 411:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 364              		.loc 1 411 1
 365 0058 1846     		mov	r0, r3
 366 005a 0837     		adds	r7, r7, #8
 367              	.LCFI26:
 368              		.cfi_def_cfa_offset 8
 369 005c BD46     		mov	sp, r7
 370              	.LCFI27:
 371              		.cfi_def_cfa_register 13
 372              		@ sp needed
 373 005e 80BD     		pop	{r7, pc}
 374              		.cfi_endproc
 375              	.LFE954:
 377              		.section	.text.HAL_UARTEx_StopModeWakeUpSourceConfig,"ax",%progbits
 378              		.align	1
 379              		.global	HAL_UARTEx_StopModeWakeUpSourceConfig
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	HAL_UARTEx_StopModeWakeUpSourceConfig:
 385              	.LFB955:
 412:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 413:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 414:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Set Wakeup from Stop mode interrupt flag selection.
 415:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note It is the application responsibility to enable the interrupt used as
 416:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       usart_wkup interrupt source before entering low-power mode.
 417:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart           UART handle.
 418:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param WakeUpSelection Address match, Start Bit detection or RXNE/RXFNE bit status.
 419:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 420:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          @arg @ref UART_WAKEUP_ON_ADDRESS
 421:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          @arg @ref UART_WAKEUP_ON_STARTBIT
 422:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
 423:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 424:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 15


 425:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeD
 426:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 386              		.loc 1 426 1
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 24
 389              		@ frame_needed = 1, uses_anonymous_args = 0
 390 0000 80B5     		push	{r7, lr}
 391              	.LCFI28:
 392              		.cfi_def_cfa_offset 8
 393              		.cfi_offset 7, -8
 394              		.cfi_offset 14, -4
 395 0002 88B0     		sub	sp, sp, #32
 396              	.LCFI29:
 397              		.cfi_def_cfa_offset 40
 398 0004 02AF     		add	r7, sp, #8
 399              	.LCFI30:
 400              		.cfi_def_cfa 7, 32
 401 0006 F860     		str	r0, [r7, #12]
 402 0008 3B1D     		adds	r3, r7, #4
 403 000a 83E80600 		stm	r3, {r1, r2}
 427:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 404              		.loc 1 427 21
 405 000e 0023     		movs	r3, #0
 406 0010 FB75     		strb	r3, [r7, #23]
 428:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint32_t tickstart;
 429:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 430:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* check the wake-up from stop mode UART instance */
 431:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
 432:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* check the wake-up selection parameter */
 433:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));
 434:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 435:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Locked */
 436:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 407              		.loc 1 436 3
 408 0012 FB68     		ldr	r3, [r7, #12]
 409 0014 93F88430 		ldrb	r3, [r3, #132]	@ zero_extendqisi2
 410 0018 012B     		cmp	r3, #1
 411 001a 01D1     		bne	.L14
 412              		.loc 1 436 3 is_stmt 0 discriminator 1
 413 001c 0223     		movs	r3, #2
 414              		.loc 1 436 3
 415 001e 46E0     		b	.L15
 416              	.L14:
 417              		.loc 1 436 3 discriminator 2
 418 0020 FB68     		ldr	r3, [r7, #12]
 419 0022 0122     		movs	r2, #1
 420 0024 83F88420 		strb	r2, [r3, #132]
 437:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 438:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 421              		.loc 1 438 17 is_stmt 1
 422 0028 FB68     		ldr	r3, [r7, #12]
 423 002a 2422     		movs	r2, #36
 424 002c C3F88820 		str	r2, [r3, #136]
 439:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 440:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Disable the Peripheral */
 441:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 425              		.loc 1 441 3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 16


 426 0030 FB68     		ldr	r3, [r7, #12]
 427 0032 1B68     		ldr	r3, [r3]
 428 0034 1A68     		ldr	r2, [r3]
 429 0036 FB68     		ldr	r3, [r7, #12]
 430 0038 1B68     		ldr	r3, [r3]
 431 003a 22F00102 		bic	r2, r2, #1
 432 003e 1A60     		str	r2, [r3]
 442:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 443:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Set the wake-up selection scheme */
 444:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 433              		.loc 1 444 3
 434 0040 FB68     		ldr	r3, [r7, #12]
 435 0042 1B68     		ldr	r3, [r3]
 436 0044 9B68     		ldr	r3, [r3, #8]
 437 0046 23F44011 		bic	r1, r3, #3145728
 438 004a 7A68     		ldr	r2, [r7, #4]
 439 004c FB68     		ldr	r3, [r7, #12]
 440 004e 1B68     		ldr	r3, [r3]
 441 0050 0A43     		orrs	r2, r2, r1
 442 0052 9A60     		str	r2, [r3, #8]
 445:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 446:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 443              		.loc 1 446 22
 444 0054 7B68     		ldr	r3, [r7, #4]
 445              		.loc 1 446 6
 446 0056 002B     		cmp	r3, #0
 447 0058 05D1     		bne	.L16
 447:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 448:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 448              		.loc 1 448 5
 449 005a 3B1D     		adds	r3, r7, #4
 450 005c 93E80600 		ldm	r3, {r1, r2}
 451 0060 F868     		ldr	r0, [r7, #12]
 452 0062 FFF7FEFF 		bl	UARTEx_Wakeup_AddressConfig
 453              	.L16:
 449:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 450:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 451:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Enable the Peripheral */
 452:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_ENABLE(huart);
 454              		.loc 1 452 3
 455 0066 FB68     		ldr	r3, [r7, #12]
 456 0068 1B68     		ldr	r3, [r3]
 457 006a 1A68     		ldr	r2, [r3]
 458 006c FB68     		ldr	r3, [r7, #12]
 459 006e 1B68     		ldr	r3, [r3]
 460 0070 42F00102 		orr	r2, r2, #1
 461 0074 1A60     		str	r2, [r3]
 453:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 454:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Init tickstart for timeout management */
 455:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   tickstart = HAL_GetTick();
 462              		.loc 1 455 15
 463 0076 FFF7FEFF 		bl	HAL_GetTick
 464 007a 3861     		str	r0, [r7, #16]
 456:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 457:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Wait until REACK flag is set */
 458:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE)
 465              		.loc 1 458 7
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 17


 466 007c 6FF07E43 		mvn	r3, #-33554432
 467 0080 0093     		str	r3, [sp]
 468 0082 3B69     		ldr	r3, [r7, #16]
 469 0084 0022     		movs	r2, #0
 470 0086 4FF48001 		mov	r1, #4194304
 471 008a F868     		ldr	r0, [r7, #12]
 472 008c FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 473 0090 0346     		mov	r3, r0
 474              		.loc 1 458 6 discriminator 1
 475 0092 002B     		cmp	r3, #0
 476 0094 02D0     		beq	.L17
 459:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 460:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     status = HAL_TIMEOUT;
 477              		.loc 1 460 12
 478 0096 0323     		movs	r3, #3
 479 0098 FB75     		strb	r3, [r7, #23]
 480 009a 03E0     		b	.L18
 481              	.L17:
 461:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 462:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   else
 463:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 464:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Initialize the UART State */
 465:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->gState = HAL_UART_STATE_READY;
 482              		.loc 1 465 19
 483 009c FB68     		ldr	r3, [r7, #12]
 484 009e 2022     		movs	r2, #32
 485 00a0 C3F88820 		str	r2, [r3, #136]
 486              	.L18:
 466:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 467:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 468:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Unlocked */
 469:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 487              		.loc 1 469 3
 488 00a4 FB68     		ldr	r3, [r7, #12]
 489 00a6 0022     		movs	r2, #0
 490 00a8 83F88420 		strb	r2, [r3, #132]
 470:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 471:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return status;
 491              		.loc 1 471 10
 492 00ac FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 493              	.L15:
 472:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 494              		.loc 1 472 1
 495 00ae 1846     		mov	r0, r3
 496 00b0 1837     		adds	r7, r7, #24
 497              	.LCFI31:
 498              		.cfi_def_cfa_offset 8
 499 00b2 BD46     		mov	sp, r7
 500              	.LCFI32:
 501              		.cfi_def_cfa_register 13
 502              		@ sp needed
 503 00b4 80BD     		pop	{r7, pc}
 504              		.cfi_endproc
 505              	.LFE955:
 507              		.section	.text.HAL_UARTEx_EnableStopMode,"ax",%progbits
 508              		.align	1
 509              		.global	HAL_UARTEx_EnableStopMode
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 18


 510              		.syntax unified
 511              		.thumb
 512              		.thumb_func
 514              	HAL_UARTEx_EnableStopMode:
 515              	.LFB956:
 473:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 474:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 475:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Enable UART Stop Mode.
 476:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
 477:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart UART handle.
 478:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 479:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 480:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
 481:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 516              		.loc 1 481 1
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 32
 519              		@ frame_needed = 1, uses_anonymous_args = 0
 520              		@ link register save eliminated.
 521 0000 80B4     		push	{r7}
 522              	.LCFI33:
 523              		.cfi_def_cfa_offset 4
 524              		.cfi_offset 7, -4
 525 0002 89B0     		sub	sp, sp, #36
 526              	.LCFI34:
 527              		.cfi_def_cfa_offset 40
 528 0004 00AF     		add	r7, sp, #0
 529              	.LCFI35:
 530              		.cfi_def_cfa_register 7
 531 0006 7860     		str	r0, [r7, #4]
 482:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Locked */
 483:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 532              		.loc 1 483 3
 533 0008 7B68     		ldr	r3, [r7, #4]
 534 000a 93F88430 		ldrb	r3, [r3, #132]	@ zero_extendqisi2
 535 000e 012B     		cmp	r3, #1
 536 0010 01D1     		bne	.L20
 537              		.loc 1 483 3 is_stmt 0 discriminator 1
 538 0012 0223     		movs	r3, #2
 539              		.loc 1 483 3
 540 0014 21E0     		b	.L21
 541              	.L20:
 542              		.loc 1 483 3 discriminator 2
 543 0016 7B68     		ldr	r3, [r7, #4]
 544 0018 0122     		movs	r2, #1
 545 001a 83F88420 		strb	r2, [r3, #132]
 546              	.L24:
 547              	.LBB22:
 484:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 485:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Set UESM bit */
 486:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 548              		.loc 1 486 3 is_stmt 1 discriminator 1
 549 001e 7B68     		ldr	r3, [r7, #4]
 550 0020 1B68     		ldr	r3, [r3]
 551 0022 FB60     		str	r3, [r7, #12]
 552              	.LBB23:
 553              	.LBB24:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 19


 554              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 20


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 21


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 22


 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 23


 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 24


 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 25


 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 26


 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 27


 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 28


 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 29


 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 30


 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 31


 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 32


 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 33


 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 34


 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 35


 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 959:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 967:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 36


 969:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 972:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 976:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 981:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1010:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1011:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 37


1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
1027:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1028:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1032:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1047:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1050:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1062:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1071:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 38


1083:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
1090:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
1092:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1093:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1095:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1096:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1097:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1107:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1110:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1114:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1117:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1124:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1131:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1139:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 39


1140:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1141:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1143:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1153:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 555              		.loc 2 1155 4
 556 0024 FB68     		ldr	r3, [r7, #12]
 557              		.syntax unified
 558              	@ 1155 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 559 0026 53E8003F 		ldrex r3, [r3]
 560              	@ 0 "" 2
 561              		.thumb
 562              		.syntax unified
 563 002a BB60     		str	r3, [r7, #8]
1156:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 564              		.loc 2 1156 10
 565 002c BB68     		ldr	r3, [r7, #8]
 566              	.LBE24:
 567              	.LBE23:
 568              		.loc 1 486 3 discriminator 1
 569 002e 43F00203 		orr	r3, r3, #2
 570 0032 FB61     		str	r3, [r7, #28]
 571 0034 7B68     		ldr	r3, [r7, #4]
 572 0036 1B68     		ldr	r3, [r3]
 573 0038 1A46     		mov	r2, r3
 574 003a FB69     		ldr	r3, [r7, #28]
 575 003c BB61     		str	r3, [r7, #24]
 576 003e 7A61     		str	r2, [r7, #20]
 577              	.LBB25:
 578              	.LBB26:
1157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1170:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 40


1173:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1174:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1177:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1187:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1188:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1202:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1204:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 579              		.loc 2 1206 4
 580 0040 7969     		ldr	r1, [r7, #20]
 581 0042 BA69     		ldr	r2, [r7, #24]
 582              		.syntax unified
 583              	@ 1206 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 584 0044 41E80023 		strex r3, r2, [r1]
 585              	@ 0 "" 2
 586              		.thumb
 587              		.syntax unified
 588 0048 3B61     		str	r3, [r7, #16]
1207:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 589              		.loc 2 1207 10
 590 004a 3B69     		ldr	r3, [r7, #16]
 591              	.LBE26:
 592              	.LBE25:
 593              		.loc 1 486 3 discriminator 1
 594 004c 002B     		cmp	r3, #0
 595 004e E6D1     		bne	.L24
 596              	.LBE22:
 487:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 488:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Unlocked */
 489:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 597              		.loc 1 489 3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 41


 598 0050 7B68     		ldr	r3, [r7, #4]
 599 0052 0022     		movs	r2, #0
 600 0054 83F88420 		strb	r2, [r3, #132]
 490:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 491:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return HAL_OK;
 601              		.loc 1 491 10
 602 0058 0023     		movs	r3, #0
 603              	.L21:
 492:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 604              		.loc 1 492 1
 605 005a 1846     		mov	r0, r3
 606 005c 2437     		adds	r7, r7, #36
 607              	.LCFI36:
 608              		.cfi_def_cfa_offset 4
 609 005e BD46     		mov	sp, r7
 610              	.LCFI37:
 611              		.cfi_def_cfa_register 13
 612              		@ sp needed
 613 0060 5DF8047B 		ldr	r7, [sp], #4
 614              	.LCFI38:
 615              		.cfi_restore 7
 616              		.cfi_def_cfa_offset 0
 617 0064 7047     		bx	lr
 618              		.cfi_endproc
 619              	.LFE956:
 621              		.section	.text.HAL_UARTEx_DisableStopMode,"ax",%progbits
 622              		.align	1
 623              		.global	HAL_UARTEx_DisableStopMode
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	HAL_UARTEx_DisableStopMode:
 629              	.LFB957:
 493:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 494:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 495:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Disable UART Stop Mode.
 496:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart UART handle.
 497:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 498:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 499:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)
 500:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 630              		.loc 1 500 1
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 32
 633              		@ frame_needed = 1, uses_anonymous_args = 0
 634              		@ link register save eliminated.
 635 0000 80B4     		push	{r7}
 636              	.LCFI39:
 637              		.cfi_def_cfa_offset 4
 638              		.cfi_offset 7, -4
 639 0002 89B0     		sub	sp, sp, #36
 640              	.LCFI40:
 641              		.cfi_def_cfa_offset 40
 642 0004 00AF     		add	r7, sp, #0
 643              	.LCFI41:
 644              		.cfi_def_cfa_register 7
 645 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 42


 501:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Locked */
 502:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 646              		.loc 1 502 3
 647 0008 7B68     		ldr	r3, [r7, #4]
 648 000a 93F88430 		ldrb	r3, [r3, #132]	@ zero_extendqisi2
 649 000e 012B     		cmp	r3, #1
 650 0010 01D1     		bne	.L26
 651              		.loc 1 502 3 is_stmt 0 discriminator 1
 652 0012 0223     		movs	r3, #2
 653              		.loc 1 502 3
 654 0014 21E0     		b	.L27
 655              	.L26:
 656              		.loc 1 502 3 discriminator 2
 657 0016 7B68     		ldr	r3, [r7, #4]
 658 0018 0122     		movs	r2, #1
 659 001a 83F88420 		strb	r2, [r3, #132]
 660              	.L30:
 661              	.LBB27:
 503:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 504:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Clear UESM bit */
 505:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
 662              		.loc 1 505 3 is_stmt 1 discriminator 1
 663 001e 7B68     		ldr	r3, [r7, #4]
 664 0020 1B68     		ldr	r3, [r3]
 665 0022 FB60     		str	r3, [r7, #12]
 666              	.LBB28:
 667              	.LBB29:
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 668              		.loc 2 1155 4
 669 0024 FB68     		ldr	r3, [r7, #12]
 670              		.syntax unified
 671              	@ 1155 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 672 0026 53E8003F 		ldrex r3, [r3]
 673              	@ 0 "" 2
 674              		.thumb
 675              		.syntax unified
 676 002a BB60     		str	r3, [r7, #8]
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 677              		.loc 2 1156 10
 678 002c BB68     		ldr	r3, [r7, #8]
 679              	.LBE29:
 680              	.LBE28:
 681              		.loc 1 505 3 discriminator 1
 682 002e 23F00203 		bic	r3, r3, #2
 683 0032 FB61     		str	r3, [r7, #28]
 684 0034 7B68     		ldr	r3, [r7, #4]
 685 0036 1B68     		ldr	r3, [r3]
 686 0038 1A46     		mov	r2, r3
 687 003a FB69     		ldr	r3, [r7, #28]
 688 003c BB61     		str	r3, [r7, #24]
 689 003e 7A61     		str	r2, [r7, #20]
 690              	.LBB30:
 691              	.LBB31:
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 692              		.loc 2 1206 4
 693 0040 7969     		ldr	r1, [r7, #20]
 694 0042 BA69     		ldr	r2, [r7, #24]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 43


 695              		.syntax unified
 696              	@ 1206 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 697 0044 41E80023 		strex r3, r2, [r1]
 698              	@ 0 "" 2
 699              		.thumb
 700              		.syntax unified
 701 0048 3B61     		str	r3, [r7, #16]
 702              		.loc 2 1207 10
 703 004a 3B69     		ldr	r3, [r7, #16]
 704              	.LBE31:
 705              	.LBE30:
 706              		.loc 1 505 3 discriminator 1
 707 004c 002B     		cmp	r3, #0
 708 004e E6D1     		bne	.L30
 709              	.LBE27:
 506:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 507:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Unlocked */
 508:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 710              		.loc 1 508 3
 711 0050 7B68     		ldr	r3, [r7, #4]
 712 0052 0022     		movs	r2, #0
 713 0054 83F88420 		strb	r2, [r3, #132]
 509:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 510:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return HAL_OK;
 714              		.loc 1 510 10
 715 0058 0023     		movs	r3, #0
 716              	.L27:
 511:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 717              		.loc 1 511 1
 718 005a 1846     		mov	r0, r3
 719 005c 2437     		adds	r7, r7, #36
 720              	.LCFI42:
 721              		.cfi_def_cfa_offset 4
 722 005e BD46     		mov	sp, r7
 723              	.LCFI43:
 724              		.cfi_def_cfa_register 13
 725              		@ sp needed
 726 0060 5DF8047B 		ldr	r7, [sp], #4
 727              	.LCFI44:
 728              		.cfi_restore 7
 729              		.cfi_def_cfa_offset 0
 730 0064 7047     		bx	lr
 731              		.cfi_endproc
 732              	.LFE957:
 734              		.section	.text.HAL_UARTEx_EnableFifoMode,"ax",%progbits
 735              		.align	1
 736              		.global	HAL_UARTEx_EnableFifoMode
 737              		.syntax unified
 738              		.thumb
 739              		.thumb_func
 741              	HAL_UARTEx_EnableFifoMode:
 742              	.LFB958:
 512:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 513:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 514:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief  Enable the FIFO mode.
 515:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart      UART handle.
 516:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 44


 517:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 518:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
 519:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 743              		.loc 1 519 1
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 16
 746              		@ frame_needed = 1, uses_anonymous_args = 0
 747 0000 80B5     		push	{r7, lr}
 748              	.LCFI45:
 749              		.cfi_def_cfa_offset 8
 750              		.cfi_offset 7, -8
 751              		.cfi_offset 14, -4
 752 0002 84B0     		sub	sp, sp, #16
 753              	.LCFI46:
 754              		.cfi_def_cfa_offset 24
 755 0004 00AF     		add	r7, sp, #0
 756              	.LCFI47:
 757              		.cfi_def_cfa_register 7
 758 0006 7860     		str	r0, [r7, #4]
 520:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint32_t tmpcr1;
 521:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 522:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check parameters */
 523:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 524:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 525:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Locked */
 526:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 759              		.loc 1 526 3
 760 0008 7B68     		ldr	r3, [r7, #4]
 761 000a 93F88430 		ldrb	r3, [r3, #132]	@ zero_extendqisi2
 762 000e 012B     		cmp	r3, #1
 763 0010 01D1     		bne	.L32
 764              		.loc 1 526 3 is_stmt 0 discriminator 1
 765 0012 0223     		movs	r3, #2
 766              		.loc 1 526 3
 767 0014 2BE0     		b	.L33
 768              	.L32:
 769              		.loc 1 526 3 discriminator 2
 770 0016 7B68     		ldr	r3, [r7, #4]
 771 0018 0122     		movs	r2, #1
 772 001a 83F88420 		strb	r2, [r3, #132]
 527:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 528:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 773              		.loc 1 528 17 is_stmt 1
 774 001e 7B68     		ldr	r3, [r7, #4]
 775 0020 2422     		movs	r2, #36
 776 0022 C3F88820 		str	r2, [r3, #136]
 529:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 530:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Save actual UART configuration */
 531:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 777              		.loc 1 531 12
 778 0026 7B68     		ldr	r3, [r7, #4]
 779 0028 1B68     		ldr	r3, [r3]
 780              		.loc 1 531 10
 781 002a 1B68     		ldr	r3, [r3]
 782 002c FB60     		str	r3, [r7, #12]
 532:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 533:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Disable UART */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 45


 534:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 783              		.loc 1 534 3
 784 002e 7B68     		ldr	r3, [r7, #4]
 785 0030 1B68     		ldr	r3, [r3]
 786 0032 1A68     		ldr	r2, [r3]
 787 0034 7B68     		ldr	r3, [r7, #4]
 788 0036 1B68     		ldr	r3, [r3]
 789 0038 22F00102 		bic	r2, r2, #1
 790 003c 1A60     		str	r2, [r3]
 535:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 536:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Enable FIFO mode */
 537:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 791              		.loc 1 537 3
 792 003e FB68     		ldr	r3, [r7, #12]
 793 0040 43F00053 		orr	r3, r3, #536870912
 794 0044 FB60     		str	r3, [r7, #12]
 538:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->FifoMode = UART_FIFOMODE_ENABLE;
 795              		.loc 1 538 19
 796 0046 7B68     		ldr	r3, [r7, #4]
 797 0048 4FF00052 		mov	r2, #536870912
 798 004c 5A66     		str	r2, [r3, #100]
 539:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 540:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Restore UART configuration */
 541:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 799              		.loc 1 541 3
 800 004e 7B68     		ldr	r3, [r7, #4]
 801 0050 1B68     		ldr	r3, [r3]
 802 0052 FA68     		ldr	r2, [r7, #12]
 803 0054 1A60     		str	r2, [r3]
 542:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 543:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Determine the number of data to process during RX/TX ISR execution */
 544:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   UARTEx_SetNbDataToProcess(huart);
 804              		.loc 1 544 3
 805 0056 7868     		ldr	r0, [r7, #4]
 806 0058 FFF7FEFF 		bl	UARTEx_SetNbDataToProcess
 545:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 546:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 807              		.loc 1 546 17
 808 005c 7B68     		ldr	r3, [r7, #4]
 809 005e 2022     		movs	r2, #32
 810 0060 C3F88820 		str	r2, [r3, #136]
 547:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 548:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Unlocked */
 549:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 811              		.loc 1 549 3
 812 0064 7B68     		ldr	r3, [r7, #4]
 813 0066 0022     		movs	r2, #0
 814 0068 83F88420 		strb	r2, [r3, #132]
 550:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 551:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return HAL_OK;
 815              		.loc 1 551 10
 816 006c 0023     		movs	r3, #0
 817              	.L33:
 552:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 818              		.loc 1 552 1
 819 006e 1846     		mov	r0, r3
 820 0070 1037     		adds	r7, r7, #16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 46


 821              	.LCFI48:
 822              		.cfi_def_cfa_offset 8
 823 0072 BD46     		mov	sp, r7
 824              	.LCFI49:
 825              		.cfi_def_cfa_register 13
 826              		@ sp needed
 827 0074 80BD     		pop	{r7, pc}
 828              		.cfi_endproc
 829              	.LFE958:
 831              		.section	.text.HAL_UARTEx_DisableFifoMode,"ax",%progbits
 832              		.align	1
 833              		.global	HAL_UARTEx_DisableFifoMode
 834              		.syntax unified
 835              		.thumb
 836              		.thumb_func
 838              	HAL_UARTEx_DisableFifoMode:
 839              	.LFB959:
 553:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 554:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 555:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief  Disable the FIFO mode.
 556:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart      UART handle.
 557:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 558:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 559:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
 560:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 840              		.loc 1 560 1
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 16
 843              		@ frame_needed = 1, uses_anonymous_args = 0
 844              		@ link register save eliminated.
 845 0000 80B4     		push	{r7}
 846              	.LCFI50:
 847              		.cfi_def_cfa_offset 4
 848              		.cfi_offset 7, -4
 849 0002 85B0     		sub	sp, sp, #20
 850              	.LCFI51:
 851              		.cfi_def_cfa_offset 24
 852 0004 00AF     		add	r7, sp, #0
 853              	.LCFI52:
 854              		.cfi_def_cfa_register 7
 855 0006 7860     		str	r0, [r7, #4]
 561:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint32_t tmpcr1;
 562:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 563:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check parameters */
 564:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 565:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 566:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Locked */
 567:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 856              		.loc 1 567 3
 857 0008 7B68     		ldr	r3, [r7, #4]
 858 000a 93F88430 		ldrb	r3, [r3, #132]	@ zero_extendqisi2
 859 000e 012B     		cmp	r3, #1
 860 0010 01D1     		bne	.L35
 861              		.loc 1 567 3 is_stmt 0 discriminator 1
 862 0012 0223     		movs	r3, #2
 863              		.loc 1 567 3
 864 0014 27E0     		b	.L36
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 47


 865              	.L35:
 866              		.loc 1 567 3 discriminator 2
 867 0016 7B68     		ldr	r3, [r7, #4]
 868 0018 0122     		movs	r2, #1
 869 001a 83F88420 		strb	r2, [r3, #132]
 568:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 569:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 870              		.loc 1 569 17 is_stmt 1
 871 001e 7B68     		ldr	r3, [r7, #4]
 872 0020 2422     		movs	r2, #36
 873 0022 C3F88820 		str	r2, [r3, #136]
 570:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 571:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Save actual UART configuration */
 572:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 874              		.loc 1 572 12
 875 0026 7B68     		ldr	r3, [r7, #4]
 876 0028 1B68     		ldr	r3, [r3]
 877              		.loc 1 572 10
 878 002a 1B68     		ldr	r3, [r3]
 879 002c FB60     		str	r3, [r7, #12]
 573:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 574:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Disable UART */
 575:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 880              		.loc 1 575 3
 881 002e 7B68     		ldr	r3, [r7, #4]
 882 0030 1B68     		ldr	r3, [r3]
 883 0032 1A68     		ldr	r2, [r3]
 884 0034 7B68     		ldr	r3, [r7, #4]
 885 0036 1B68     		ldr	r3, [r3]
 886 0038 22F00102 		bic	r2, r2, #1
 887 003c 1A60     		str	r2, [r3]
 576:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 577:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Disable FIFO mode */
 578:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 888              		.loc 1 578 3
 889 003e FB68     		ldr	r3, [r7, #12]
 890 0040 23F00053 		bic	r3, r3, #536870912
 891 0044 FB60     		str	r3, [r7, #12]
 579:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->FifoMode = UART_FIFOMODE_DISABLE;
 892              		.loc 1 579 19
 893 0046 7B68     		ldr	r3, [r7, #4]
 894 0048 0022     		movs	r2, #0
 895 004a 5A66     		str	r2, [r3, #100]
 580:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 581:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Restore UART configuration */
 582:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 896              		.loc 1 582 3
 897 004c 7B68     		ldr	r3, [r7, #4]
 898 004e 1B68     		ldr	r3, [r3]
 899 0050 FA68     		ldr	r2, [r7, #12]
 900 0052 1A60     		str	r2, [r3]
 583:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 584:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 901              		.loc 1 584 17
 902 0054 7B68     		ldr	r3, [r7, #4]
 903 0056 2022     		movs	r2, #32
 904 0058 C3F88820 		str	r2, [r3, #136]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 48


 585:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 586:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Unlocked */
 587:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 905              		.loc 1 587 3
 906 005c 7B68     		ldr	r3, [r7, #4]
 907 005e 0022     		movs	r2, #0
 908 0060 83F88420 		strb	r2, [r3, #132]
 588:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 589:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return HAL_OK;
 909              		.loc 1 589 10
 910 0064 0023     		movs	r3, #0
 911              	.L36:
 590:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 912              		.loc 1 590 1
 913 0066 1846     		mov	r0, r3
 914 0068 1437     		adds	r7, r7, #20
 915              	.LCFI53:
 916              		.cfi_def_cfa_offset 4
 917 006a BD46     		mov	sp, r7
 918              	.LCFI54:
 919              		.cfi_def_cfa_register 13
 920              		@ sp needed
 921 006c 5DF8047B 		ldr	r7, [sp], #4
 922              	.LCFI55:
 923              		.cfi_restore 7
 924              		.cfi_def_cfa_offset 0
 925 0070 7047     		bx	lr
 926              		.cfi_endproc
 927              	.LFE959:
 929              		.section	.text.HAL_UARTEx_SetTxFifoThreshold,"ax",%progbits
 930              		.align	1
 931              		.global	HAL_UARTEx_SetTxFifoThreshold
 932              		.syntax unified
 933              		.thumb
 934              		.thumb_func
 936              	HAL_UARTEx_SetTxFifoThreshold:
 937              	.LFB960:
 591:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 592:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 593:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief  Set the TXFIFO threshold.
 594:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart      UART handle.
 595:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param Threshold  TX FIFO threshold value
 596:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 597:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_1_8
 598:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_1_4
 599:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_1_2
 600:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_3_4
 601:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
 602:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
 603:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 604:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 605:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
 606:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 938              		.loc 1 606 1
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 16
 941              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 49


 942 0000 80B5     		push	{r7, lr}
 943              	.LCFI56:
 944              		.cfi_def_cfa_offset 8
 945              		.cfi_offset 7, -8
 946              		.cfi_offset 14, -4
 947 0002 84B0     		sub	sp, sp, #16
 948              	.LCFI57:
 949              		.cfi_def_cfa_offset 24
 950 0004 00AF     		add	r7, sp, #0
 951              	.LCFI58:
 952              		.cfi_def_cfa_register 7
 953 0006 7860     		str	r0, [r7, #4]
 954 0008 3960     		str	r1, [r7]
 607:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint32_t tmpcr1;
 608:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 609:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check parameters */
 610:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 611:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 612:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 613:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Locked */
 614:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 955              		.loc 1 614 3
 956 000a 7B68     		ldr	r3, [r7, #4]
 957 000c 93F88430 		ldrb	r3, [r3, #132]	@ zero_extendqisi2
 958 0010 012B     		cmp	r3, #1
 959 0012 01D1     		bne	.L38
 960              		.loc 1 614 3 is_stmt 0 discriminator 1
 961 0014 0223     		movs	r3, #2
 962              		.loc 1 614 3
 963 0016 2DE0     		b	.L39
 964              	.L38:
 965              		.loc 1 614 3 discriminator 2
 966 0018 7B68     		ldr	r3, [r7, #4]
 967 001a 0122     		movs	r2, #1
 968 001c 83F88420 		strb	r2, [r3, #132]
 615:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 616:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 969              		.loc 1 616 17 is_stmt 1
 970 0020 7B68     		ldr	r3, [r7, #4]
 971 0022 2422     		movs	r2, #36
 972 0024 C3F88820 		str	r2, [r3, #136]
 617:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 618:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Save actual UART configuration */
 619:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 973              		.loc 1 619 12
 974 0028 7B68     		ldr	r3, [r7, #4]
 975 002a 1B68     		ldr	r3, [r3]
 976              		.loc 1 619 10
 977 002c 1B68     		ldr	r3, [r3]
 978 002e FB60     		str	r3, [r7, #12]
 620:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 621:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Disable UART */
 622:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 979              		.loc 1 622 3
 980 0030 7B68     		ldr	r3, [r7, #4]
 981 0032 1B68     		ldr	r3, [r3]
 982 0034 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 50


 983 0036 7B68     		ldr	r3, [r7, #4]
 984 0038 1B68     		ldr	r3, [r3]
 985 003a 22F00102 		bic	r2, r2, #1
 986 003e 1A60     		str	r2, [r3]
 623:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 624:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Update TX threshold configuration */
 625:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 987              		.loc 1 625 3
 988 0040 7B68     		ldr	r3, [r7, #4]
 989 0042 1B68     		ldr	r3, [r3]
 990 0044 9B68     		ldr	r3, [r3, #8]
 991 0046 23F06041 		bic	r1, r3, #-536870912
 992 004a 7B68     		ldr	r3, [r7, #4]
 993 004c 1B68     		ldr	r3, [r3]
 994 004e 3A68     		ldr	r2, [r7]
 995 0050 0A43     		orrs	r2, r2, r1
 996 0052 9A60     		str	r2, [r3, #8]
 626:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 627:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Determine the number of data to process during RX/TX ISR execution */
 628:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   UARTEx_SetNbDataToProcess(huart);
 997              		.loc 1 628 3
 998 0054 7868     		ldr	r0, [r7, #4]
 999 0056 FFF7FEFF 		bl	UARTEx_SetNbDataToProcess
 629:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 630:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Restore UART configuration */
 631:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 1000              		.loc 1 631 3
 1001 005a 7B68     		ldr	r3, [r7, #4]
 1002 005c 1B68     		ldr	r3, [r3]
 1003 005e FA68     		ldr	r2, [r7, #12]
 1004 0060 1A60     		str	r2, [r3]
 632:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 633:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 1005              		.loc 1 633 17
 1006 0062 7B68     		ldr	r3, [r7, #4]
 1007 0064 2022     		movs	r2, #32
 1008 0066 C3F88820 		str	r2, [r3, #136]
 634:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 635:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Unlocked */
 636:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 1009              		.loc 1 636 3
 1010 006a 7B68     		ldr	r3, [r7, #4]
 1011 006c 0022     		movs	r2, #0
 1012 006e 83F88420 		strb	r2, [r3, #132]
 637:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 638:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return HAL_OK;
 1013              		.loc 1 638 10
 1014 0072 0023     		movs	r3, #0
 1015              	.L39:
 639:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 1016              		.loc 1 639 1
 1017 0074 1846     		mov	r0, r3
 1018 0076 1037     		adds	r7, r7, #16
 1019              	.LCFI59:
 1020              		.cfi_def_cfa_offset 8
 1021 0078 BD46     		mov	sp, r7
 1022              	.LCFI60:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 51


 1023              		.cfi_def_cfa_register 13
 1024              		@ sp needed
 1025 007a 80BD     		pop	{r7, pc}
 1026              		.cfi_endproc
 1027              	.LFE960:
 1029              		.section	.text.HAL_UARTEx_SetRxFifoThreshold,"ax",%progbits
 1030              		.align	1
 1031              		.global	HAL_UARTEx_SetRxFifoThreshold
 1032              		.syntax unified
 1033              		.thumb
 1034              		.thumb_func
 1036              	HAL_UARTEx_SetRxFifoThreshold:
 1037              	.LFB961:
 640:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 641:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 642:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief  Set the RXFIFO threshold.
 643:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart      UART handle.
 644:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param Threshold  RX FIFO threshold value
 645:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 646:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_1_8
 647:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_1_4
 648:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_1_2
 649:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_3_4
 650:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
 651:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
 652:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 653:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 654:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
 655:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 1038              		.loc 1 655 1
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 16
 1041              		@ frame_needed = 1, uses_anonymous_args = 0
 1042 0000 80B5     		push	{r7, lr}
 1043              	.LCFI61:
 1044              		.cfi_def_cfa_offset 8
 1045              		.cfi_offset 7, -8
 1046              		.cfi_offset 14, -4
 1047 0002 84B0     		sub	sp, sp, #16
 1048              	.LCFI62:
 1049              		.cfi_def_cfa_offset 24
 1050 0004 00AF     		add	r7, sp, #0
 1051              	.LCFI63:
 1052              		.cfi_def_cfa_register 7
 1053 0006 7860     		str	r0, [r7, #4]
 1054 0008 3960     		str	r1, [r7]
 656:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint32_t tmpcr1;
 657:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 658:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check the parameters */
 659:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 660:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 661:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 662:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Locked */
 663:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 1055              		.loc 1 663 3
 1056 000a 7B68     		ldr	r3, [r7, #4]
 1057 000c 93F88430 		ldrb	r3, [r3, #132]	@ zero_extendqisi2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 52


 1058 0010 012B     		cmp	r3, #1
 1059 0012 01D1     		bne	.L41
 1060              		.loc 1 663 3 is_stmt 0 discriminator 1
 1061 0014 0223     		movs	r3, #2
 1062              		.loc 1 663 3
 1063 0016 2DE0     		b	.L42
 1064              	.L41:
 1065              		.loc 1 663 3 discriminator 2
 1066 0018 7B68     		ldr	r3, [r7, #4]
 1067 001a 0122     		movs	r2, #1
 1068 001c 83F88420 		strb	r2, [r3, #132]
 664:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 665:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 1069              		.loc 1 665 17 is_stmt 1
 1070 0020 7B68     		ldr	r3, [r7, #4]
 1071 0022 2422     		movs	r2, #36
 1072 0024 C3F88820 		str	r2, [r3, #136]
 666:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 667:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Save actual UART configuration */
 668:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 1073              		.loc 1 668 12
 1074 0028 7B68     		ldr	r3, [r7, #4]
 1075 002a 1B68     		ldr	r3, [r3]
 1076              		.loc 1 668 10
 1077 002c 1B68     		ldr	r3, [r3]
 1078 002e FB60     		str	r3, [r7, #12]
 669:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 670:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Disable UART */
 671:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 1079              		.loc 1 671 3
 1080 0030 7B68     		ldr	r3, [r7, #4]
 1081 0032 1B68     		ldr	r3, [r3]
 1082 0034 1A68     		ldr	r2, [r3]
 1083 0036 7B68     		ldr	r3, [r7, #4]
 1084 0038 1B68     		ldr	r3, [r3]
 1085 003a 22F00102 		bic	r2, r2, #1
 1086 003e 1A60     		str	r2, [r3]
 672:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 673:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Update RX threshold configuration */
 674:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 1087              		.loc 1 674 3
 1088 0040 7B68     		ldr	r3, [r7, #4]
 1089 0042 1B68     		ldr	r3, [r3]
 1090 0044 9B68     		ldr	r3, [r3, #8]
 1091 0046 23F06061 		bic	r1, r3, #234881024
 1092 004a 7B68     		ldr	r3, [r7, #4]
 1093 004c 1B68     		ldr	r3, [r3]
 1094 004e 3A68     		ldr	r2, [r7]
 1095 0050 0A43     		orrs	r2, r2, r1
 1096 0052 9A60     		str	r2, [r3, #8]
 675:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 676:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Determine the number of data to process during RX/TX ISR execution */
 677:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   UARTEx_SetNbDataToProcess(huart);
 1097              		.loc 1 677 3
 1098 0054 7868     		ldr	r0, [r7, #4]
 1099 0056 FFF7FEFF 		bl	UARTEx_SetNbDataToProcess
 678:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 53


 679:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Restore UART configuration */
 680:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 1100              		.loc 1 680 3
 1101 005a 7B68     		ldr	r3, [r7, #4]
 1102 005c 1B68     		ldr	r3, [r3]
 1103 005e FA68     		ldr	r2, [r7, #12]
 1104 0060 1A60     		str	r2, [r3]
 681:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 682:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 1105              		.loc 1 682 17
 1106 0062 7B68     		ldr	r3, [r7, #4]
 1107 0064 2022     		movs	r2, #32
 1108 0066 C3F88820 		str	r2, [r3, #136]
 683:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 684:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Process Unlocked */
 685:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 1109              		.loc 1 685 3
 1110 006a 7B68     		ldr	r3, [r7, #4]
 1111 006c 0022     		movs	r2, #0
 1112 006e 83F88420 		strb	r2, [r3, #132]
 686:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 687:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return HAL_OK;
 1113              		.loc 1 687 10
 1114 0072 0023     		movs	r3, #0
 1115              	.L42:
 688:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 1116              		.loc 1 688 1
 1117 0074 1846     		mov	r0, r3
 1118 0076 1037     		adds	r7, r7, #16
 1119              	.LCFI64:
 1120              		.cfi_def_cfa_offset 8
 1121 0078 BD46     		mov	sp, r7
 1122              	.LCFI65:
 1123              		.cfi_def_cfa_register 13
 1124              		@ sp needed
 1125 007a 80BD     		pop	{r7, pc}
 1126              		.cfi_endproc
 1127              	.LFE961:
 1129              		.section	.text.HAL_UARTEx_ReceiveToIdle,"ax",%progbits
 1130              		.align	1
 1131              		.global	HAL_UARTEx_ReceiveToIdle
 1132              		.syntax unified
 1133              		.thumb
 1134              		.thumb_func
 1136              	HAL_UARTEx_ReceiveToIdle:
 1137              	.LFB962:
 689:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 690:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 691:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Receive an amount of data in blocking mode till either the expected number of data
 692:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        is received or an IDLE event occurs.
 693:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  HAL_OK is returned if reception is completed (expected number of data has been received)
 694:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        or if reception is stopped after IDLE event (less than the expected number of data has b
 695:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        In this case, RxLen output parameter indicates number of data available in reception buf
 696:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 697:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        the received data is handled as a set of uint16_t. In this case, Size must indicate the 
 698:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        of uint16_t available through pData.
 699:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note When FIFO mode is enabled, the RXFNE flag is set as long as the RXFIFO
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 54


 700:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       is not empty. Read operations from the RDR register are performed when
 701:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       RXFNE flag is set. From hardware perspective, RXFNE flag and
 702:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       RXNE are mapped on the same bit-field.
 703:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #if defined(CORE_CM0PLUS)
 704:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note   Dual core specific: there is no support for unaligned accesses on the Cortex-M0+ proces
 705:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *         When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-
 706:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *         (16 bits) address of user data buffer for storing data to be received, should be aligne
 707:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *         word frontier (as received data will be handled using uint16_t pointer cast).
 708:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *         Depending on compilation chain, use of specific alignment compilation directives or pra
 709:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *         might be required to ensure proper alignment for pData.
 710:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #endif
 711:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart   UART handle.
 712:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param pData   Pointer to data buffer (uint8_t or uint16_t data elements).
 713:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param Size    Amount of data elements (uint8_t or uint16_t) to be received.
 714:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param RxLen   Number of data elements finally received
 715:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *                (could be lower than Size, in case reception ends on IDLE event)
 716:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
 717:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 718:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 719:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size
 720:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                            uint32_t Timeout)
 721:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 1138              		.loc 1 721 1
 1139              		.cfi_startproc
 1140              		@ args = 4, pretend = 0, frame = 32
 1141              		@ frame_needed = 1, uses_anonymous_args = 0
 1142 0000 80B5     		push	{r7, lr}
 1143              	.LCFI66:
 1144              		.cfi_def_cfa_offset 8
 1145              		.cfi_offset 7, -8
 1146              		.cfi_offset 14, -4
 1147 0002 88B0     		sub	sp, sp, #32
 1148              	.LCFI67:
 1149              		.cfi_def_cfa_offset 40
 1150 0004 00AF     		add	r7, sp, #0
 1151              	.LCFI68:
 1152              		.cfi_def_cfa_register 7
 1153 0006 F860     		str	r0, [r7, #12]
 1154 0008 B960     		str	r1, [r7, #8]
 1155 000a 3B60     		str	r3, [r7]
 1156 000c 1346     		mov	r3, r2	@ movhi
 1157 000e FB80     		strh	r3, [r7, #6]	@ movhi
 722:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint8_t  *pdata8bits;
 723:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint16_t *pdata16bits;
 724:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint16_t uhMask;
 725:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint32_t tickstart;
 726:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 727:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check that a Rx process is not already ongoing */
 728:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (huart->RxState == HAL_UART_STATE_READY)
 1158              		.loc 1 728 12
 1159 0010 FB68     		ldr	r3, [r7, #12]
 1160 0012 D3F88C30 		ldr	r3, [r3, #140]
 1161              		.loc 1 728 6
 1162 0016 202B     		cmp	r3, #32
 1163 0018 40F0EF80 		bne	.L44
 729:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 730:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     if ((pData == NULL) || (Size == 0U))
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 55


 1164              		.loc 1 730 8
 1165 001c BB68     		ldr	r3, [r7, #8]
 1166 001e 002B     		cmp	r3, #0
 1167 0020 02D0     		beq	.L45
 1168              		.loc 1 730 25 discriminator 1
 1169 0022 FB88     		ldrh	r3, [r7, #6]
 1170 0024 002B     		cmp	r3, #0
 1171 0026 01D1     		bne	.L46
 1172              	.L45:
 731:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 732:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       return  HAL_ERROR;
 1173              		.loc 1 732 15
 1174 0028 0123     		movs	r3, #1
 1175 002a E7E0     		b	.L47
 1176              	.L46:
 733:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 734:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 735:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 1177              		.loc 1 735 22
 1178 002c FB68     		ldr	r3, [r7, #12]
 1179 002e 0022     		movs	r2, #0
 1180 0030 C3F89020 		str	r2, [r3, #144]
 736:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 1181              		.loc 1 736 20
 1182 0034 FB68     		ldr	r3, [r7, #12]
 1183 0036 2222     		movs	r2, #34
 1184 0038 C3F88C20 		str	r2, [r3, #140]
 737:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 1185              		.loc 1 737 26
 1186 003c FB68     		ldr	r3, [r7, #12]
 1187 003e 0122     		movs	r2, #1
 1188 0040 DA66     		str	r2, [r3, #108]
 738:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->RxEventType = HAL_UART_RXEVENT_TC;
 1189              		.loc 1 738 24
 1190 0042 FB68     		ldr	r3, [r7, #12]
 1191 0044 0022     		movs	r2, #0
 1192 0046 1A67     		str	r2, [r3, #112]
 739:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 740:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Init tickstart for timeout management */
 741:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     tickstart = HAL_GetTick();
 1193              		.loc 1 741 17
 1194 0048 FFF7FEFF 		bl	HAL_GetTick
 1195 004c 7861     		str	r0, [r7, #20]
 742:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 743:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->RxXferSize  = Size;
 1196              		.loc 1 743 24
 1197 004e FB68     		ldr	r3, [r7, #12]
 1198 0050 FA88     		ldrh	r2, [r7, #6]	@ movhi
 1199 0052 A3F85C20 		strh	r2, [r3, #92]	@ movhi
 744:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->RxXferCount = Size;
 1200              		.loc 1 744 24
 1201 0056 FB68     		ldr	r3, [r7, #12]
 1202 0058 FA88     		ldrh	r2, [r7, #6]	@ movhi
 1203 005a A3F85E20 		strh	r2, [r3, #94]	@ movhi
 745:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 746:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Computation of UART mask to apply to RDR register */
 747:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     UART_MASK_COMPUTATION(huart);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 56


 1204              		.loc 1 747 5
 1205 005e FB68     		ldr	r3, [r7, #12]
 1206 0060 9B68     		ldr	r3, [r3, #8]
 1207 0062 B3F5805F 		cmp	r3, #4096
 1208 0066 0ED1     		bne	.L48
 1209              		.loc 1 747 5 is_stmt 0 discriminator 1
 1210 0068 FB68     		ldr	r3, [r7, #12]
 1211 006a 1B69     		ldr	r3, [r3, #16]
 1212 006c 002B     		cmp	r3, #0
 1213 006e 05D1     		bne	.L49
 1214              		.loc 1 747 5 discriminator 3
 1215 0070 FB68     		ldr	r3, [r7, #12]
 1216 0072 40F2FF12 		movw	r2, #511
 1217 0076 A3F86020 		strh	r2, [r3, #96]	@ movhi
 1218 007a 2DE0     		b	.L50
 1219              	.L49:
 1220              		.loc 1 747 5 discriminator 4
 1221 007c FB68     		ldr	r3, [r7, #12]
 1222 007e FF22     		movs	r2, #255
 1223 0080 A3F86020 		strh	r2, [r3, #96]	@ movhi
 1224 0084 28E0     		b	.L50
 1225              	.L48:
 1226              		.loc 1 747 5 discriminator 2
 1227 0086 FB68     		ldr	r3, [r7, #12]
 1228 0088 9B68     		ldr	r3, [r3, #8]
 1229 008a 002B     		cmp	r3, #0
 1230 008c 0DD1     		bne	.L51
 1231              		.loc 1 747 5 discriminator 5
 1232 008e FB68     		ldr	r3, [r7, #12]
 1233 0090 1B69     		ldr	r3, [r3, #16]
 1234 0092 002B     		cmp	r3, #0
 1235 0094 04D1     		bne	.L52
 1236              		.loc 1 747 5 discriminator 7
 1237 0096 FB68     		ldr	r3, [r7, #12]
 1238 0098 FF22     		movs	r2, #255
 1239 009a A3F86020 		strh	r2, [r3, #96]	@ movhi
 1240 009e 1BE0     		b	.L50
 1241              	.L52:
 1242              		.loc 1 747 5 discriminator 8
 1243 00a0 FB68     		ldr	r3, [r7, #12]
 1244 00a2 7F22     		movs	r2, #127
 1245 00a4 A3F86020 		strh	r2, [r3, #96]	@ movhi
 1246 00a8 16E0     		b	.L50
 1247              	.L51:
 1248              		.loc 1 747 5 discriminator 6
 1249 00aa FB68     		ldr	r3, [r7, #12]
 1250 00ac 9B68     		ldr	r3, [r3, #8]
 1251 00ae B3F1805F 		cmp	r3, #268435456
 1252 00b2 0DD1     		bne	.L53
 1253              		.loc 1 747 5 discriminator 9
 1254 00b4 FB68     		ldr	r3, [r7, #12]
 1255 00b6 1B69     		ldr	r3, [r3, #16]
 1256 00b8 002B     		cmp	r3, #0
 1257 00ba 04D1     		bne	.L54
 1258              		.loc 1 747 5 discriminator 11
 1259 00bc FB68     		ldr	r3, [r7, #12]
 1260 00be 7F22     		movs	r2, #127
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 57


 1261 00c0 A3F86020 		strh	r2, [r3, #96]	@ movhi
 1262 00c4 08E0     		b	.L50
 1263              	.L54:
 1264              		.loc 1 747 5 discriminator 12
 1265 00c6 FB68     		ldr	r3, [r7, #12]
 1266 00c8 3F22     		movs	r2, #63
 1267 00ca A3F86020 		strh	r2, [r3, #96]	@ movhi
 1268 00ce 03E0     		b	.L50
 1269              	.L53:
 1270              		.loc 1 747 5 discriminator 10
 1271 00d0 FB68     		ldr	r3, [r7, #12]
 1272 00d2 0022     		movs	r2, #0
 1273 00d4 A3F86020 		strh	r2, [r3, #96]	@ movhi
 1274              	.L50:
 748:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1275              		.loc 1 748 12 is_stmt 1
 1276 00d8 FB68     		ldr	r3, [r7, #12]
 1277 00da B3F86030 		ldrh	r3, [r3, #96]	@ movhi
 1278 00de 7B82     		strh	r3, [r7, #18]	@ movhi
 749:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 750:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
 751:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 1279              		.loc 1 751 21
 1280 00e0 FB68     		ldr	r3, [r7, #12]
 1281 00e2 9B68     		ldr	r3, [r3, #8]
 1282              		.loc 1 751 8
 1283 00e4 B3F5805F 		cmp	r3, #4096
 1284 00e8 08D1     		bne	.L55
 1285              		.loc 1 751 71 discriminator 1
 1286 00ea FB68     		ldr	r3, [r7, #12]
 1287 00ec 1B69     		ldr	r3, [r3, #16]
 1288              		.loc 1 751 56 discriminator 1
 1289 00ee 002B     		cmp	r3, #0
 1290 00f0 04D1     		bne	.L55
 752:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 753:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       pdata8bits  = NULL;
 1291              		.loc 1 753 19
 1292 00f2 0023     		movs	r3, #0
 1293 00f4 FB61     		str	r3, [r7, #28]
 754:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       pdata16bits = (uint16_t *) pData;
 1294              		.loc 1 754 19
 1295 00f6 BB68     		ldr	r3, [r7, #8]
 1296 00f8 BB61     		str	r3, [r7, #24]
 1297 00fa 03E0     		b	.L56
 1298              	.L55:
 755:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 756:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     else
 757:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 758:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       pdata8bits  = pData;
 1299              		.loc 1 758 19
 1300 00fc BB68     		ldr	r3, [r7, #8]
 1301 00fe FB61     		str	r3, [r7, #28]
 759:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       pdata16bits = NULL;
 1302              		.loc 1 759 19
 1303 0100 0023     		movs	r3, #0
 1304 0102 BB61     		str	r3, [r7, #24]
 1305              	.L56:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 58


 760:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 761:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 762:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Initialize output number of received elements */
 763:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     *RxLen = 0U;
 1306              		.loc 1 763 12
 1307 0104 3B68     		ldr	r3, [r7]
 1308 0106 0022     		movs	r2, #0
 1309 0108 1A80     		strh	r2, [r3]	@ movhi
 764:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 765:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* as long as data have to be received */
 766:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     while (huart->RxXferCount > 0U)
 1310              		.loc 1 766 11
 1311 010a 5FE0     		b	.L57
 1312              	.L64:
 767:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 768:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       /* Check if IDLE flag is set */
 769:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 1313              		.loc 1 769 11
 1314 010c FB68     		ldr	r3, [r7, #12]
 1315 010e 1B68     		ldr	r3, [r3]
 1316 0110 DB69     		ldr	r3, [r3, #28]
 1317 0112 03F01003 		and	r3, r3, #16
 1318              		.loc 1 769 10
 1319 0116 102B     		cmp	r3, #16
 1320 0118 10D1     		bne	.L58
 770:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       {
 771:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         /* Clear IDLE flag in ISR */
 772:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 1321              		.loc 1 772 9
 1322 011a FB68     		ldr	r3, [r7, #12]
 1323 011c 1B68     		ldr	r3, [r3]
 1324 011e 1022     		movs	r2, #16
 1325 0120 1A62     		str	r2, [r3, #32]
 773:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 774:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         /* If Set, but no data ever received, clear flag without exiting loop */
 775:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         /* If Set, and data has already been received, this means Idle Event is valid : End recepti
 776:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         if (*RxLen > 0U)
 1326              		.loc 1 776 13
 1327 0122 3B68     		ldr	r3, [r7]
 1328 0124 1B88     		ldrh	r3, [r3]
 1329              		.loc 1 776 12
 1330 0126 002B     		cmp	r3, #0
 1331 0128 08D0     		beq	.L58
 777:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         {
 778:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 1332              		.loc 1 778 30
 1333 012a FB68     		ldr	r3, [r7, #12]
 1334 012c 0222     		movs	r2, #2
 1335 012e 1A67     		str	r2, [r3, #112]
 779:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           huart->RxState = HAL_UART_STATE_READY;
 1336              		.loc 1 779 26
 1337 0130 FB68     		ldr	r3, [r7, #12]
 1338 0132 2022     		movs	r2, #32
 1339 0134 C3F88C20 		str	r2, [r3, #140]
 780:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 781:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           return HAL_OK;
 1340              		.loc 1 781 18
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 59


 1341 0138 0023     		movs	r3, #0
 1342 013a 5FE0     		b	.L47
 1343              	.L58:
 782:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         }
 783:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       }
 784:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 785:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       /* Check if RXNE flag is set */
 786:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 1344              		.loc 1 786 11
 1345 013c FB68     		ldr	r3, [r7, #12]
 1346 013e 1B68     		ldr	r3, [r3]
 1347 0140 DB69     		ldr	r3, [r3, #28]
 1348 0142 03F02003 		and	r3, r3, #32
 1349              		.loc 1 786 10
 1350 0146 202B     		cmp	r3, #32
 1351 0148 2BD1     		bne	.L59
 787:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       {
 788:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         if (pdata8bits == NULL)
 1352              		.loc 1 788 12
 1353 014a FB69     		ldr	r3, [r7, #28]
 1354 014c 002B     		cmp	r3, #0
 1355 014e 0CD1     		bne	.L60
 789:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         {
 790:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 1356              		.loc 1 790 42
 1357 0150 FB68     		ldr	r3, [r7, #12]
 1358 0152 1B68     		ldr	r3, [r3]
 1359              		.loc 1 790 52
 1360 0154 5B6A     		ldr	r3, [r3, #36]
 1361              		.loc 1 790 26
 1362 0156 9AB2     		uxth	r2, r3
 1363 0158 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 1364 015a 1340     		ands	r3, r3, r2
 1365 015c 9AB2     		uxth	r2, r3
 1366              		.loc 1 790 24
 1367 015e BB69     		ldr	r3, [r7, #24]
 1368 0160 1A80     		strh	r2, [r3]	@ movhi
 791:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           pdata16bits++;
 1369              		.loc 1 791 22
 1370 0162 BB69     		ldr	r3, [r7, #24]
 1371 0164 0233     		adds	r3, r3, #2
 1372 0166 BB61     		str	r3, [r7, #24]
 1373 0168 0CE0     		b	.L61
 1374              	.L60:
 792:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         }
 793:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         else
 794:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         {
 795:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 1375              		.loc 1 795 40
 1376 016a FB68     		ldr	r3, [r7, #12]
 1377 016c 1B68     		ldr	r3, [r3]
 1378              		.loc 1 795 50
 1379 016e 5B6A     		ldr	r3, [r3, #36]
 1380              		.loc 1 795 25
 1381 0170 DAB2     		uxtb	r2, r3
 1382              		.loc 1 795 58
 1383 0172 7B8A     		ldrh	r3, [r7, #18]	@ movhi
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 60


 1384 0174 DBB2     		uxtb	r3, r3
 1385              		.loc 1 795 25
 1386 0176 1340     		ands	r3, r3, r2
 1387 0178 DAB2     		uxtb	r2, r3
 1388              		.loc 1 795 23
 1389 017a FB69     		ldr	r3, [r7, #28]
 1390 017c 1A70     		strb	r2, [r3]
 796:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           pdata8bits++;
 1391              		.loc 1 796 21
 1392 017e FB69     		ldr	r3, [r7, #28]
 1393 0180 0133     		adds	r3, r3, #1
 1394 0182 FB61     		str	r3, [r7, #28]
 1395              	.L61:
 797:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         }
 798:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         /* Increment number of received elements */
 799:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         *RxLen += 1U;
 1396              		.loc 1 799 9
 1397 0184 3B68     		ldr	r3, [r7]
 1398 0186 1B88     		ldrh	r3, [r3]
 1399              		.loc 1 799 16
 1400 0188 0133     		adds	r3, r3, #1
 1401 018a 9AB2     		uxth	r2, r3
 1402 018c 3B68     		ldr	r3, [r7]
 1403 018e 1A80     		strh	r2, [r3]	@ movhi
 800:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         huart->RxXferCount--;
 1404              		.loc 1 800 14
 1405 0190 FB68     		ldr	r3, [r7, #12]
 1406 0192 B3F85E30 		ldrh	r3, [r3, #94]	@ movhi
 1407 0196 9BB2     		uxth	r3, r3
 1408              		.loc 1 800 27
 1409 0198 013B     		subs	r3, r3, #1
 1410 019a 9AB2     		uxth	r2, r3
 1411 019c FB68     		ldr	r3, [r7, #12]
 1412 019e A3F85E20 		strh	r2, [r3, #94]	@ movhi
 1413              	.L59:
 801:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       }
 802:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 803:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       /* Check for the Timeout */
 804:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       if (Timeout != HAL_MAX_DELAY)
 1414              		.loc 1 804 10
 1415 01a2 BB6A     		ldr	r3, [r7, #40]
 1416 01a4 B3F1FF3F 		cmp	r3, #-1
 1417 01a8 10D0     		beq	.L57
 805:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       {
 806:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 1418              		.loc 1 806 15
 1419 01aa FFF7FEFF 		bl	HAL_GetTick
 1420 01ae 0246     		mov	r2, r0
 1421              		.loc 1 806 29 discriminator 1
 1422 01b0 7B69     		ldr	r3, [r7, #20]
 1423 01b2 D31A     		subs	r3, r2, r3
 1424              		.loc 1 806 12 discriminator 1
 1425 01b4 BA6A     		ldr	r2, [r7, #40]
 1426 01b6 9A42     		cmp	r2, r3
 1427 01b8 02D3     		bcc	.L63
 1428              		.loc 1 806 53 discriminator 1
 1429 01ba BB6A     		ldr	r3, [r7, #40]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 61


 1430 01bc 002B     		cmp	r3, #0
 1431 01be 05D1     		bne	.L57
 1432              	.L63:
 807:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         {
 808:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           huart->RxState = HAL_UART_STATE_READY;
 1433              		.loc 1 808 26
 1434 01c0 FB68     		ldr	r3, [r7, #12]
 1435 01c2 2022     		movs	r2, #32
 1436 01c4 C3F88C20 		str	r2, [r3, #140]
 809:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 810:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****           return HAL_TIMEOUT;
 1437              		.loc 1 810 18
 1438 01c8 0323     		movs	r3, #3
 1439 01ca 17E0     		b	.L47
 1440              	.L57:
 766:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 1441              		.loc 1 766 17
 1442 01cc FB68     		ldr	r3, [r7, #12]
 1443 01ce B3F85E30 		ldrh	r3, [r3, #94]	@ movhi
 1444 01d2 9BB2     		uxth	r3, r3
 766:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 1445              		.loc 1 766 31
 1446 01d4 002B     		cmp	r3, #0
 1447 01d6 99D1     		bne	.L64
 811:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         }
 812:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       }
 813:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 814:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 815:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Set number of received elements in output parameter : RxLen */
 816:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     *RxLen = huart->RxXferSize - huart->RxXferCount;
 1448              		.loc 1 816 19
 1449 01d8 FB68     		ldr	r3, [r7, #12]
 1450 01da B3F85C20 		ldrh	r2, [r3, #92]
 1451              		.loc 1 816 39
 1452 01de FB68     		ldr	r3, [r7, #12]
 1453 01e0 B3F85E30 		ldrh	r3, [r3, #94]	@ movhi
 1454 01e4 9BB2     		uxth	r3, r3
 1455              		.loc 1 816 32
 1456 01e6 D31A     		subs	r3, r2, r3
 1457 01e8 9AB2     		uxth	r2, r3
 1458              		.loc 1 816 12
 1459 01ea 3B68     		ldr	r3, [r7]
 1460 01ec 1A80     		strh	r2, [r3]	@ movhi
 817:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* At end of Rx process, restore huart->RxState to Ready */
 818:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->RxState = HAL_UART_STATE_READY;
 1461              		.loc 1 818 20
 1462 01ee FB68     		ldr	r3, [r7, #12]
 1463 01f0 2022     		movs	r2, #32
 1464 01f2 C3F88C20 		str	r2, [r3, #140]
 819:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 820:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     return HAL_OK;
 1465              		.loc 1 820 12
 1466 01f6 0023     		movs	r3, #0
 1467 01f8 00E0     		b	.L47
 1468              	.L44:
 821:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 822:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   else
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 62


 823:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 824:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     return HAL_BUSY;
 1469              		.loc 1 824 12
 1470 01fa 0223     		movs	r3, #2
 1471              	.L47:
 825:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 826:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 1472              		.loc 1 826 1
 1473 01fc 1846     		mov	r0, r3
 1474 01fe 2037     		adds	r7, r7, #32
 1475              	.LCFI69:
 1476              		.cfi_def_cfa_offset 8
 1477 0200 BD46     		mov	sp, r7
 1478              	.LCFI70:
 1479              		.cfi_def_cfa_register 13
 1480              		@ sp needed
 1481 0202 80BD     		pop	{r7, pc}
 1482              		.cfi_endproc
 1483              	.LFE962:
 1485              		.section	.text.HAL_UARTEx_ReceiveToIdle_IT,"ax",%progbits
 1486              		.align	1
 1487              		.global	HAL_UARTEx_ReceiveToIdle_IT
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1492              	HAL_UARTEx_ReceiveToIdle_IT:
 1493              	.LFB963:
 827:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 828:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 829:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Receive an amount of data in interrupt mode till either the expected number of data
 830:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        is received or an IDLE event occurs.
 831:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  Reception is initiated by this function call. Further progress of reception is achieved 
 832:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        to UART interrupts raised by RXNE and IDLE events. Callback is called at end of receptio
 833:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        number of received data elements.
 834:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 835:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        the received data is handled as a set of uint16_t. In this case, Size must indicate the 
 836:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        of uint16_t available through pData.
 837:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #if defined(CORE_CM0PLUS)
 838:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  Dual core specific: there is no support for unaligned accesses on the Cortex-M0+ process
 839:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 840:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        address of user data buffer for storing data to be received, should be aligned on a half
 841:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        (16 bits) (as received data will be handled using uint16_t pointer cast). Depending on c
 842:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        use of specific alignment compilation directives or pragmas might be required
 843:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        to ensure proper alignment for pData.
 844:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #endif
 845:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart UART handle.
 846:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
 847:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
 848:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 849:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 850:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t S
 851:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 1494              		.loc 1 851 1
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 48
 1497              		@ frame_needed = 1, uses_anonymous_args = 0
 1498 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 63


 1499              	.LCFI71:
 1500              		.cfi_def_cfa_offset 8
 1501              		.cfi_offset 7, -8
 1502              		.cfi_offset 14, -4
 1503 0002 8CB0     		sub	sp, sp, #48
 1504              	.LCFI72:
 1505              		.cfi_def_cfa_offset 56
 1506 0004 00AF     		add	r7, sp, #0
 1507              	.LCFI73:
 1508              		.cfi_def_cfa_register 7
 1509 0006 F860     		str	r0, [r7, #12]
 1510 0008 B960     		str	r1, [r7, #8]
 1511 000a 1346     		mov	r3, r2
 1512 000c FB80     		strh	r3, [r7, #6]	@ movhi
 852:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1513              		.loc 1 852 21
 1514 000e 0023     		movs	r3, #0
 1515 0010 87F82F30 		strb	r3, [r7, #47]
 853:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 854:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check that a Rx process is not already ongoing */
 855:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (huart->RxState == HAL_UART_STATE_READY)
 1516              		.loc 1 855 12
 1517 0014 FB68     		ldr	r3, [r7, #12]
 1518 0016 D3F88C30 		ldr	r3, [r3, #140]
 1519              		.loc 1 855 6
 1520 001a 202B     		cmp	r3, #32
 1521 001c 3BD1     		bne	.L66
 856:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 857:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     if ((pData == NULL) || (Size == 0U))
 1522              		.loc 1 857 8
 1523 001e BB68     		ldr	r3, [r7, #8]
 1524 0020 002B     		cmp	r3, #0
 1525 0022 02D0     		beq	.L67
 1526              		.loc 1 857 25 discriminator 1
 1527 0024 FB88     		ldrh	r3, [r7, #6]
 1528 0026 002B     		cmp	r3, #0
 1529 0028 01D1     		bne	.L68
 1530              	.L67:
 858:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 859:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       return HAL_ERROR;
 1531              		.loc 1 859 14
 1532 002a 0123     		movs	r3, #1
 1533 002c 34E0     		b	.L69
 1534              	.L68:
 860:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 861:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 862:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Set Reception type to reception till IDLE Event*/
 863:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 1535              		.loc 1 863 26
 1536 002e FB68     		ldr	r3, [r7, #12]
 1537 0030 0122     		movs	r2, #1
 1538 0032 DA66     		str	r2, [r3, #108]
 864:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->RxEventType = HAL_UART_RXEVENT_TC;
 1539              		.loc 1 864 24
 1540 0034 FB68     		ldr	r3, [r7, #12]
 1541 0036 0022     		movs	r2, #0
 1542 0038 1A67     		str	r2, [r3, #112]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 64


 865:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 866:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     (void)UART_Start_Receive_IT(huart, pData, Size);
 1543              		.loc 1 866 11
 1544 003a FB88     		ldrh	r3, [r7, #6]
 1545 003c 1A46     		mov	r2, r3
 1546 003e B968     		ldr	r1, [r7, #8]
 1547 0040 F868     		ldr	r0, [r7, #12]
 1548 0042 FFF7FEFF 		bl	UART_Start_Receive_IT
 867:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 868:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 1549              		.loc 1 868 14
 1550 0046 FB68     		ldr	r3, [r7, #12]
 1551 0048 DB6E     		ldr	r3, [r3, #108]
 1552              		.loc 1 868 8
 1553 004a 012B     		cmp	r3, #1
 1554 004c 1DD1     		bne	.L70
 869:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 870:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 1555              		.loc 1 870 7
 1556 004e FB68     		ldr	r3, [r7, #12]
 1557 0050 1B68     		ldr	r3, [r3]
 1558 0052 1022     		movs	r2, #16
 1559 0054 1A62     		str	r2, [r3, #32]
 1560              	.L73:
 1561              	.LBB32:
 871:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 1562              		.loc 1 871 7 discriminator 1
 1563 0056 FB68     		ldr	r3, [r7, #12]
 1564 0058 1B68     		ldr	r3, [r3]
 1565 005a BB61     		str	r3, [r7, #24]
 1566              	.LBB33:
 1567              	.LBB34:
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1568              		.loc 2 1155 4
 1569 005c BB69     		ldr	r3, [r7, #24]
 1570              		.syntax unified
 1571              	@ 1155 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1572 005e 53E8003F 		ldrex r3, [r3]
 1573              	@ 0 "" 2
 1574              		.thumb
 1575              		.syntax unified
 1576 0062 7B61     		str	r3, [r7, #20]
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1577              		.loc 2 1156 10
 1578 0064 7B69     		ldr	r3, [r7, #20]
 1579              	.LBE34:
 1580              	.LBE33:
 1581              		.loc 1 871 7 discriminator 1
 1582 0066 43F01003 		orr	r3, r3, #16
 1583 006a BB62     		str	r3, [r7, #40]
 1584 006c FB68     		ldr	r3, [r7, #12]
 1585 006e 1B68     		ldr	r3, [r3]
 1586 0070 1A46     		mov	r2, r3
 1587 0072 BB6A     		ldr	r3, [r7, #40]
 1588 0074 7B62     		str	r3, [r7, #36]
 1589 0076 3A62     		str	r2, [r7, #32]
 1590              	.LBB35:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 65


 1591              	.LBB36:
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1592              		.loc 2 1206 4
 1593 0078 396A     		ldr	r1, [r7, #32]
 1594 007a 7A6A     		ldr	r2, [r7, #36]
 1595              		.syntax unified
 1596              	@ 1206 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1597 007c 41E80023 		strex r3, r2, [r1]
 1598              	@ 0 "" 2
 1599              		.thumb
 1600              		.syntax unified
 1601 0080 FB61     		str	r3, [r7, #28]
 1602              		.loc 2 1207 10
 1603 0082 FB69     		ldr	r3, [r7, #28]
 1604              	.LBE36:
 1605              	.LBE35:
 1606              		.loc 1 871 7 discriminator 1
 1607 0084 002B     		cmp	r3, #0
 1608 0086 E6D1     		bne	.L73
 1609 0088 02E0     		b	.L74
 1610              	.L70:
 1611              	.LBE32:
 872:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 873:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     else
 874:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 875:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       /* In case of errors already pending when reception is started,
 876:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****          Interrupts may have already been raised and lead to reception abortion.
 877:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****          (Overrun error for instance).
 878:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****          In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
 879:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       status = HAL_ERROR;
 1612              		.loc 1 879 14
 1613 008a 0123     		movs	r3, #1
 1614 008c 87F82F30 		strb	r3, [r7, #47]
 1615              	.L74:
 880:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 881:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 882:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     return status;
 1616              		.loc 1 882 12
 1617 0090 97F82F30 		ldrb	r3, [r7, #47]	@ zero_extendqisi2
 1618 0094 00E0     		b	.L69
 1619              	.L66:
 883:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 884:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   else
 885:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 886:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     return HAL_BUSY;
 1620              		.loc 1 886 12
 1621 0096 0223     		movs	r3, #2
 1622              	.L69:
 887:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 888:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 1623              		.loc 1 888 1
 1624 0098 1846     		mov	r0, r3
 1625 009a 3037     		adds	r7, r7, #48
 1626              	.LCFI74:
 1627              		.cfi_def_cfa_offset 8
 1628 009c BD46     		mov	sp, r7
 1629              	.LCFI75:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 66


 1630              		.cfi_def_cfa_register 13
 1631              		@ sp needed
 1632 009e 80BD     		pop	{r7, pc}
 1633              		.cfi_endproc
 1634              	.LFE963:
 1636              		.section	.text.HAL_UARTEx_ReceiveToIdle_DMA,"ax",%progbits
 1637              		.align	1
 1638              		.global	HAL_UARTEx_ReceiveToIdle_DMA
 1639              		.syntax unified
 1640              		.thumb
 1641              		.thumb_func
 1643              	HAL_UARTEx_ReceiveToIdle_DMA:
 1644              	.LFB964:
 889:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 890:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 891:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Receive an amount of data in DMA mode till either the expected number
 892:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        of data is received or an IDLE event occurs.
 893:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  Reception is initiated by this function call. Further progress of reception is achieved 
 894:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        to DMA services, transferring automatically received data elements in user reception buf
 895:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        calling registered callbacks at half/end of reception. UART IDLE events are also used to
 896:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        reception phase as ended. In all cases, callback execution will indicate number of recei
 897:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  When the UART parity is enabled (PCE = 1), the received data contain
 898:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        the parity bit (MSB position).
 899:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 900:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        the received data is handled as a set of uint16_t. In this case, Size must indicate the 
 901:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        of uint16_t available through pData.
 902:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #if defined(CORE_CM0PLUS)
 903:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  Dual core specific: there is no support for unaligned accesses on the Cortex-M0+ process
 904:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 905:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        address of user data buffer for storing data to be received, should be aligned on a half
 906:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        (16 bits) (as received data will be handled by DMA from halfword frontier). Depending on
 907:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        use of specific alignment compilation directives or pragmas might be required
 908:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        to ensure proper alignment for pData.
 909:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** #endif
 910:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart UART handle.
 911:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
 912:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
 913:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval HAL status
 914:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 915:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t 
 916:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 1645              		.loc 1 916 1
 1646              		.cfi_startproc
 1647              		@ args = 0, pretend = 0, frame = 48
 1648              		@ frame_needed = 1, uses_anonymous_args = 0
 1649 0000 80B5     		push	{r7, lr}
 1650              	.LCFI76:
 1651              		.cfi_def_cfa_offset 8
 1652              		.cfi_offset 7, -8
 1653              		.cfi_offset 14, -4
 1654 0002 8CB0     		sub	sp, sp, #48
 1655              	.LCFI77:
 1656              		.cfi_def_cfa_offset 56
 1657 0004 00AF     		add	r7, sp, #0
 1658              	.LCFI78:
 1659              		.cfi_def_cfa_register 7
 1660 0006 F860     		str	r0, [r7, #12]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 67


 1661 0008 B960     		str	r1, [r7, #8]
 1662 000a 1346     		mov	r3, r2
 1663 000c FB80     		strh	r3, [r7, #6]	@ movhi
 917:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   HAL_StatusTypeDef status;
 918:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 919:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Check that a Rx process is not already ongoing */
 920:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (huart->RxState == HAL_UART_STATE_READY)
 1664              		.loc 1 920 12
 1665 000e FB68     		ldr	r3, [r7, #12]
 1666 0010 D3F88C30 		ldr	r3, [r3, #140]
 1667              		.loc 1 920 6
 1668 0014 202B     		cmp	r3, #32
 1669 0016 42D1     		bne	.L76
 921:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 922:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     if ((pData == NULL) || (Size == 0U))
 1670              		.loc 1 922 8
 1671 0018 BB68     		ldr	r3, [r7, #8]
 1672 001a 002B     		cmp	r3, #0
 1673 001c 02D0     		beq	.L77
 1674              		.loc 1 922 25 discriminator 1
 1675 001e FB88     		ldrh	r3, [r7, #6]
 1676 0020 002B     		cmp	r3, #0
 1677 0022 01D1     		bne	.L78
 1678              	.L77:
 923:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 924:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       return HAL_ERROR;
 1679              		.loc 1 924 14
 1680 0024 0123     		movs	r3, #1
 1681 0026 3BE0     		b	.L79
 1682              	.L78:
 925:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 926:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 927:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Set Reception type to reception till IDLE Event*/
 928:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 1683              		.loc 1 928 26
 1684 0028 FB68     		ldr	r3, [r7, #12]
 1685 002a 0122     		movs	r2, #1
 1686 002c DA66     		str	r2, [r3, #108]
 929:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->RxEventType = HAL_UART_RXEVENT_TC;
 1687              		.loc 1 929 24
 1688 002e FB68     		ldr	r3, [r7, #12]
 1689 0030 0022     		movs	r2, #0
 1690 0032 1A67     		str	r2, [r3, #112]
 930:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 931:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     status =  UART_Start_Receive_DMA(huart, pData, Size);
 1691              		.loc 1 931 15
 1692 0034 FB88     		ldrh	r3, [r7, #6]
 1693 0036 1A46     		mov	r2, r3
 1694 0038 B968     		ldr	r1, [r7, #8]
 1695 003a F868     		ldr	r0, [r7, #12]
 1696 003c FFF7FEFF 		bl	UART_Start_Receive_DMA
 1697 0040 0346     		mov	r3, r0
 1698 0042 87F82F30 		strb	r3, [r7, #47]
 932:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 933:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     /* Check Rx process has been successfully started */
 934:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     if (status == HAL_OK)
 1699              		.loc 1 934 8
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 68


 1700 0046 97F82F30 		ldrb	r3, [r7, #47]	@ zero_extendqisi2
 1701 004a 002B     		cmp	r3, #0
 1702 004c 24D1     		bne	.L80
 935:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     {
 936:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 1703              		.loc 1 936 16
 1704 004e FB68     		ldr	r3, [r7, #12]
 1705 0050 DB6E     		ldr	r3, [r3, #108]
 1706              		.loc 1 936 10
 1707 0052 012B     		cmp	r3, #1
 1708 0054 1DD1     		bne	.L81
 937:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       {
 938:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 1709              		.loc 1 938 9
 1710 0056 FB68     		ldr	r3, [r7, #12]
 1711 0058 1B68     		ldr	r3, [r3]
 1712 005a 1022     		movs	r2, #16
 1713 005c 1A62     		str	r2, [r3, #32]
 1714              	.L84:
 1715              	.LBB37:
 939:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 1716              		.loc 1 939 9 discriminator 1
 1717 005e FB68     		ldr	r3, [r7, #12]
 1718 0060 1B68     		ldr	r3, [r3]
 1719 0062 BB61     		str	r3, [r7, #24]
 1720              	.LBB38:
 1721              	.LBB39:
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1722              		.loc 2 1155 4
 1723 0064 BB69     		ldr	r3, [r7, #24]
 1724              		.syntax unified
 1725              	@ 1155 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1726 0066 53E8003F 		ldrex r3, [r3]
 1727              	@ 0 "" 2
 1728              		.thumb
 1729              		.syntax unified
 1730 006a 7B61     		str	r3, [r7, #20]
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1731              		.loc 2 1156 10
 1732 006c 7B69     		ldr	r3, [r7, #20]
 1733              	.LBE39:
 1734              	.LBE38:
 1735              		.loc 1 939 9 discriminator 1
 1736 006e 43F01003 		orr	r3, r3, #16
 1737 0072 BB62     		str	r3, [r7, #40]
 1738 0074 FB68     		ldr	r3, [r7, #12]
 1739 0076 1B68     		ldr	r3, [r3]
 1740 0078 1A46     		mov	r2, r3
 1741 007a BB6A     		ldr	r3, [r7, #40]
 1742 007c 7B62     		str	r3, [r7, #36]
 1743 007e 3A62     		str	r2, [r7, #32]
 1744              	.LBB40:
 1745              	.LBB41:
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1746              		.loc 2 1206 4
 1747 0080 396A     		ldr	r1, [r7, #32]
 1748 0082 7A6A     		ldr	r2, [r7, #36]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 69


 1749              		.syntax unified
 1750              	@ 1206 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1751 0084 41E80023 		strex r3, r2, [r1]
 1752              	@ 0 "" 2
 1753              		.thumb
 1754              		.syntax unified
 1755 0088 FB61     		str	r3, [r7, #28]
 1756              		.loc 2 1207 10
 1757 008a FB69     		ldr	r3, [r7, #28]
 1758              	.LBE41:
 1759              	.LBE40:
 1760              		.loc 1 939 9 discriminator 1
 1761 008c 002B     		cmp	r3, #0
 1762 008e E6D1     		bne	.L84
 1763 0090 02E0     		b	.L80
 1764              	.L81:
 1765              	.LBE37:
 940:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       }
 941:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       else
 942:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       {
 943:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         /* In case of errors already pending when reception is started,
 944:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            Interrupts may have already been raised and lead to reception abortion.
 945:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            (Overrun error for instance).
 946:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****            In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
 947:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****         status = HAL_ERROR;
 1766              		.loc 1 947 16
 1767 0092 0123     		movs	r3, #1
 1768 0094 87F82F30 		strb	r3, [r7, #47]
 1769              	.L80:
 948:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****       }
 949:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     }
 950:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 951:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     return status;
 1770              		.loc 1 951 12
 1771 0098 97F82F30 		ldrb	r3, [r7, #47]	@ zero_extendqisi2
 1772 009c 00E0     		b	.L79
 1773              	.L76:
 952:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 953:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   else
 954:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
 955:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     return HAL_BUSY;
 1774              		.loc 1 955 12
 1775 009e 0223     		movs	r3, #2
 1776              	.L79:
 956:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 957:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 1777              		.loc 1 957 1
 1778 00a0 1846     		mov	r0, r3
 1779 00a2 3037     		adds	r7, r7, #48
 1780              	.LCFI79:
 1781              		.cfi_def_cfa_offset 8
 1782 00a4 BD46     		mov	sp, r7
 1783              	.LCFI80:
 1784              		.cfi_def_cfa_register 13
 1785              		@ sp needed
 1786 00a6 80BD     		pop	{r7, pc}
 1787              		.cfi_endproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 70


 1788              	.LFE964:
 1790              		.section	.text.HAL_UARTEx_GetRxEventType,"ax",%progbits
 1791              		.align	1
 1792              		.global	HAL_UARTEx_GetRxEventType
 1793              		.syntax unified
 1794              		.thumb
 1795              		.thumb_func
 1797              	HAL_UARTEx_GetRxEventType:
 1798              	.LFB965:
 958:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 959:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 960:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Provide Rx Event type that has lead to RxEvent callback execution.
 961:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  When HAL_UARTEx_ReceiveToIdle_IT() or HAL_UARTEx_ReceiveToIdle_DMA() API are called, pro
 962:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        of reception process is provided to application through calls of Rx Event callback (eith
 963:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        HAL_UARTEx_RxEventCallback() or user registered one). As several types of events could o
 964:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        Half Transfer, or Transfer Complete), this function allows to retrieve the Rx Event type
 965:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        to Rx Event callback execution.
 966:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  This function is expected to be called within the user implementation of Rx Event Callba
 967:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        in order to provide the accurate value.
 968:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  In Interrupt Mode:
 969:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_TC : when Reception has been completed (expected nb of data has been 
 970:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_IDLE : when Idle event occurred prior reception has been completed.
 971:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  In DMA Mode:
 972:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_TC : when Reception has been completed (expected nb of data has been 
 973:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_HT : when half of expected nb of data has been received.
 974:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_IDLE : when Idle event occurred prior reception has been completed.
 975:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note  In DMA mode, RxEvent callback could be called several times;
 976:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        When DMA is configured in Normal Mode, HT event does not stop Reception process;
 977:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception proc
 978:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param  huart UART handle.
 979:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
 980:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 981:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
 982:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 1799              		.loc 1 982 1
 1800              		.cfi_startproc
 1801              		@ args = 0, pretend = 0, frame = 8
 1802              		@ frame_needed = 1, uses_anonymous_args = 0
 1803              		@ link register save eliminated.
 1804 0000 80B4     		push	{r7}
 1805              	.LCFI81:
 1806              		.cfi_def_cfa_offset 4
 1807              		.cfi_offset 7, -4
 1808 0002 83B0     		sub	sp, sp, #12
 1809              	.LCFI82:
 1810              		.cfi_def_cfa_offset 16
 1811 0004 00AF     		add	r7, sp, #0
 1812              	.LCFI83:
 1813              		.cfi_def_cfa_register 7
 1814 0006 7860     		str	r0, [r7, #4]
 983:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Return Rx Event type value, as stored in UART handle */
 984:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   return (huart->RxEventType);
 1815              		.loc 1 984 16
 1816 0008 7B68     		ldr	r3, [r7, #4]
 1817 000a 1B6F     		ldr	r3, [r3, #112]
 985:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 1818              		.loc 1 985 1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 71


 1819 000c 1846     		mov	r0, r3
 1820 000e 0C37     		adds	r7, r7, #12
 1821              	.LCFI84:
 1822              		.cfi_def_cfa_offset 4
 1823 0010 BD46     		mov	sp, r7
 1824              	.LCFI85:
 1825              		.cfi_def_cfa_register 13
 1826              		@ sp needed
 1827 0012 5DF8047B 		ldr	r7, [sp], #4
 1828              	.LCFI86:
 1829              		.cfi_restore 7
 1830              		.cfi_def_cfa_offset 0
 1831 0016 7047     		bx	lr
 1832              		.cfi_endproc
 1833              	.LFE965:
 1835              		.section	.text.UARTEx_Wakeup_AddressConfig,"ax",%progbits
 1836              		.align	1
 1837              		.syntax unified
 1838              		.thumb
 1839              		.thumb_func
 1841              	UARTEx_Wakeup_AddressConfig:
 1842              	.LFB966:
 986:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 987:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 988:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @}
 989:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 990:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 991:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
 992:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @}
 993:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 994:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 995:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /** @addtogroup UARTEx_Private_Functions
 996:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @{
 997:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
 998:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
 999:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
1000:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Initialize the UART wake-up from stop mode parameters when triggered by address detectio
1001:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart           UART handle.
1002:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param WakeUpSelection UART wake up from stop mode parameters.
1003:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval None
1004:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
1005:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelecti
1006:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 1843              		.loc 1 1006 1
 1844              		.cfi_startproc
 1845              		@ args = 0, pretend = 0, frame = 16
 1846              		@ frame_needed = 1, uses_anonymous_args = 0
 1847              		@ link register save eliminated.
 1848 0000 80B4     		push	{r7}
 1849              	.LCFI87:
 1850              		.cfi_def_cfa_offset 4
 1851              		.cfi_offset 7, -4
 1852 0002 85B0     		sub	sp, sp, #20
 1853              	.LCFI88:
 1854              		.cfi_def_cfa_offset 24
 1855 0004 00AF     		add	r7, sp, #0
 1856              	.LCFI89:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 72


 1857              		.cfi_def_cfa_register 7
 1858 0006 F860     		str	r0, [r7, #12]
 1859 0008 3B1D     		adds	r3, r7, #4
 1860 000a 83E80600 		stm	r3, {r1, r2}
1007:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));
1008:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
1009:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Set the USART address length */
1010:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 1861              		.loc 1 1010 3
 1862 000e FB68     		ldr	r3, [r7, #12]
 1863 0010 1B68     		ldr	r3, [r3]
 1864 0012 5B68     		ldr	r3, [r3, #4]
 1865 0014 23F01002 		bic	r2, r3, #16
 1866 0018 3B89     		ldrh	r3, [r7, #8]
 1867 001a 1946     		mov	r1, r3
 1868 001c FB68     		ldr	r3, [r7, #12]
 1869 001e 1B68     		ldr	r3, [r3]
 1870 0020 0A43     		orrs	r2, r2, r1
 1871 0022 5A60     		str	r2, [r3, #4]
1011:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
1012:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   /* Set the USART address node */
1013:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_AD
 1872              		.loc 1 1013 3
 1873 0024 FB68     		ldr	r3, [r7, #12]
 1874 0026 1B68     		ldr	r3, [r3]
 1875 0028 5B68     		ldr	r3, [r3, #4]
 1876 002a 23F07F41 		bic	r1, r3, #-16777216
 1877 002e BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1878 0030 1A06     		lsls	r2, r3, #24
 1879 0032 FB68     		ldr	r3, [r7, #12]
 1880 0034 1B68     		ldr	r3, [r3]
 1881 0036 0A43     		orrs	r2, r2, r1
 1882 0038 5A60     		str	r2, [r3, #4]
1014:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 1883              		.loc 1 1014 1
 1884 003a 00BF     		nop
 1885 003c 1437     		adds	r7, r7, #20
 1886              	.LCFI90:
 1887              		.cfi_def_cfa_offset 4
 1888 003e BD46     		mov	sp, r7
 1889              	.LCFI91:
 1890              		.cfi_def_cfa_register 13
 1891              		@ sp needed
 1892 0040 5DF8047B 		ldr	r7, [sp], #4
 1893              	.LCFI92:
 1894              		.cfi_restore 7
 1895              		.cfi_def_cfa_offset 0
 1896 0044 7047     		bx	lr
 1897              		.cfi_endproc
 1898              	.LFE966:
 1900              		.section	.text.UARTEx_SetNbDataToProcess,"ax",%progbits
 1901              		.align	1
 1902              		.syntax unified
 1903              		.thumb
 1904              		.thumb_func
 1906              	UARTEx_SetNbDataToProcess:
 1907              	.LFB967:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 73


1015:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
1016:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** /**
1017:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @brief Calculate the number of data to process in RX/TX ISR.
1018:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @note The RX FIFO depth and the TX FIFO depth is extracted from
1019:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   *       the UART configuration registers.
1020:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @param huart UART handle.
1021:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   * @retval None
1022:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   */
1023:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
1024:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** {
 1908              		.loc 1 1024 1
 1909              		.cfi_startproc
 1910              		@ args = 0, pretend = 0, frame = 16
 1911              		@ frame_needed = 1, uses_anonymous_args = 0
 1912              		@ link register save eliminated.
 1913 0000 80B4     		push	{r7}
 1914              	.LCFI93:
 1915              		.cfi_def_cfa_offset 4
 1916              		.cfi_offset 7, -4
 1917 0002 85B0     		sub	sp, sp, #20
 1918              	.LCFI94:
 1919              		.cfi_def_cfa_offset 24
 1920 0004 00AF     		add	r7, sp, #0
 1921              	.LCFI95:
 1922              		.cfi_def_cfa_register 7
 1923 0006 7860     		str	r0, [r7, #4]
1025:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint8_t rx_fifo_depth;
1026:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint8_t tx_fifo_depth;
1027:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint8_t rx_fifo_threshold;
1028:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   uint8_t tx_fifo_threshold;
1029:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
1030:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
1031:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** 
1032:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 1924              		.loc 1 1032 12
 1925 0008 7B68     		ldr	r3, [r7, #4]
 1926 000a 5B6E     		ldr	r3, [r3, #100]
 1927              		.loc 1 1032 6
 1928 000c 002B     		cmp	r3, #0
 1929 000e 08D1     		bne	.L89
1033:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
1034:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->NbTxDataToProcess = 1U;
 1930              		.loc 1 1034 30
 1931 0010 7B68     		ldr	r3, [r7, #4]
 1932 0012 0122     		movs	r2, #1
 1933 0014 A3F86A20 		strh	r2, [r3, #106]	@ movhi
1035:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->NbRxDataToProcess = 1U;
 1934              		.loc 1 1035 30
 1935 0018 7B68     		ldr	r3, [r7, #4]
 1936 001a 0122     		movs	r2, #1
 1937 001c A3F86820 		strh	r2, [r3, #104]	@ movhi
1036:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
1037:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   else
1038:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   {
1039:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     rx_fifo_depth = RX_FIFO_DEPTH;
1040:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     tx_fifo_depth = TX_FIFO_DEPTH;
1041:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RX
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 74


1042:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TX
1043:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
1044:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[tx_fifo_threshold];
1045:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
1046:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[rx_fifo_threshold];
1047:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
1048:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c **** }
 1938              		.loc 1 1048 1
 1939 0020 31E0     		b	.L91
 1940              	.L89:
1039:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     tx_fifo_depth = TX_FIFO_DEPTH;
 1941              		.loc 1 1039 19
 1942 0022 0823     		movs	r3, #8
 1943 0024 FB73     		strb	r3, [r7, #15]
1040:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RX
 1944              		.loc 1 1040 19
 1945 0026 0823     		movs	r3, #8
 1946 0028 BB73     		strb	r3, [r7, #14]
1041:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TX
 1947              		.loc 1 1041 35
 1948 002a 7B68     		ldr	r3, [r7, #4]
 1949 002c 1B68     		ldr	r3, [r3]
 1950 002e 9B68     		ldr	r3, [r3, #8]
1041:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TX
 1951              		.loc 1 1041 85
 1952 0030 5B0E     		lsrs	r3, r3, #25
1041:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TX
 1953              		.loc 1 1041 25
 1954 0032 DBB2     		uxtb	r3, r3
1041:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TX
 1955              		.loc 1 1041 23
 1956 0034 03F00703 		and	r3, r3, #7
 1957 0038 7B73     		strb	r3, [r7, #13]
1042:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 1958              		.loc 1 1042 35
 1959 003a 7B68     		ldr	r3, [r7, #4]
 1960 003c 1B68     		ldr	r3, [r3]
 1961 003e 9B68     		ldr	r3, [r3, #8]
1042:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 1962              		.loc 1 1042 85
 1963 0040 5B0F     		lsrs	r3, r3, #29
1042:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 1964              		.loc 1 1042 25
 1965 0042 DBB2     		uxtb	r3, r3
1042:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 1966              		.loc 1 1042 23
 1967 0044 03F00703 		and	r3, r3, #7
 1968 0048 3B73     		strb	r3, [r7, #12]
1043:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[tx_fifo_threshold];
 1969              		.loc 1 1043 33
 1970 004a BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1043:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[tx_fifo_threshold];
 1971              		.loc 1 1043 68
 1972 004c 3A7B     		ldrb	r2, [r7, #12]	@ zero_extendqisi2
 1973 004e 1149     		ldr	r1, .L92
 1974 0050 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
1043:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[tx_fifo_threshold];
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 75


 1975              		.loc 1 1043 57
 1976 0052 02FB03F3 		mul	r3, r2, r3
1044:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****     huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 1977              		.loc 1 1044 53
 1978 0056 3A7B     		ldrb	r2, [r7, #12]	@ zero_extendqisi2
 1979 0058 0F49     		ldr	r1, .L92+4
 1980 005a 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
1043:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[tx_fifo_threshold];
 1981              		.loc 1 1043 89
 1982 005c 93FBF2F3 		sdiv	r3, r3, r2
1043:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[tx_fifo_threshold];
 1983              		.loc 1 1043 30
 1984 0060 9AB2     		uxth	r2, r3
 1985 0062 7B68     		ldr	r3, [r7, #4]
 1986 0064 A3F86A20 		strh	r2, [r3, #106]	@ movhi
1045:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[rx_fifo_threshold];
 1987              		.loc 1 1045 33
 1988 0068 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1045:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[rx_fifo_threshold];
 1989              		.loc 1 1045 68
 1990 006a 7A7B     		ldrb	r2, [r7, #13]	@ zero_extendqisi2
 1991 006c 0949     		ldr	r1, .L92
 1992 006e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
1045:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[rx_fifo_threshold];
 1993              		.loc 1 1045 57
 1994 0070 02FB03F3 		mul	r3, r2, r3
1046:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****   }
 1995              		.loc 1 1046 53
 1996 0074 7A7B     		ldrb	r2, [r7, #13]	@ zero_extendqisi2
 1997 0076 0849     		ldr	r1, .L92+4
 1998 0078 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
1045:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[rx_fifo_threshold];
 1999              		.loc 1 1045 89
 2000 007a 93FBF2F3 		sdiv	r3, r3, r2
1045:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c ****                                (uint16_t)denominator[rx_fifo_threshold];
 2001              		.loc 1 1045 30
 2002 007e 9AB2     		uxth	r2, r3
 2003 0080 7B68     		ldr	r3, [r7, #4]
 2004 0082 A3F86820 		strh	r2, [r3, #104]	@ movhi
 2005              	.L91:
 2006              		.loc 1 1048 1
 2007 0086 00BF     		nop
 2008 0088 1437     		adds	r7, r7, #20
 2009              	.LCFI96:
 2010              		.cfi_def_cfa_offset 4
 2011 008a BD46     		mov	sp, r7
 2012              	.LCFI97:
 2013              		.cfi_def_cfa_register 13
 2014              		@ sp needed
 2015 008c 5DF8047B 		ldr	r7, [sp], #4
 2016              	.LCFI98:
 2017              		.cfi_restore 7
 2018              		.cfi_def_cfa_offset 0
 2019 0090 7047     		bx	lr
 2020              	.L93:
 2021 0092 00BF     		.align	2
 2022              	.L92:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 76


 2023 0094 00000000 		.word	numerator.1
 2024 0098 00000000 		.word	denominator.0
 2025              		.cfi_endproc
 2026              	.LFE967:
 2028              		.section	.rodata.numerator.1,"a"
 2029              		.align	2
 2032              	numerator.1:
 2033 0000 01010103 		.ascii	"\001\001\001\003\007\001\000\000"
 2033      07010000 
 2034              		.section	.rodata.denominator.0,"a"
 2035              		.align	2
 2038              	denominator.0:
 2039 0000 08040204 		.ascii	"\010\004\002\004\010\001\001\001"
 2039      08010101 
 2040              		.text
 2041              	.Letext0:
 2042              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/ma
 2043              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/sy
 2044              		.file 5 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 2045              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wbxx.h"
 2046              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 2047              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h"
 2048              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 2049              		.file 10 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart_ex.h"
 2050              		.file 11 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s 			page 77


DEFINED SYMBOLS
                            *ABS*:00000000 stm32wbxx_hal_uart_ex.c
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:21     .text.HAL_RS485Ex_Init:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:27     .text.HAL_RS485Ex_Init:00000000 HAL_RS485Ex_Init
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:170    .text.HAL_UARTEx_WakeupCallback:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:176    .text.HAL_UARTEx_WakeupCallback:00000000 HAL_UARTEx_WakeupCallback
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:212    .text.HAL_UARTEx_RxFifoFullCallback:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:218    .text.HAL_UARTEx_RxFifoFullCallback:00000000 HAL_UARTEx_RxFifoFullCallback
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:254    .text.HAL_UARTEx_TxFifoEmptyCallback:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:260    .text.HAL_UARTEx_TxFifoEmptyCallback:00000000 HAL_UARTEx_TxFifoEmptyCallback
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:296    .text.HAL_MultiProcessorEx_AddressLength_Set:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:302    .text.HAL_MultiProcessorEx_AddressLength_Set:00000000 HAL_MultiProcessorEx_AddressLength_Set
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:378    .text.HAL_UARTEx_StopModeWakeUpSourceConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:384    .text.HAL_UARTEx_StopModeWakeUpSourceConfig:00000000 HAL_UARTEx_StopModeWakeUpSourceConfig
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1841   .text.UARTEx_Wakeup_AddressConfig:00000000 UARTEx_Wakeup_AddressConfig
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:508    .text.HAL_UARTEx_EnableStopMode:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:514    .text.HAL_UARTEx_EnableStopMode:00000000 HAL_UARTEx_EnableStopMode
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:622    .text.HAL_UARTEx_DisableStopMode:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:628    .text.HAL_UARTEx_DisableStopMode:00000000 HAL_UARTEx_DisableStopMode
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:735    .text.HAL_UARTEx_EnableFifoMode:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:741    .text.HAL_UARTEx_EnableFifoMode:00000000 HAL_UARTEx_EnableFifoMode
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1906   .text.UARTEx_SetNbDataToProcess:00000000 UARTEx_SetNbDataToProcess
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:832    .text.HAL_UARTEx_DisableFifoMode:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:838    .text.HAL_UARTEx_DisableFifoMode:00000000 HAL_UARTEx_DisableFifoMode
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:930    .text.HAL_UARTEx_SetTxFifoThreshold:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:936    .text.HAL_UARTEx_SetTxFifoThreshold:00000000 HAL_UARTEx_SetTxFifoThreshold
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1030   .text.HAL_UARTEx_SetRxFifoThreshold:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1036   .text.HAL_UARTEx_SetRxFifoThreshold:00000000 HAL_UARTEx_SetRxFifoThreshold
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1130   .text.HAL_UARTEx_ReceiveToIdle:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1136   .text.HAL_UARTEx_ReceiveToIdle:00000000 HAL_UARTEx_ReceiveToIdle
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1486   .text.HAL_UARTEx_ReceiveToIdle_IT:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1492   .text.HAL_UARTEx_ReceiveToIdle_IT:00000000 HAL_UARTEx_ReceiveToIdle_IT
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1637   .text.HAL_UARTEx_ReceiveToIdle_DMA:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1643   .text.HAL_UARTEx_ReceiveToIdle_DMA:00000000 HAL_UARTEx_ReceiveToIdle_DMA
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1791   .text.HAL_UARTEx_GetRxEventType:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1797   .text.HAL_UARTEx_GetRxEventType:00000000 HAL_UARTEx_GetRxEventType
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1836   .text.UARTEx_Wakeup_AddressConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:1901   .text.UARTEx_SetNbDataToProcess:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:2023   .text.UARTEx_SetNbDataToProcess:00000094 $d
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:2032   .rodata.numerator.1:00000000 numerator.1
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:2038   .rodata.denominator.0:00000000 denominator.0
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:2029   .rodata.numerator.1:00000000 $d
C:\Users\alanl\AppData\Local\Temp\ccDF0dWC.s:2035   .rodata.denominator.0:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_MspInit
UART_AdvFeatureConfig
UART_SetConfig
UART_CheckIdleState
HAL_GetTick
UART_WaitOnFlagUntilTimeout
UART_Start_Receive_IT
UART_Start_Receive_DMA
