{
    "components": [
        "topEntity"
    ],
    "dependencies": {
        "transitive": []
    },
    "domains": {
        "IntelSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "System": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Synchronous",
            "reset_polarity": "ActiveHigh"
        }
    },
    "files": [
        {
            "name": "topEntity.sdc",
            "sha256": "13d4c1aafcc09a84d81d3b60d513cb901384a10e27e5a5a16572a600f15895f3"
        },
        {
            "name": "topEntity_types.vhdl",
            "sha256": "c000af60a931787dea6cc5f306e1a1580a53b95fe521a647afde38ee1dd65feb"
        },
        {
            "name": "topEntity.vhdl",
            "sha256": "afc2f7fc32fa9b26b4e7950929e2aa99050cc7f428526a110687209845e00792"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "922974a488d90dbf115f68c08cbfa76b3b0f633dda93ba6c16a021d33e136f15",
    "top_component": {
        "name": "topEntity",
        "ports_flat": [
            {
                "direction": "in",
                "domain": "System",
                "is_clock": true,
                "name": "clk",
                "type_name": "clk.topEntity_types.clk_System",
                "width": 1
            },
            {
                "direction": "in",
                "is_clock": false,
                "name": "x",
                "type_name": "std_logic_vector(17 downto 0)",
                "width": 18
            },
            {
                "direction": "in",
                "is_clock": false,
                "name": "y",
                "type_name": "std_logic_vector(17 downto 0)",
                "width": 18
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result",
                "type_name": "std_logic_vector(17 downto 0)",
                "width": 18
            }
        ]
    },
    "version": "unstable"
}