-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.1 (Build Build 222 10/21/2009)
-- Created on Mon Apr 11 13:26:45 2011

COMPONENT AddrSelector
	PORT
	(
		A0		:	 IN STD_LOGIC;
		A1		:	 IN STD_LOGIC;
		/RESET		:	 IN STD_LOGIC;
		/WR		:	 IN STD_LOGIC;
		A15		:	 IN STD_LOGIC;
		A14		:	 IN STD_LOGIC;
		A6		:	 IN STD_LOGIC;
		A7		:	 IN STD_LOGIC;
		A8		:	 IN STD_LOGIC;
		A9		:	 IN STD_LOGIC;
		A10		:	 IN STD_LOGIC;
		A11		:	 IN STD_LOGIC;
		A12		:	 IN STD_LOGIC;
		A13		:	 IN STD_LOGIC;
		A2		:	 IN STD_LOGIC;
		A3		:	 IN STD_LOGIC;
		A4		:	 IN STD_LOGIC;
		A5		:	 IN STD_LOGIC;
		/TEST		:	 IN STD_LOGIC;
		/RAMD		:	 OUT STD_LOGIC;
		/ROM		:	 OUT STD_LOGIC;
		/RAM		:	 OUT STD_LOGIC;
		/U7		:	 OUT STD_LOGIC;
		/U6		:	 OUT STD_LOGIC;
		/U5		:	 OUT STD_LOGIC;
		/U4		:	 OUT STD_LOGIC;
		/U3		:	 OUT STD_LOGIC;
		/U2		:	 OUT STD_LOGIC;
		/U1		:	 OUT STD_LOGIC;
		/U0		:	 OUT STD_LOGIC
	);
END COMPONENT;