$date
	Sat May 31 23:58:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_prior_4_2 $end
$var wire 2 ! a [1:0] $end
$var wire 1 " valid $end
$var reg 4 # d [3:0] $end
$scope module uut $end
$var wire 4 $ d [3:0] $end
$var reg 2 % a [1:0] $end
$var reg 1 & valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b11 %
b1 $
b1 #
1"
b11 !
$end
#10
1&
1"
b10 %
b10 !
b1x #
b1x $
#20
1&
1"
b1 %
b1 !
b1xx #
b1xx $
#30
1&
1"
b0 %
b0 !
b1xxx #
b1xxx $
#40
0&
0"
b0 #
b0 $
#50
