{"Kattamuri Ekanadham": [0, ["PRISM: An Integrated Architecture for Scalable Shared Memory", ["Kattamuri Ekanadham", "Beng-Hong Lim", "Pratap Pattnaik", "Marc Snir"], "https://doi.org/10.1109/HPCA.1998.650554", 12, "hpca", 1998]], "J. Gregory Steffan": [0, ["The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization", ["J. Gregory Steffan", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.1998.650541", 12, "hpca", 1998]], "Jenn-Yuan Tsai": [0, ["Performance Study of a Concurrent Multithreaded Processor", ["Jenn-Yuan Tsai", "Zhenzhen Jiang", "Eric Ness", "Pen-Chung Yew"], "https://doi.org/10.1109/HPCA.1998.650543", 12, "hpca", 1998]], "Todd C. Mowry": [0, ["Comparative Evaluation of Latency Tolerance Techniques for Software Distributed Shared Memory", ["Todd C. Mowry", "Charles Q. C. Chan", "Adley K. W. Lo"], "https://doi.org/10.1109/HPCA.1998.650569", 12, "hpca", 1998]], "Rudrajit Samanta": [0, ["Home-Based SVM Protocols for SMP Clusters: Design and Performance", ["Rudrajit Samanta", "Angelos Bilas", "Liviu Iftode", "Jaswinder Pal Singh"], "https://doi.org/10.1109/HPCA.1998.650551", 12, "hpca", 1998]], "Pedro Lopez": [0, ["A Very Efficient Distributed Deadlock Detection Mechanism for Wormhole Networks", ["Pedro Lopez", "Juan Miguel Martinez", "Jose Duato"], "https://doi.org/10.1109/HPCA.1998.650546", 10, "hpca", 1998]], "Manolis Katevenis": [0, ["Credit-Flow-Controlled ATM for MP Interconnection: The ATLAS I Single-Chip ATM Switch", ["Manolis Katevenis", "Dimitrios N. Serpanos", "Emmanuel Spyridakis"], "https://doi.org/10.1109/HPCA.1998.650545", 10, "hpca", 1998]], "David R. OHallaron": [0, ["Architectural Implications of a Family of Irregular Applications", ["David R. OHallaron", "Jonathan Richard Shewchuk", "Thomas R. Gross"], "https://doi.org/10.1109/HPCA.1998.650548", 10, "hpca", 1998]], "David Abramson": [0, ["FPGA Based Custom Computing Machines for Irregular Problems", ["David Abramson", "Paul Logothetis", "Adam Postula", "Marcus Randall"], "https://doi.org/10.1109/HPCA.1998.650571", 10, "hpca", 1998]], "Sridhar Gopal": [0, ["Speculative Versioning Cache", ["Sridhar Gopal", "T. N. Vijaykumar", "James E. Smith", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.1998.650559", 11, "hpca", 1998]], "Antonio Gonzalez": [0, ["Virtual-Physical Registers", ["Antonio Gonzalez", "Jose Gonzalez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.1998.650557", 10, "hpca", 1998]], "Remzi H. Arpaci-Dusseau": [0, ["The Architectural Costs of Streaming I/O: A Comparison of Workstations, Clusters, and SMPs", ["Remzi H. Arpaci-Dusseau", "Andrea C. Arpaci-Dusseau", "David E. Culler", "Joseph M. Hellerstein", "David A. Patterson"], "https://doi.org/10.1109/HPCA.1998.650549", 12, "hpca", 1998]], "John Kalamatianos": [0, ["Temporal-Based Procedure Reordering for Improved Instruction Cache Performance", ["John Kalamatianos", "David R. Kaeli"], "https://doi.org/10.1109/HPCA.1998.650563", 10, "hpca", 1998]], "Ye Zhang": [0, ["Hardware for Speculative Run-Time Parallelization in Distributed Shared-Memory Multiprocessors", ["Ye Zhang", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1998.650556", 12, "hpca", 1998]], "Michael F. Miller": [0, ["Non-Stalling CounterFlow Architecture", ["Michael F. Miller", "Kenneth J. Janik", "Shih-Lien Lu"], "https://doi.org/10.1109/HPCA.1998.650572", 8, "hpca", 1998]], "William A. Havanki": [0, ["Treegion Scheduling for Wide Issue Processors", ["William A. Havanki", "Sanjeev Banerjia", "Thomas M. Conte"], "https://doi.org/10.1109/HPCA.1998.650566", 11, "hpca", 1998]], "Tien-Fu Chen": [0, ["Supporting Highly-Speculative Execution via Adaptive Branch Trees", ["Tien-Fu Chen"], "https://doi.org/10.1109/HPCA.1998.650558", 10, "hpca", 1998]], "Daniel J. Scales": [0, ["Fine-Grain Software Distributed Shared Memory on SMP Clusters", ["Daniel J. Scales", "Kourosh Gharachorloo", "Anshu Aggarwal"], "https://doi.org/10.1109/HPCA.1998.650552", 12, "hpca", 1998]], "Kenneth Mackenzie": [0, ["Exploiting Two-Case Delivery for Fast Protected Messaging", ["Kenneth Mackenzie", "John Kubiatowicz", "Matthew I. Frank", "Walter Lee", "Victor Lee", "Anant Agarwal", "M. Frans Kaashoek"], "https://doi.org/10.1109/HPCA.1998.650562", 12, "hpca", 1998]], "Kaushik Ghosh": [0, ["Communication Across Fault-Containment Firewalls on the SGI Origin", ["Kaushik Ghosh", "Allan J. Christie"], "https://doi.org/10.1109/HPCA.1998.650567", 11, "hpca", 1998]], "Frederic T. Chong": [2.510137617018829e-15, ["The Sensitivity of Communication Mechanisms to Bandwidth and Latency", ["Frederic T. Chong", "Rajeev Barua", "Fredrik Dahlgren", "John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1109/HPCA.1998.650544", 10, "hpca", 1998]], "Sujoy Basu": [0, ["Enhancing Memory Use in Simple Coma: Multiplexed Simple Coma", ["Sujoy Basu", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1998.650555", 10, "hpca", 1998]], "Adrian Moga": [0, ["The Effectiveness of SRAM Network Caches in Clustered DSMs", ["Adrian Moga", "Michel Dubois"], "https://doi.org/10.1109/HPCA.1998.650550", 10, "hpca", 1998]], "Koen Langendoen": [0, ["Challenging Applications on Fast Networks", ["Koen Langendoen", "Rutger F. H. Hofman", "Henri E. Bal"], "https://doi.org/10.1109/HPCA.1998.650547", 12, "hpca", 1998]], "Marta Jimenez": [0, ["Performance Evaluation of Tiling for the Register Level", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez"], "https://doi.org/10.1109/HPCA.1998.650564", 12, "hpca", 1998]], "Ioannis Schoinas": [0, ["Address Translation Mechanisms In Network Interfaces", ["Ioannis Schoinas", "Mark D. Hill"], "https://doi.org/10.1109/HPCA.1998.650561", 12, "hpca", 1998]], "Darren Erik Vengroff": [0, ["Partial Sampling with Reverse State Reconstruction: A New Technique for Branch Predictor Performance Estimation", ["Darren Erik Vengroff", "Guang R. Gao"], "https://doi.org/10.1109/HPCA.1998.650574", 10, "hpca", 1998]], "Shubhendu S. Mukherjee": [0, ["The Impact of Data Transfer and Buffering Alternatives on Network Interface Design", ["Shubhendu S. Mukherjee", "Mark D. Hill"], "https://doi.org/10.1109/HPCA.1998.650560", 12, "hpca", 1998]], "Jordi Tubella": [0, ["Control Speculation in Multithreaded Processors through Dynamic Loop Detection", ["Jordi Tubella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.1998.650542", 10, "hpca", 1998]], "Evan Speight": [0, ["Using Multicast and Multithreading to Reduce Communication in Software DSM Systems", ["Evan Speight", "John K. Bennett"], "https://doi.org/10.1109/HPCA.1998.650570", 11, "hpca", 1998]], "Luiz Rodolpho Monnerat": [0, ["Efficiently Adapting to Sharing Patterns in Software DSMs", ["Luiz Rodolpho Monnerat", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.1998.650568", 11, "hpca", 1998]]}