Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 17 17:26:58 2022
| Host         : LAPTOP-HYJWPK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    898         
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (898)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4036)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (898)
--------------------------
 There are 898 register/latch pins with no clock driven by root clock pin: pdu_1cycle/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4036)
---------------------------------------------------
 There are 4036 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.640        0.000                      0                   26        0.192        0.000                      0                   26        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.640        0.000                      0                   26        0.192        0.000                      0                   26        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 1.806ns (76.725%)  route 0.548ns (23.275%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.689     5.291    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.286    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    pdu_1cycle/cnt_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.645 r  pdu_1cycle/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.645    pdu_1cycle/cnt_reg[16]_i_1_n_6
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.577    14.999    pdu_1cycle/CLK
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[17]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.062    15.285    pdu_1cycle/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 1.785ns (76.515%)  route 0.548ns (23.485%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.689     5.291    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.286    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    pdu_1cycle/cnt_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.624 r  pdu_1cycle/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.624    pdu_1cycle/cnt_reg[16]_i_1_n_4
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.577    14.999    pdu_1cycle/CLK
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[19]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.062    15.285    pdu_1cycle/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 1.711ns (75.746%)  route 0.548ns (24.254%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.689     5.291    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.286    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    pdu_1cycle/cnt_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.550 r  pdu_1cycle/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.550    pdu_1cycle/cnt_reg[16]_i_1_n_5
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.577    14.999    pdu_1cycle/CLK
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[18]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.062    15.285    pdu_1cycle/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 1.695ns (75.573%)  route 0.548ns (24.427%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.689     5.291    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.286    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    pdu_1cycle/cnt_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.534 r  pdu_1cycle/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.534    pdu_1cycle/cnt_reg[16]_i_1_n_7
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.577    14.999    pdu_1cycle/CLK
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[16]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.062    15.285    pdu_1cycle/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.692ns (75.540%)  route 0.548ns (24.460%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.689     5.291    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.286    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.531 r  pdu_1cycle/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.531    pdu_1cycle/cnt_reg[12]_i_1_n_6
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.575    14.997    pdu_1cycle/CLK
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[13]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X0Y127         FDCE (Setup_fdce_C_D)        0.062    15.283    pdu_1cycle/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 1.671ns (75.309%)  route 0.548ns (24.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.689     5.291    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.286    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.510 r  pdu_1cycle/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.510    pdu_1cycle/cnt_reg[12]_i_1_n_4
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.575    14.997    pdu_1cycle/CLK
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[15]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X0Y127         FDCE (Setup_fdce_C_D)        0.062    15.283    pdu_1cycle/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 pdu_1cycle/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.704ns (32.410%)  route 1.468ns (67.590%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.709     5.311    pdu_1cycle/CLK
    SLICE_X3Y106         FDRE                                         r  pdu_1cycle/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  pdu_1cycle/step_r_reg/Q
                         net (fo=4, routed)           0.803     6.570    pdu_1cycle/step_r
    SLICE_X5Y106         LUT3 (Prop_lut3_I2_O)        0.124     6.694 r  pdu_1cycle/check_r[1]_i_2/O
                         net (fo=1, routed)           0.665     7.359    pdu_1cycle/check_r[1]_i_2_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.483 r  pdu_1cycle/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.483    pdu_1cycle/check_r[1]_i_1_n_0
    SLICE_X5Y106         FDCE                                         r  pdu_1cycle/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.587    15.009    pdu_1cycle/CLK
    SLICE_X5Y106         FDCE                                         r  pdu_1cycle/check_r_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.031    15.264    pdu_1cycle/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 1.597ns (74.457%)  route 0.548ns (25.543%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.689     5.291    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.286    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.436 r  pdu_1cycle/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.436    pdu_1cycle/cnt_reg[12]_i_1_n_5
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.575    14.997    pdu_1cycle/CLK
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[14]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X0Y127         FDCE (Setup_fdce_C_D)        0.062    15.283    pdu_1cycle/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 1.581ns (74.265%)  route 0.548ns (25.735%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.689     5.291    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.286    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.420 r  pdu_1cycle/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.420    pdu_1cycle/cnt_reg[12]_i_1_n_7
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.575    14.997    pdu_1cycle/CLK
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[12]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X0Y127         FDCE (Setup_fdce_C_D)        0.062    15.283    pdu_1cycle/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 1.578ns (74.229%)  route 0.548ns (25.771%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.689     5.291    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.286    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  pdu_1cycle/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.417    pdu_1cycle/cnt_reg[8]_i_1_n_6
    SLICE_X0Y126         FDCE                                         r  pdu_1cycle/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.574    14.996    pdu_1cycle/CLK
    SLICE_X0Y126         FDCE                                         r  pdu_1cycle/cnt_reg[9]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.062    15.282    pdu_1cycle/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                  7.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pdu_1cycle/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.597     1.516    pdu_1cycle/CLK
    SLICE_X5Y105         FDRE                                         r  pdu_1cycle/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  pdu_1cycle/valid_2r_reg/Q
                         net (fo=2, routed)           0.114     1.772    pdu_1cycle/valid_2r
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  pdu_1cycle/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    pdu_1cycle/check_r[1]_i_1_n_0
    SLICE_X5Y106         FDCE                                         r  pdu_1cycle/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.867     2.033    pdu_1cycle/CLK
    SLICE_X5Y106         FDCE                                         r  pdu_1cycle/check_r_reg[1]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092     1.624    pdu_1cycle/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pdu_1cycle/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.215%)  route 0.147ns (43.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.597     1.516    pdu_1cycle/CLK
    SLICE_X5Y105         FDRE                                         r  pdu_1cycle/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  pdu_1cycle/step_2r_reg/Q
                         net (fo=3, routed)           0.147     1.805    pdu_1cycle/step_2r
    SLICE_X5Y106         LUT4 (Prop_lut4_I2_O)        0.048     1.853 r  pdu_1cycle/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     1.853    pdu_1cycle/clk_cpu_r_i_1_n_0
    SLICE_X5Y106         FDCE                                         r  pdu_1cycle/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.867     2.033    pdu_1cycle/CLK
    SLICE_X5Y106         FDCE                                         r  pdu_1cycle/clk_cpu_r_reg/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.105     1.637    pdu_1cycle/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pdu_1cycle/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/step_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.881%)  route 0.188ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.598     1.517    pdu_1cycle/CLK
    SLICE_X3Y106         FDRE                                         r  pdu_1cycle/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  pdu_1cycle/step_r_reg/Q
                         net (fo=4, routed)           0.188     1.846    pdu_1cycle/step_r
    SLICE_X5Y105         FDRE                                         r  pdu_1cycle/step_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.867     2.033    pdu_1cycle/CLK
    SLICE_X5Y105         FDRE                                         r  pdu_1cycle/step_2r_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.070     1.623    pdu_1cycle/step_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.586     1.505    pdu_1cycle/CLK
    SLICE_X0Y126         FDCE                                         r  pdu_1cycle/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  pdu_1cycle/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.768    pdu_1cycle/cnt_reg_n_0_[10]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  pdu_1cycle/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    pdu_1cycle/cnt_reg[8]_i_1_n_5
    SLICE_X0Y126         FDCE                                         r  pdu_1cycle/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.021    pdu_1cycle/CLK
    SLICE_X0Y126         FDCE                                         r  pdu_1cycle/cnt_reg[10]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.105     1.610    pdu_1cycle/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.504    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  pdu_1cycle/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.767    pdu_1cycle/cnt_reg_n_0_[2]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  pdu_1cycle/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    pdu_1cycle/cnt_reg[0]_i_1_n_5
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.020    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[2]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.105     1.609    pdu_1cycle/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.504    pdu_1cycle/CLK
    SLICE_X0Y125         FDCE                                         r  pdu_1cycle/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  pdu_1cycle/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.767    pdu_1cycle/cnt_reg_n_0_[6]
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  pdu_1cycle/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    pdu_1cycle/cnt_reg[4]_i_1_n_5
    SLICE_X0Y125         FDCE                                         r  pdu_1cycle/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.020    pdu_1cycle/CLK
    SLICE_X0Y125         FDCE                                         r  pdu_1cycle/cnt_reg[6]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X0Y125         FDCE (Hold_fdce_C_D)         0.105     1.609    pdu_1cycle/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.507    pdu_1cycle/CLK
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  pdu_1cycle/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.770    pdu_1cycle/cnt_reg_n_0_[14]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  pdu_1cycle/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    pdu_1cycle/cnt_reg[12]_i_1_n_5
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.023    pdu_1cycle/CLK
    SLICE_X0Y127         FDCE                                         r  pdu_1cycle/cnt_reg[14]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X0Y127         FDCE (Hold_fdce_C_D)         0.105     1.612    pdu_1cycle/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pdu_1cycle/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.057%)  route 0.218ns (53.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.598     1.517    pdu_1cycle/CLK
    SLICE_X3Y106         FDRE                                         r  pdu_1cycle/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  pdu_1cycle/step_r_reg/Q
                         net (fo=4, routed)           0.218     1.876    pdu_1cycle/step_r
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.045     1.921 r  pdu_1cycle/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    pdu_1cycle/check_r[0]_i_1_n_0
    SLICE_X5Y106         FDCE                                         r  pdu_1cycle/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.867     2.033    pdu_1cycle/CLK
    SLICE_X5Y106         FDCE                                         r  pdu_1cycle/check_r_reg[0]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092     1.645    pdu_1cycle/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.252ns (62.997%)  route 0.148ns (37.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.507    pdu_1cycle/CLK
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  pdu_1cycle/cnt_reg[18]/Q
                         net (fo=6, routed)           0.148     1.796    pdu_1cycle/an_OBUF[1]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  pdu_1cycle/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    pdu_1cycle/cnt_reg[16]_i_1_n_5
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     2.024    pdu_1cycle/CLK
    SLICE_X0Y128         FDCE                                         r  pdu_1cycle/cnt_reg[18]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y128         FDCE (Hold_fdce_C_D)         0.105     1.612    pdu_1cycle/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.504    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  pdu_1cycle/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.767    pdu_1cycle/cnt_reg_n_0_[2]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.911 r  pdu_1cycle/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    pdu_1cycle/cnt_reg[0]_i_1_n_4
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.020    pdu_1cycle/CLK
    SLICE_X0Y124         FDCE                                         r  pdu_1cycle/cnt_reg[3]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.105     1.609    pdu_1cycle/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y106    pdu_1cycle/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y106    pdu_1cycle/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y106    pdu_1cycle/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y124    pdu_1cycle/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126    pdu_1cycle/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126    pdu_1cycle/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127    pdu_1cycle/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127    pdu_1cycle/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127    pdu_1cycle/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124    pdu_1cycle/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124    pdu_1cycle/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126    pdu_1cycle/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126    pdu_1cycle/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    pdu_1cycle/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124    pdu_1cycle/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124    pdu_1cycle/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126    pdu_1cycle/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126    pdu_1cycle/cnt_reg[10]/C



