set_global_assignment -name FAMILY "Cyclone 10 GX"
set_global_assignment -name TOP_LEVEL_ENTITY sfp_test_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.4.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:30:14  MAY 15, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "21.4.0 Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE 10CX220YF780E5G
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "QuestaSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name IO_STANDARD LVDS -to clk_125_lvds_tse -entity sfp_test_top
set_location_assignment PIN_N24 -to clk_125_lvds_tse
set_location_assignment PIN_N23 -to "clk_125_lvds_tse(n)"
set_location_assignment PIN_F26 -to sgmii_rx_1
set_location_assignment PIN_G28 -to sgmii_tx_1
set_location_assignment PIN_H26 -to sgmii_rx_2
set_location_assignment PIN_J28 -to sgmii_tx_2
set_location_assignment PIN_J23 -to clk_50
set_location_assignment PIN_AC12 -to rst_n
set_location_assignment PIN_AF6 -to sfp_rlos_led
set_location_assignment PIN_AE6 -to sfp_prsn_led
set_location_assignment PIN_AC6 -to sfp_txflt_led
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to sgmii_tx_1 -entity sfp_test_top
set_location_assignment PIN_G27 -to "sgmii_tx_1(n)"
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to sgmii_rx_1 -entity sfp_test_top
set_location_assignment PIN_AC7 -to blink_led
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE output_files/stp.stp
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to sgmii_rx_2 -entity sfp_test_top
set_global_assignment -name POWER_USE_DEVICE_CHARACTERISTICS TYPICAL
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 0.9V
set_global_assignment -name VCCBAT_USER_VOLTAGE 1.8V
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2012
set_instance_assignment -name PARTITION_COLOUR 4290999807 -to sfp_test_top -entity sfp_test_top
set_instance_assignment -name PARTITION_COLOUR 4294938189 -to auto_fab_0 -entity sfp_test_top
set_location_assignment PIN_H21 -to i2c_scl_2
set_location_assignment PIN_H20 -to i2c_sda_2
set_location_assignment PIN_E21 -to i2c_scl_1
set_location_assignment PIN_D22 -to i2c_sda_1
set_global_assignment -name SYSTEMVERILOG_FILE modules/expander_gpio/expander_top.sv
set_global_assignment -name SDC_FILE sfp_test.sdc
set_global_assignment -name SYSTEMVERILOG_FILE modules/expander_gpio/i2c_master.sv
set_global_assignment -name SYSTEMVERILOG_FILE modules/expander_gpio/i2c_expander_mm.sv
set_global_assignment -name SYSTEMVERILOG_FILE modules/expander_gpio/i2c_expander_ctrl.sv
set_global_assignment -name SYSTEMVERILOG_FILE modules/expander_gpio/i2c_expander.sv
set_global_assignment -name SYSTEMVERILOG_FILE modules/expander_gpio/generator.sv
set_global_assignment -name SYSTEMVERILOG_FILE modules/expander_gpio/control_i2c_master.sv
set_global_assignment -name SYSTEMVERILOG_FILE modules/phyip_reset.sv
set_global_assignment -name SYSTEMVERILOG_FILE sfp_test_top.sv
set_global_assignment -name QSYS_FILE system_design.qsys
set_global_assignment -name IP_FILE ip/system_design/tse.ip
set_global_assignment -name IP_FILE ip/system_design/send_packet_1.ip
set_global_assignment -name IP_FILE ip/system_design/pll.ip
set_global_assignment -name IP_FILE ip/system_design/reset_mod.ip
set_global_assignment -name IP_FILE ip/system_design/init_mac.ip
set_global_assignment -name IP_FILE ip/system_design/clock_50_out.ip
set_global_assignment -name IP_FILE ip/system_design/reset_main.ip
set_global_assignment -name IP_FILE ip/system_design/receive_packet_1.ip
set_global_assignment -name IP_FILE ip/system_design/receive_packet_0.ip
set_global_assignment -name IP_FILE ip/system_design/mem_3.ip
set_global_assignment -name IP_FILE ip/system_design/mem_rcv_0.ip
set_global_assignment -name IP_FILE ip/system_design/xcvr_pll.ip
set_global_assignment -name SIGNALTAP_FILE output_files/stp.stp
set_global_assignment -name IP_FILE ip/system_design/mem_4.ip
set_global_assignment -name IP_FILE ip/system_design/mem_5.ip
