/*------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Copyright (c) 2016, Loongson Technology Corporation Limited.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this 
list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, 
this list of conditions and the following disclaimer in the documentation and/or
other materials provided with the distribution.

3. Neither the name of Loongson Technology Corporation Limited nor the names of 
its contributors may be used to endorse or promote products derived from this 
software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
DISCLAIMED. IN NO EVENT SHALL LOONGSON TECHNOLOGY CORPORATION LIMITED BE LIABLE
TO ANY PARTY FOR DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE 
GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 
HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 
LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
--------------------------------------------------------------------------------
------------------------------------------------------------------------------*/

`include "config.h"

module soc_up_top(
    input         resetn, 
    input         clk,

    //------gpio----------------
    output [15:0] led,
    output [1 :0] led_rg0,
    output [1 :0] led_rg1,
    output [7 :0] num_csn,
    output [6 :0] num_a_g,
    input  [7 :0] switch, 
    // output [3 :0] btn_key_col,
    // input  [3 :0] btn_key_row,
    // input  [1 :0] btn_step,

    //------DDR3 interface------
    inout  [15:0] ddr2_dq,
    output [12:0] ddr2_addr,
    output [2 :0] ddr2_ba,
    output        ddr2_ras_n,
    output        ddr2_cas_n,
    output        ddr2_we_n,
    output        ddr2_odt,
    output        ddr2_cke,
    output [1:0]  ddr2_dm,
    inout  [1:0]  ddr2_dqs_p,
    inout  [1:0]  ddr2_dqs_n,
    output        ddr2_ck_p,
    output        ddr2_ck_n,

    //------uart-------
    inout         UART_RX,
    inout         UART_TX,

    //------spi flash-------
    output        SPI_CS,
    inout         SPI_MISO,
    inout         SPI_MOSI,

    //-----ethernet-------
    //CLK, RST
    output wire ETH_CLK,   //50MHz
    output wire ETH_RST_N,

    //MDIO
    inout wire ETH_MDIO,
    output wire ETH_MDC,

    //RMII_PHY
    input wire ETH_CRS_DV,
    input wire [1:0] ETH_RXD,
    input wire ETH_RXERR,
    output wire [1:0] ETH_TXD,
    output wire ETH_TXEN
);


wire        cpu_clk;
wire        sys_clk;
wire        ddr_clk;
wire        mac_ref_clk;
reg         cpu_resetn;
wire         sys_resetn;
wire         ddr_resetn;
reg interconnect_aresetn;
clk_pll  clk_pll_33
 (
  .clk_in1(clk    ),  //100MHz
  .cpu_clk(cpu_clk),  //33MHz
  .sys_clk(sys_clk),   //33MHz
  .clk_out3(mac_ref_clk) //50MHz
 );

wire [`LID         -1 :0] cpu_awid;
wire [`Lawaddr     -1 :0] cpu_awaddr;
wire [`Lawlen      -1 :0] cpu_awlen;
wire [`Lawsize     -1 :0] cpu_awsize;
wire [`Lawburst    -1 :0] cpu_awburst;
wire [`Lawlock     -1 :0] cpu_awlock;
wire [`Lawcache    -1 :0] cpu_awcache;
wire [`Lawprot     -1 :0] cpu_awprot;
wire                      cpu_awvalid;
wire                      cpu_awready;
wire [`LID         -1 :0] cpu_wid;
wire [`Lwdata      -1 :0] cpu_wdata;
wire [`Lwstrb      -1 :0] cpu_wstrb;
wire                      cpu_wlast;
wire                      cpu_wvalid;
wire                      cpu_wready;
wire [`LID         -1 :0] cpu_bid;
wire [`Lbresp      -1 :0] cpu_bresp;
wire                      cpu_bvalid;
wire                      cpu_bready;
wire [`LID         -1 :0] cpu_arid;
wire [`Laraddr     -1 :0] cpu_araddr;
wire [`Larlen      -1 :0] cpu_arlen;
wire [`Larsize     -1 :0] cpu_arsize;
wire [`Larburst    -1 :0] cpu_arburst;
wire [`Larlock     -1 :0] cpu_arlock;
wire [`Larcache    -1 :0] cpu_arcache;
wire [`Larprot     -1 :0] cpu_arprot;
wire                      cpu_arvalid;
wire                      cpu_arready;
wire [`LID         -1 :0] cpu_rid;
wire [`Lrdata      -1 :0] cpu_rdata;
wire [`Lrresp      -1 :0] cpu_rresp;
wire                      cpu_rlast;
wire                      cpu_rvalid;
wire                      cpu_rready;

wire [`LID         -1 :0] cpu_sync_awid;
wire [`Lawaddr     -1 :0] cpu_sync_awaddr;
wire [`Lawlen      -1 :0] cpu_sync_awlen;
wire [`Lawsize     -1 :0] cpu_sync_awsize;
wire [`Lawburst    -1 :0] cpu_sync_awburst;
wire [`Lawlock     -1 :0] cpu_sync_awlock;
wire [`Lawcache    -1 :0] cpu_sync_awcache;
wire [`Lawprot     -1 :0] cpu_sync_awprot;
wire                      cpu_sync_awvalid;
wire                      cpu_sync_awready;
wire [`LID         -1 :0] cpu_sync_wid;
wire [`Lwdata      -1 :0] cpu_sync_wdata;
wire [`Lwstrb      -1 :0] cpu_sync_wstrb;
wire                      cpu_sync_wlast;
wire                      cpu_sync_wvalid;
wire                      cpu_sync_wready;
wire [`LID         -1 :0] cpu_sync_bid;
wire [`Lbresp      -1 :0] cpu_sync_bresp;
wire                      cpu_sync_bvalid;
wire                      cpu_sync_bready;
wire [`LID         -1 :0] cpu_sync_arid;
wire [`Laraddr     -1 :0] cpu_sync_araddr;
wire [`Larlen      -1 :0] cpu_sync_arlen;
wire [`Larsize     -1 :0] cpu_sync_arsize;
wire [`Larburst    -1 :0] cpu_sync_arburst;
wire [`Larlock     -1 :0] cpu_sync_arlock;
wire [`Larcache    -1 :0] cpu_sync_arcache;
wire [`Larprot     -1 :0] cpu_sync_arprot;
wire                      cpu_sync_arvalid;
wire                      cpu_sync_arready;
wire [`LID         -1 :0] cpu_sync_rid;
wire [`Lrdata      -1 :0] cpu_sync_rdata;
wire [`Lrresp      -1 :0] cpu_sync_rresp;
wire                      cpu_sync_rlast;
wire                      cpu_sync_rvalid;
wire                      cpu_sync_rready;


wire [`LID         -1 :0] spi_s_awid;
wire [`Lawaddr     -1 :0] spi_s_awaddr;
wire [`Lawlen      -1 :0] spi_s_awlen;
wire [`Lawsize     -1 :0] spi_s_awsize;
wire [`Lawburst    -1 :0] spi_s_awburst;
wire [`Lawlock     -1 :0] spi_s_awlock;
wire [`Lawcache    -1 :0] spi_s_awcache;
wire [`Lawprot     -1 :0] spi_s_awprot;
wire                      spi_s_awvalid;
wire                      spi_s_awready;
wire [`LID         -1 :0] spi_s_wid;
wire [`Lwdata      -1 :0] spi_s_wdata;
wire [`Lwstrb      -1 :0] spi_s_wstrb;
wire                      spi_s_wlast;
wire                      spi_s_wvalid;
wire                      spi_s_wready;
wire [`LID         -1 :0] spi_s_bid;
wire [`Lbresp      -1 :0] spi_s_bresp;
wire                      spi_s_bvalid;
wire                      spi_s_bready;
wire [`LID         -1 :0] spi_s_arid;
wire [`Laraddr     -1 :0] spi_s_araddr;
wire [`Larlen      -1 :0] spi_s_arlen;
wire [`Larsize     -1 :0] spi_s_arsize;
wire [`Larburst    -1 :0] spi_s_arburst;
wire [`Larlock     -1 :0] spi_s_arlock;
wire [`Larcache    -1 :0] spi_s_arcache;
wire [`Larprot     -1 :0] spi_s_arprot;
wire                      spi_s_arvalid;
wire                      spi_s_arready;
wire [`LID         -1 :0] spi_s_rid;
wire [`Lrdata      -1 :0] spi_s_rdata;
wire [`Lrresp      -1 :0] spi_s_rresp;
wire                      spi_s_rlast;
wire                      spi_s_rvalid;
wire                      spi_s_rready;

wire [`LID         -1 :0] conf_s_awid;
wire [`Lawaddr     -1 :0] conf_s_awaddr;
wire [`Lawlen      -1 :0] conf_s_awlen;
wire [`Lawsize     -1 :0] conf_s_awsize;
wire [`Lawburst    -1 :0] conf_s_awburst;
wire [`Lawlock     -1 :0] conf_s_awlock;
wire [`Lawcache    -1 :0] conf_s_awcache;
wire [`Lawprot     -1 :0] conf_s_awprot;
wire                      conf_s_awvalid;
wire                      conf_s_awready;
wire [`LID         -1 :0] conf_s_wid;
wire [`Lwdata      -1 :0] conf_s_wdata;
wire [`Lwstrb      -1 :0] conf_s_wstrb;
wire                      conf_s_wlast;
wire                      conf_s_wvalid;
wire                      conf_s_wready;
wire [`LID         -1 :0] conf_s_bid;
wire [`Lbresp      -1 :0] conf_s_bresp;
wire                      conf_s_bvalid;
wire                      conf_s_bready;
wire [`LID         -1 :0] conf_s_arid;
wire [`Laraddr     -1 :0] conf_s_araddr;
wire [`Larlen      -1 :0] conf_s_arlen;
wire [`Larsize     -1 :0] conf_s_arsize;
wire [`Larburst    -1 :0] conf_s_arburst;
wire [`Larlock     -1 :0] conf_s_arlock;
wire [`Larcache    -1 :0] conf_s_arcache;
wire [`Larprot     -1 :0] conf_s_arprot;
wire                      conf_s_arvalid;
wire                      conf_s_arready;
wire [`LID         -1 :0] conf_s_rid;
wire [`Lrdata      -1 :0] conf_s_rdata;
wire [`Lrresp      -1 :0] conf_s_rresp;
wire                      conf_s_rlast;
wire                      conf_s_rvalid;
wire                      conf_s_rready;

wire [`LID         -1 :0] mac_s_awid;
wire [`Lawaddr     -1 :0] mac_s_awaddr;
wire [`Lawlen      -1 :0] mac_s_awlen;
wire [`Lawsize     -1 :0] mac_s_awsize;
wire [`Lawburst    -1 :0] mac_s_awburst;
wire [`Lawlock     -1 :0] mac_s_awlock;
wire [`Lawcache    -1 :0] mac_s_awcache;
wire [`Lawprot     -1 :0] mac_s_awprot;
wire                      mac_s_awvalid;
wire                      mac_s_awready;
wire [`LID         -1 :0] mac_s_wid;
wire [`Lwdata      -1 :0] mac_s_wdata;
wire [`Lwstrb      -1 :0] mac_s_wstrb;
wire                      mac_s_wlast;
wire                      mac_s_wvalid;
wire                      mac_s_wready;
wire [`LID         -1 :0] mac_s_bid;
wire [`Lbresp      -1 :0] mac_s_bresp;
wire                      mac_s_bvalid;
wire                      mac_s_bready;
wire [`LID         -1 :0] mac_s_arid;
wire [`Laraddr     -1 :0] mac_s_araddr;
wire [`Larlen      -1 :0] mac_s_arlen;
wire [`Larsize     -1 :0] mac_s_arsize;
wire [`Larburst    -1 :0] mac_s_arburst;
wire [`Larlock     -1 :0] mac_s_arlock;
wire [`Larcache    -1 :0] mac_s_arcache;
wire [`Larprot     -1 :0] mac_s_arprot;
wire                      mac_s_arvalid;
wire                      mac_s_arready;
wire [`LID         -1 :0] mac_s_rid;
wire [`Lrdata      -1 :0] mac_s_rdata;
wire [`Lrresp      -1 :0] mac_s_rresp;
wire                      mac_s_rlast;
wire                      mac_s_rvalid;
wire                      mac_s_rready;

wire [`LID         -1 :0] mac_m_awid;
wire [`Lawaddr     -1 :0] mac_m_awaddr;
wire [`Lawlen      -1 :0] mac_m_awlen;
wire [`Lawsize     -1 :0] mac_m_awsize;
wire [`Lawburst    -1 :0] mac_m_awburst;
wire [`Lawlock     -1 :0] mac_m_awlock;
wire [`Lawcache    -1 :0] mac_m_awcache;
wire [`Lawprot     -1 :0] mac_m_awprot;
wire                      mac_m_awvalid;
wire                      mac_m_awready;
wire [`LID         -1 :0] mac_m_wid;
wire [`Lwdata      -1 :0] mac_m_wdata;
wire [`Lwstrb      -1 :0] mac_m_wstrb;
wire                      mac_m_wlast;
wire                      mac_m_wvalid;
wire                      mac_m_wready;
wire [`LID         -1 :0] mac_m_bid;
wire [`Lbresp      -1 :0] mac_m_bresp;
wire                      mac_m_bvalid;
wire                      mac_m_bready;
wire [`LID         -1 :0] mac_m_arid;
wire [`Laraddr     -1 :0] mac_m_araddr;
wire [`Larlen      -1 :0] mac_m_arlen;
wire [`Larsize     -1 :0] mac_m_arsize;
wire [`Larburst    -1 :0] mac_m_arburst;
wire [`Larlock     -1 :0] mac_m_arlock;
wire [`Larcache    -1 :0] mac_m_arcache;
wire [`Larprot     -1 :0] mac_m_arprot;
wire                      mac_m_arvalid;
wire                      mac_m_arready;
wire [`LID         -1 :0] mac_m_rid;
wire [`Lrdata      -1 :0] mac_m_rdata;
wire [`Lrresp      -1 :0] mac_m_rresp;
wire                      mac_m_rlast;
wire                      mac_m_rvalid;
wire                      mac_m_rready;

wire [`LID         -1 :0] s0_awid;
wire [`Lawaddr     -1 :0] s0_awaddr;
wire [`Lawlen      -1 :0] s0_awlen;
wire [`Lawsize     -1 :0] s0_awsize;
wire [`Lawburst    -1 :0] s0_awburst;
wire [`Lawlock     -1 :0] s0_awlock;
wire [`Lawcache    -1 :0] s0_awcache;
wire [`Lawprot     -1 :0] s0_awprot;
wire                      s0_awvalid;
wire                      s0_awready;
wire [`LID         -1 :0] s0_wid;
wire [`Lwdata      -1 :0] s0_wdata;
wire [`Lwstrb      -1 :0] s0_wstrb;
wire                      s0_wlast;
wire                      s0_wvalid;
wire                      s0_wready;
wire [`LID         -1 :0] s0_bid   ;
wire [`Lbresp      -1 :0] s0_bresp ;
wire                      s0_bvalid;
wire                      s0_bready;
wire [`LID         -1 :0] s0_arid;
wire [`Laraddr     -1 :0] s0_araddr;
wire [`Larlen      -1 :0] s0_arlen;
wire [`Larsize     -1 :0] s0_arsize;
wire [`Larburst    -1 :0] s0_arburst;
wire [`Larlock     -1 :0] s0_arlock;
wire [`Larcache    -1 :0] s0_arcache;
wire [`Larprot     -1 :0] s0_arprot;
wire                      s0_arvalid;
wire                      s0_arready;
wire [`LID         -1 :0] s0_rid    ;
wire [`Lrdata      -1 :0] s0_rdata  ;
wire [`Lrresp      -1 :0] s0_rresp  ;
wire                      s0_rlast  ;
wire                      s0_rvalid ;
wire                      s0_rready;

wire [8            -1 :0] mig_awid    ;
wire [`Lawaddr     -1 :0] mig_awaddr  ;
wire [8            -1 :0] mig_awlen   ;
wire [`Lawsize     -1 :0] mig_awsize  ;
wire [`Lawburst    -1 :0] mig_awburst ;
wire [`Lawlock     -1 :0] mig_awlock  ;
wire [`Lawcache    -1 :0] mig_awcache ;
wire [`Lawprot     -1 :0] mig_awprot  ;
wire                      mig_awvalid ;
wire                      mig_awready ;
wire [8            -1 :0] mig_wid     ;
wire [`Lwdata      -1 :0] mig_wdata   ;
wire [`Lwstrb      -1 :0] mig_wstrb   ;
wire                      mig_wlast   ;
wire                      mig_wvalid  ;
wire                      mig_wready  ;
wire [8            -1 :0] mig_bid     ;
wire [`Lbresp      -1 :0] mig_bresp   ;
wire                      mig_bvalid  ;
wire                      mig_bready  ;
wire [8            -1 :0] mig_arid    ;
wire [`Laraddr     -1 :0] mig_araddr  ;
wire [8            -1 :0] mig_arlen   ;
wire [`Larsize     -1 :0] mig_arsize  ;
wire [`Larburst    -1 :0] mig_arburst ;
wire [`Larlock     -1 :0] mig_arlock  ;
wire [`Larcache    -1 :0] mig_arcache ;
wire [`Larprot     -1 :0] mig_arprot  ;
wire                      mig_arvalid ;
wire                      mig_arready ;
wire [8            -1 :0] mig_rid     ;
wire [`Lrdata      -1 :0] mig_rdata   ;
wire [`Lrresp      -1 :0] mig_rresp   ;
wire                      mig_rlast   ;
wire                      mig_rvalid  ;
wire                      mig_rready  ;

wire [`LID         -1 :0] apb_s_awid;
wire [`Lawaddr     -1 :0] apb_s_awaddr;
wire [`Lawlen      -1 :0] apb_s_awlen;
wire [`Lawsize     -1 :0] apb_s_awsize;
wire [`Lawburst    -1 :0] apb_s_awburst;
wire [`Lawlock     -1 :0] apb_s_awlock;
wire [`Lawcache    -1 :0] apb_s_awcache;
wire [`Lawprot     -1 :0] apb_s_awprot;
wire                      apb_s_awvalid;
wire                      apb_s_awready;
wire [`LID         -1 :0] apb_s_wid;
wire [`Lwdata      -1 :0] apb_s_wdata;
wire [`Lwstrb      -1 :0] apb_s_wstrb;
wire                      apb_s_wlast;
wire                      apb_s_wvalid;
wire                      apb_s_wready;
wire [`LID         -1 :0] apb_s_bid;
wire [`Lbresp      -1 :0] apb_s_bresp;
wire                      apb_s_bvalid;
wire                      apb_s_bready;
wire [`LID         -1 :0] apb_s_arid;
wire [`Laraddr     -1 :0] apb_s_araddr;
wire [`Larlen      -1 :0] apb_s_arlen;
wire [`Larsize     -1 :0] apb_s_arsize;
wire [`Larburst    -1 :0] apb_s_arburst;
wire [`Larlock     -1 :0] apb_s_arlock;
wire [`Larcache    -1 :0] apb_s_arcache;
wire [`Larprot     -1 :0] apb_s_arprot;
wire                      apb_s_arvalid;
wire                      apb_s_arready;
wire [`LID         -1 :0] apb_s_rid;
wire [`Lrdata      -1 :0] apb_s_rdata;
wire [`Lrresp      -1 :0] apb_s_rresp;
wire                      apb_s_rlast;
wire                      apb_s_rvalid;
wire                      apb_s_rready;

//spi
wire [3:0]spi_csn_o ;
wire [3:0]spi_csn_en;
wire spi_sck_o ;
wire spi_sdo_i ;
wire spi_sdo_o ;
wire spi_sdo_en;
wire spi_sdi_i ;
wire spi_sdi_o ;
wire spi_sdi_en;
wire spi_inta_o;
assign     SPI_CLK = spi_sck_o;
assign     SPI_CS  = ~spi_csn_en[0] & spi_csn_o[0];
assign     SPI_MOSI = spi_sdo_en ? 1'bz : spi_sdo_o ;
assign     SPI_MISO = spi_sdi_en ? 1'bz : spi_sdi_o ;
assign     spi_sdo_i = SPI_MOSI;
assign     spi_sdi_i = SPI_MISO;

//--------------xilinx FPGA primitive------------------
STARTUPE2 #(
.PROG_USR("FALSE"), // Activate program event security feature. Requires encrypted bitstreams.
.SIM_CCLK_FREQ(0.0) // Set the Configuration Clock Frequency(ns) for simulation
)
STARTUPE2_inst
(
.CFGCLK(), // 1-bit output: Configuration main clock output
.CFGMCLK(), // 1-bit output: Configuration internal oscillator clock output
.EOS(), // 1-bit output: Active high output signal indicating the End Of Startup.
.PREQ(), // 1-bit output: PROGRAM request to fabric output
.CLK(0), // 1-bit input: User start-up clock input
.GSR(0), // 1-bit input: Global Set/Reset input (GSR cannot be used for the port name)
.GTS(0), // 1-bit input: Global 3-state input (GTS cannot be used for the port name)
.KEYCLEARB(0), // 1-bit input: Clear AES Decrypter Key input from Battery-Backed RAM (BBRAM)
.PACK(0), // 1-bit input: PROGRAM acknowledge input
.USRCCLKO(SPI_CLK), // 1-bit input: User CCLK input
.USRCCLKTS(0), // 1-bit input: User CCLK 3-state enable input
.USRDONEO(1), // 1-bit input: User DONE pin output control
.USRDONETS(1) // 1-bit input: User DONE 3-state enable outpu
);
//--------------xilinx FPGA primitive------------------

//uart
wire UART_CTS,   UART_RTS;
wire UART_DTR,   UART_DSR;
wire UART_RI,    UART_DCD;
assign UART_CTS = 1'b0;
assign UART_DSR = 1'b0;
assign UART_DCD = 1'b0;
wire uart0_int   ;
wire uart0_txd_o ;
wire uart0_txd_i ;
wire uart0_txd_oe;
wire uart0_rxd_o ;
wire uart0_rxd_i ;
wire uart0_rxd_oe;
wire uart0_rts_o ;
wire uart0_cts_i ;
wire uart0_dsr_i ;
wire uart0_dcd_i ;
wire uart0_dtr_o ;
wire uart0_ri_i  ;
assign     UART_RX     = uart0_rxd_oe ? 1'bz : uart0_rxd_o ;
assign     UART_TX     = uart0_txd_oe ? 1'bz : uart0_txd_o ;
assign     UART_RTS    = uart0_rts_o ;
assign     UART_DTR    = uart0_dtr_o ;
assign     uart0_txd_i = UART_TX;
assign     uart0_rxd_i = UART_RX;
assign     uart0_cts_i = UART_CTS;
assign     uart0_dcd_i = UART_DCD;
assign     uart0_dsr_i = UART_DSR;
assign     uart0_ri_i  = UART_RI ;

//interrupt
wire [5:0] int_out;
wire mac_int;
assign int_out = {1'b0, 1'b0, 1'b0, spi_inta_o, uart0_int, mac_int   };

// wire [31:0] sp, ra;

// assign sp = u_cpu.datapath.regfile0.rf[29];
// assign ra = u_cpu.datapath.regfile0.rf[31];

// wire EXL, IE, IM7, IM4, IP7, IP4;
// wire [4:0] ExcCode;
// assign IE = u_cpu.datapath.cp0.status_reg[0];
// assign EXL = u_cpu.datapath.cp0.status_reg[1];
// assign IM7 = u_cpu.datapath.cp0.status_reg[15];
// assign IM4 = u_cpu.datapath.cp0.status_reg[12];
// assign IP7 = u_cpu.datapath.cp0.cause_reg[15];
// assign IP4 = u_cpu.datapath.cp0.cause_reg[12];
// assign ExcCode = u_cpu.datapath.cp0.cause_reg[6:2];

// ila_0 u_ila (
//     .clk(cpu_clk), 

//     //PC, instr
//     .probe0(u_cpu.datapath.pcF),
//     .probe1(u_cpu.datapath.instrD),

//     .probe2(sp),
//     .probe3(ra),
//     .probe4(u_cpu.datapath.cp0.epc_reg),

//     //MEM
//     .probe5(cpu_araddr),
//     .probe6(cpu_awaddr),
    
//     //Exception
//     .probe7({ //24
//         IE, EXL, IM7, IM4, IP7, IP4, ExcCode,
//         cpu_arvalid, cpu_rvalid, cpu_awvalid, cpu_bvalid,
//         u_cpu.datapath.hazard0.i_cache_stall,
//         u_cpu.datapath.hazard0.d_cache_stall,
//         u_cpu.datapath.hazard0.stall_ltypeD,
//         u_cpu.datapath.hazard0.flush_exceptionM,
//         u_cpu.datapath.hazard0.flush_branch_likely_M,
//         u_cpu.datapath.hazard0.stall_ltypeD,
//         u_cpu.d_cache.state,
//         u_cpu.arbitrater0.ar_sel
//     })
    
// );


// cpu
godson_cpu_mid u_cpu(
    .interrupt_i    (~int_out[4:0]),   //low active
    .nmi       (1'b1),
    .coreclock (cpu_clk       ),
    .areset_n  (cpu_resetn    ),   //low active

    .arid      (cpu_arid      ),
    .araddr    (cpu_araddr    ),
    .arlen     (cpu_arlen     ),
    .arsize    (cpu_arsize    ),
    .arburst   (cpu_arburst   ),
    .arlock    (cpu_arlock    ),
    .arcache   (cpu_arcache   ),
    .arprot    (cpu_arprot    ),
    .arvalid   (cpu_arvalid   ),
    .arready   (cpu_arready   ),

    .rid       (cpu_rid       ),
    .rdata     (cpu_rdata     ),
    .rresp     (cpu_rresp     ),
    .rlast     (cpu_rlast     ),
    .rvalid    (cpu_rvalid    ),
    .rready    (cpu_rready    ),
               
    .awid      (cpu_awid      ),
    .awaddr    (cpu_awaddr    ),
    .awlen     (cpu_awlen     ),
    .awsize    (cpu_awsize    ),
    .awburst   (cpu_awburst   ),
    .awlock    (cpu_awlock    ),
    .awcache   (cpu_awcache   ),
    .awprot    (cpu_awprot    ),
    .awvalid   (cpu_awvalid   ),
    .awready   (cpu_awready   ),
    
    .wid       (cpu_wid       ),
    .wdata     (cpu_wdata     ),
    .wstrb     (cpu_wstrb     ),
    .wlast     (cpu_wlast     ),
    .wvalid    (cpu_wvalid    ),
    .wready    (cpu_wready    ),
    
    .bid       (cpu_bid       ),
    .bresp     (cpu_bresp     ),
    .bvalid    (cpu_bvalid    ),
    .bready    (cpu_bready    ),

    .EJTAG_TCK         (1'b0        ),
    .EJTAG_TDI         (1'b0        ),
    .EJTAG_TMS         (1'b0        ),
    .EJTAG_TRST        (1'b0        ),
    .EJTAG_TDO         (            ),
    .prrst_to_core     (            ),

    .testmode          (1'b0        )
);
//clock sync: from cpu_clk to sys_clk
axi_clock_converter  u_axi_clock_sync(
  .s_axi_aclk    (cpu_clk          ),
  .s_axi_aresetn (cpu_resetn       ),
  .s_axi_awid    (cpu_awid         ),
  .s_axi_awaddr  (cpu_awaddr       ),
  .s_axi_awlen   (cpu_awlen        ),
  .s_axi_awsize  (cpu_awsize       ),
  .s_axi_awburst (cpu_awburst      ),
  .s_axi_awlock  (cpu_awlock       ),
  .s_axi_awcache (cpu_awcache      ),
  .s_axi_awprot  (cpu_awprot       ),
  .s_axi_awqos   (4'd0             ),
  .s_axi_awvalid (cpu_awvalid      ),
  .s_axi_awready (cpu_awready      ),
  .s_axi_wid     (cpu_wid          ),
  .s_axi_wdata   (cpu_wdata        ),
  .s_axi_wstrb   (cpu_wstrb        ),
  .s_axi_wlast   (cpu_wlast        ),
  .s_axi_wvalid  (cpu_wvalid       ),
  .s_axi_wready  (cpu_wready       ),
  .s_axi_bid     (cpu_bid          ),
  .s_axi_bresp   (cpu_bresp        ),
  .s_axi_bvalid  (cpu_bvalid       ),
  .s_axi_bready  (cpu_bready       ),
  .s_axi_arid    (cpu_arid         ),
  .s_axi_araddr  (cpu_araddr       ),
  .s_axi_arlen   (cpu_arlen        ),
  .s_axi_arsize  (cpu_arsize       ),
  .s_axi_arburst (cpu_arburst      ),
  .s_axi_arlock  (cpu_arlock       ),
  .s_axi_arcache (cpu_arcache      ),
  .s_axi_arprot  (cpu_arprot       ),
  .s_axi_arqos   (4'd0             ),
  .s_axi_arvalid (cpu_arvalid      ),
  .s_axi_arready (cpu_arready      ),
  .s_axi_rid     (cpu_rid          ),
  .s_axi_rdata   (cpu_rdata        ),
  .s_axi_rresp   (cpu_rresp        ),
  .s_axi_rlast   (cpu_rlast        ),
  .s_axi_rvalid  (cpu_rvalid       ),
  .s_axi_rready  (cpu_rready       ),
  .m_axi_aclk    (sys_clk          ),
  .m_axi_aresetn (sys_resetn       ),
  .m_axi_awid    (cpu_sync_awid    ),
  .m_axi_awaddr  (cpu_sync_awaddr  ),
  .m_axi_awlen   (cpu_sync_awlen   ),
  .m_axi_awsize  (cpu_sync_awsize  ),
  .m_axi_awburst (cpu_sync_awburst ),
  .m_axi_awlock  (cpu_sync_awlock  ),
  .m_axi_awcache (cpu_sync_awcache ),
  .m_axi_awprot  (cpu_sync_awprot  ),
  .m_axi_awqos   (                 ),
  .m_axi_awvalid (cpu_sync_awvalid ),
  .m_axi_awready (cpu_sync_awready ),
  .m_axi_wid     (cpu_sync_wid     ),
  .m_axi_wdata   (cpu_sync_wdata   ),
  .m_axi_wstrb   (cpu_sync_wstrb   ),
  .m_axi_wlast   (cpu_sync_wlast   ),
  .m_axi_wvalid  (cpu_sync_wvalid  ),
  .m_axi_wready  (cpu_sync_wready  ),
  .m_axi_bid     (cpu_sync_bid     ),
  .m_axi_bresp   (cpu_sync_bresp   ),
  .m_axi_bvalid  (cpu_sync_bvalid  ),
  .m_axi_bready  (cpu_sync_bready  ),
  .m_axi_arid    (cpu_sync_arid    ),
  .m_axi_araddr  (cpu_sync_araddr  ),
  .m_axi_arlen   (cpu_sync_arlen   ), 
  .m_axi_arsize  (cpu_sync_arsize  ),
  .m_axi_arburst (cpu_sync_arburst ),
  .m_axi_arlock  (cpu_sync_arlock  ),
  .m_axi_arcache (cpu_sync_arcache ),
  .m_axi_arprot  (cpu_sync_arprot  ),
  .m_axi_arqos   (                 ),
  .m_axi_arvalid (cpu_sync_arvalid ),
  .m_axi_arready (cpu_sync_arready ),
  .m_axi_rid     (cpu_sync_rid     ),
  .m_axi_rdata   (cpu_sync_rdata   ),
  .m_axi_rresp   (cpu_sync_rresp   ),
  .m_axi_rlast   (cpu_sync_rlast   ),
  .m_axi_rvalid  (cpu_sync_rvalid  ),
  .m_axi_rready  (cpu_sync_rready  ) 
);

// AXI_MUX 
axi_slave_mux AXI_SLAVE_MUX
(
.axi_s_aclk        (sys_clk            ),
.axi_s_aresetn     (sys_resetn      ),
.spi_boot          (1'b1            ),  

.axi_s_awid        (cpu_sync_awid        ),
.axi_s_awaddr      (cpu_sync_awaddr      ),
.axi_s_awlen       (cpu_sync_awlen       ),
.axi_s_awsize      (cpu_sync_awsize      ),
.axi_s_awburst     (cpu_sync_awburst     ),
.axi_s_awlock      (cpu_sync_awlock      ),
.axi_s_awcache     (cpu_sync_awcache     ),
.axi_s_awprot      (cpu_sync_awprot      ),
.axi_s_awvalid     (cpu_sync_awvalid     ),
.axi_s_awready     (cpu_sync_awready     ),
.axi_s_wready      (cpu_sync_wready      ),
.axi_s_wid         (cpu_sync_wid         ),
.axi_s_wdata       (cpu_sync_wdata       ),
.axi_s_wstrb       (cpu_sync_wstrb       ),
.axi_s_wlast       (cpu_sync_wlast       ),
.axi_s_wvalid      (cpu_sync_wvalid      ),
.axi_s_bid         (cpu_sync_bid         ),
.axi_s_bresp       (cpu_sync_bresp       ),
.axi_s_bvalid      (cpu_sync_bvalid      ),
.axi_s_bready      (cpu_sync_bready      ),
.axi_s_arid        (cpu_sync_arid        ),
.axi_s_araddr      (cpu_sync_araddr      ),
.axi_s_arlen       (cpu_sync_arlen       ),
.axi_s_arsize      (cpu_sync_arsize      ),
.axi_s_arburst     (cpu_sync_arburst     ),
.axi_s_arlock      (cpu_sync_arlock      ),
.axi_s_arcache     (cpu_sync_arcache     ),
.axi_s_arprot      (cpu_sync_arprot      ),
.axi_s_arvalid     (cpu_sync_arvalid     ),
.axi_s_arready     (cpu_sync_arready     ),
.axi_s_rready      (cpu_sync_rready      ),
.axi_s_rid         (cpu_sync_rid         ),
.axi_s_rdata       (cpu_sync_rdata       ),
.axi_s_rresp       (cpu_sync_rresp       ),
.axi_s_rlast       (cpu_sync_rlast       ),
.axi_s_rvalid      (cpu_sync_rvalid      ),

.s0_awid           (s0_awid         ),      //for ddr
.s0_awaddr         (s0_awaddr       ),
.s0_awlen          (s0_awlen        ),
.s0_awsize         (s0_awsize       ),
.s0_awburst        (s0_awburst      ),
.s0_awlock         (s0_awlock       ),
.s0_awcache        (s0_awcache      ),
.s0_awprot         (s0_awprot       ),
.s0_awvalid        (s0_awvalid      ),
.s0_awready        (s0_awready      ),
.s0_wid            (s0_wid          ),
.s0_wdata          (s0_wdata        ),
.s0_wstrb          (s0_wstrb        ),
.s0_wlast          (s0_wlast        ),
.s0_wvalid         (s0_wvalid       ),
.s0_wready         (s0_wready       ),
.s0_bid            (s0_bid          ),
.s0_bresp          (s0_bresp        ),
.s0_bvalid         (s0_bvalid       ),
.s0_bready         (s0_bready       ),
.s0_arid           (s0_arid         ),
.s0_araddr         (s0_araddr       ),
.s0_arlen          (s0_arlen        ),
.s0_arsize         (s0_arsize       ),
.s0_arburst        (s0_arburst      ),
.s0_arlock         (s0_arlock       ),
.s0_arcache        (s0_arcache      ),
.s0_arprot         (s0_arprot       ),
.s0_arvalid        (s0_arvalid      ),
.s0_arready        (s0_arready      ),
.s0_rid            (s0_rid          ),
.s0_rdata          (s0_rdata        ),
.s0_rresp          (s0_rresp        ),
.s0_rlast          (s0_rlast        ),
.s0_rvalid         (s0_rvalid       ),
.s0_rready         (s0_rready       ),

.s1_awid           (spi_s_awid          ),
.s1_awaddr         (spi_s_awaddr        ),
.s1_awlen          (spi_s_awlen         ),
.s1_awsize         (spi_s_awsize        ),
.s1_awburst        (spi_s_awburst       ),
.s1_awlock         (spi_s_awlock        ),
.s1_awcache        (spi_s_awcache       ),
.s1_awprot         (spi_s_awprot        ),
.s1_awvalid        (spi_s_awvalid       ),
.s1_awready        (spi_s_awready       ),
.s1_wid            (spi_s_wid           ),
.s1_wdata          (spi_s_wdata         ),
.s1_wstrb          (spi_s_wstrb         ),
.s1_wlast          (spi_s_wlast         ),
.s1_wvalid         (spi_s_wvalid        ),
.s1_wready         (spi_s_wready        ),
.s1_bid            (spi_s_bid           ),
.s1_bresp          (spi_s_bresp         ),
.s1_bvalid         (spi_s_bvalid        ),
.s1_bready         (spi_s_bready        ),
.s1_arid           (spi_s_arid          ),
.s1_araddr         (spi_s_araddr        ),
.s1_arlen          (spi_s_arlen         ),
.s1_arsize         (spi_s_arsize        ),
.s1_arburst        (spi_s_arburst       ),
.s1_arlock         (spi_s_arlock        ),
.s1_arcache        (spi_s_arcache       ),
.s1_arprot         (spi_s_arprot        ),
.s1_arvalid        (spi_s_arvalid       ),
.s1_arready        (spi_s_arready       ),
.s1_rid            (spi_s_rid           ),
.s1_rdata          (spi_s_rdata         ),
.s1_rresp          (spi_s_rresp         ),
.s1_rlast          (spi_s_rlast         ),
.s1_rvalid         (spi_s_rvalid        ),
.s1_rready         (spi_s_rready        ),

.s2_awid           (apb_s_awid         ),
.s2_awaddr         (apb_s_awaddr       ),
.s2_awlen          (apb_s_awlen        ),
.s2_awsize         (apb_s_awsize       ),
.s2_awburst        (apb_s_awburst      ),
.s2_awlock         (apb_s_awlock       ),
.s2_awcache        (apb_s_awcache      ),
.s2_awprot         (apb_s_awprot       ),
.s2_awvalid        (apb_s_awvalid      ),
.s2_awready        (apb_s_awready      ),
.s2_wid            (apb_s_wid          ),
.s2_wdata          (apb_s_wdata        ),
.s2_wstrb          (apb_s_wstrb        ),
.s2_wlast          (apb_s_wlast        ),
.s2_wvalid         (apb_s_wvalid       ),
.s2_wready         (apb_s_wready       ),
.s2_bid            (apb_s_bid          ),
.s2_bresp          (apb_s_bresp        ),
.s2_bvalid         (apb_s_bvalid       ),
.s2_bready         (apb_s_bready       ),
.s2_arid           (apb_s_arid         ),
.s2_araddr         (apb_s_araddr       ),
.s2_arlen          (apb_s_arlen        ),
.s2_arsize         (apb_s_arsize       ),
.s2_arburst        (apb_s_arburst      ),
.s2_arlock         (apb_s_arlock       ),
.s2_arcache        (apb_s_arcache      ),
.s2_arprot         (apb_s_arprot       ),
.s2_arvalid        (apb_s_arvalid      ),
.s2_arready        (apb_s_arready      ),
.s2_rid            (apb_s_rid          ),
.s2_rdata          (apb_s_rdata        ),
.s2_rresp          (apb_s_rresp        ),
.s2_rlast          (apb_s_rlast        ),
.s2_rvalid         (apb_s_rvalid       ),
.s2_rready         (apb_s_rready       ),

.s3_awid           (conf_s_awid         ),
.s3_awaddr         (conf_s_awaddr       ),
.s3_awlen          (conf_s_awlen        ),
.s3_awsize         (conf_s_awsize       ),
.s3_awburst        (conf_s_awburst      ),
.s3_awlock         (conf_s_awlock       ),
.s3_awcache        (conf_s_awcache      ),
.s3_awprot         (conf_s_awprot       ),
.s3_awvalid        (conf_s_awvalid      ),
.s3_awready        (conf_s_awready      ),
.s3_wid            (conf_s_wid          ),
.s3_wdata          (conf_s_wdata        ),
.s3_wstrb          (conf_s_wstrb        ),
.s3_wlast          (conf_s_wlast        ),
.s3_wvalid         (conf_s_wvalid       ),
.s3_wready         (conf_s_wready       ),
.s3_bid            (conf_s_bid          ),
.s3_bresp          (conf_s_bresp        ),
.s3_bvalid         (conf_s_bvalid       ),
.s3_bready         (conf_s_bready       ),
.s3_arid           (conf_s_arid         ),
.s3_araddr         (conf_s_araddr       ),
.s3_arlen          (conf_s_arlen        ),
.s3_arsize         (conf_s_arsize       ),
.s3_arburst        (conf_s_arburst      ),
.s3_arlock         (conf_s_arlock       ),
.s3_arcache        (conf_s_arcache      ),
.s3_arprot         (conf_s_arprot       ),
.s3_arvalid        (conf_s_arvalid      ),
.s3_arready        (conf_s_arready      ),
.s3_rid            (conf_s_rid          ),
.s3_rdata          (conf_s_rdata        ),
.s3_rresp          (conf_s_rresp        ),
.s3_rlast          (conf_s_rlast        ),
.s3_rvalid         (conf_s_rvalid       ),
.s3_rready         (conf_s_rready       ),

.s4_awid           (mac_s_awid         ),
.s4_awaddr         (mac_s_awaddr       ),
.s4_awlen          (mac_s_awlen        ),
.s4_awsize         (mac_s_awsize       ),
.s4_awburst        (mac_s_awburst      ),
.s4_awlock         (mac_s_awlock       ),
.s4_awcache        (mac_s_awcache      ),
.s4_awprot         (mac_s_awprot       ),
.s4_awvalid        (mac_s_awvalid      ),
.s4_awready        (mac_s_awready      ),
.s4_wid            (mac_s_wid          ),
.s4_wdata          (mac_s_wdata        ),
.s4_wstrb          (mac_s_wstrb        ),
.s4_wlast          (mac_s_wlast        ),
.s4_wvalid         (mac_s_wvalid       ),
.s4_wready         (mac_s_wready       ),
.s4_bid            (mac_s_bid          ),
.s4_bresp          (mac_s_bresp        ),
.s4_bvalid         (mac_s_bvalid       ),
.s4_bready         (mac_s_bready       ),
.s4_arid           (mac_s_arid         ),
.s4_araddr         (mac_s_araddr       ),
.s4_arlen          (mac_s_arlen        ),
.s4_arsize         (mac_s_arsize       ),
.s4_arburst        (mac_s_arburst      ),
.s4_arlock         (mac_s_arlock       ),
.s4_arcache        (mac_s_arcache      ),
.s4_arprot         (mac_s_arprot       ),
.s4_arvalid        (mac_s_arvalid      ),
.s4_arready        (mac_s_arready      ),
.s4_rid            (mac_s_rid          ),
.s4_rdata          (mac_s_rdata        ),
.s4_rresp          (mac_s_rresp        ),
.s4_rlast          (mac_s_rlast        ),
.s4_rvalid         (mac_s_rvalid       ),
.s4_rready         (mac_s_rready       )
);

//SPI
spi_flash_ctrl SPI                    
(                                         
.aclk           (sys_clk           ),       
.aresetn        (sys_resetn        ),       
.spi_addr       (16'h1fe8          ),
.fast_startup   (1'b0              ),
.s_awid         (spi_s_awid        ),
.s_awaddr       (spi_s_awaddr      ),
.s_awlen        (spi_s_awlen       ),
.s_awsize       (spi_s_awsize      ),
.s_awburst      (spi_s_awburst     ),
.s_awlock       (spi_s_awlock      ),
.s_awcache      (spi_s_awcache     ),
.s_awprot       (spi_s_awprot      ),
.s_awvalid      (spi_s_awvalid     ),
.s_awready      (spi_s_awready     ),
.s_wready       (spi_s_wready      ),
.s_wid          (spi_s_wid         ),
.s_wdata        (spi_s_wdata       ),
.s_wstrb        (spi_s_wstrb       ),
.s_wlast        (spi_s_wlast       ),
.s_wvalid       (spi_s_wvalid      ),
.s_bid          (spi_s_bid         ),
.s_bresp        (spi_s_bresp       ),
.s_bvalid       (spi_s_bvalid      ),
.s_bready       (spi_s_bready      ),
.s_arid         (spi_s_arid        ),
.s_araddr       (spi_s_araddr      ),
.s_arlen        (spi_s_arlen       ),
.s_arsize       (spi_s_arsize      ),
.s_arburst      (spi_s_arburst     ),
.s_arlock       (spi_s_arlock      ),
.s_arcache      (spi_s_arcache     ),
.s_arprot       (spi_s_arprot      ),
.s_arvalid      (spi_s_arvalid     ),
.s_arready      (spi_s_arready     ),
.s_rready       (spi_s_rready      ),
.s_rid          (spi_s_rid         ),
.s_rdata        (spi_s_rdata       ),
.s_rresp        (spi_s_rresp       ),
.s_rlast        (spi_s_rlast       ),
.s_rvalid       (spi_s_rvalid      ),

.power_down_req (1'b0              ),
.power_down_ack (                  ),
.csn_o          (spi_csn_o         ),
.csn_en         (spi_csn_en        ), 
.sck_o          (spi_sck_o         ),
.sdo_i          (spi_sdo_i         ),
.sdo_o          (spi_sdo_o         ),
.sdo_en         (spi_sdo_en        ), // active low
.sdi_i          (spi_sdi_i         ),
.sdi_o          (spi_sdi_o         ),
.sdi_en         (spi_sdi_en        ),
.inta_o         (spi_inta_o        )
);

/*
//confreg
confreg CONFREG(
.aclk              (sys_clk            ),       
.timer_clk         (sys_clk            ),       
.aresetn           (sys_resetn         ),       
.awid              (conf_s_awid        ),
.awaddr            (conf_s_awaddr      ),
.awlen             (conf_s_awlen       ),
.awsize            (conf_s_awsize      ),
.awburst           (conf_s_awburst     ),
.awlock            (conf_s_awlock      ),
.awcache           (conf_s_awcache     ),
.awprot            (conf_s_awprot      ),
.awvalid           (conf_s_awvalid     ),
.awready           (conf_s_awready     ),
.wready            (conf_s_wready      ),
.wid               (conf_s_wid         ),
.wdata             (conf_s_wdata       ),
.wstrb             (conf_s_wstrb       ),
.wlast             (conf_s_wlast       ),
.wvalid            (conf_s_wvalid      ),
.bid               (conf_s_bid         ),
.bresp             (conf_s_bresp       ),
.bvalid            (conf_s_bvalid      ),
.bready            (conf_s_bready      ),
.arid              (conf_s_arid        ),
.araddr            (conf_s_araddr      ),
.arlen             (conf_s_arlen       ),
.arsize            (conf_s_arsize      ),
.arburst           (conf_s_arburst     ),
.arlock            (conf_s_arlock      ),
.arcache           (conf_s_arcache     ),
.arprot            (conf_s_arprot      ),
.arvalid           (conf_s_arvalid     ),
.arready           (conf_s_arready     ),
.rready            (conf_s_rready      ),
.rid               (conf_s_rid         ),
.rdata             (conf_s_rdata       ),
.rresp             (conf_s_rresp       ),
.rlast             (conf_s_rlast       ),
.rvalid            (conf_s_rvalid      ),

.ram_random_mask   (            ),

.led               (led         ),
.led_rg0           (led_rg0     ),
.led_rg1           (led_rg1     ),
.num_csn           (num_csn     ),
.num_a_g           (num_a_g     ),
.switch            (switch      ),
// .btn_key_col       (btn_key_col ),
.btn_key_row       (4'b0 ),
.btn_step          (2'b0 )
);
*/

ethernet_controller ethernet_controller(
    .ref_clk(mac_ref_clk), //for mii_to_rmii module, 50MHz
    .mac_int(mac_int),

    .s_axi_aclk(sys_clk),
    .s_axi_aresetn(sys_resetn),
    //axi slaver
    .sawid_i    (mac_s_awid    ),
    .sawaddr_i  (mac_s_awaddr  ),
    .sawlen_i   (mac_s_awlen   ),
    .sawsize_i  (mac_s_awsize  ),
    .sawburst_i (mac_s_awburst ),
    .sawlock_i  (mac_s_awlock  ),
    .sawcache_i (mac_s_awcache ),
    .sawprot_i  (mac_s_awprot  ),
    .sawvalid_i (mac_s_awvalid ),
    .sawready_o (mac_s_awready ),   
    .swid_i     (mac_s_wid     ),
    .swdata_i   (mac_s_wdata   ),
    .swstrb_i   (mac_s_wstrb   ),
    .swlast_i   (mac_s_wlast   ),
    .swvalid_i  (mac_s_wvalid  ),
    .swready_o  (mac_s_wready  ),
    .sbid_o     (mac_s_bid     ),
    .sbresp_o   (mac_s_bresp   ),
    .sbvalid_o  (mac_s_bvalid  ),
    .sbready_i  (mac_s_bready  ),
    .sarid_i    (mac_s_arid    ),
    .saraddr_i  (mac_s_araddr  ),
    .sarlen_i   (mac_s_arlen   ),
    .sarsize_i  (mac_s_arsize  ),
    .sarburst_i (mac_s_arburst ),
    .sarlock_i  (mac_s_arlock  ),
    .sarcache_i (mac_s_arcache ),
    .sarprot_i  (mac_s_arprot  ),
    .sarvalid_i (mac_s_arvalid ),
    .sarready_o (mac_s_arready ),
    .srid_o     (mac_s_rid     ),
    .srdata_o   (mac_s_rdata   ),
    .srresp_o   (mac_s_rresp   ),
    .srlast_o   (mac_s_rlast   ),
    .srvalid_o  (mac_s_rvalid  ),
    .srready_i  (mac_s_rready  ), 
    //axi master
    .mawid_o    (mac_m_awid    ),
    .mawaddr_o  (mac_m_awaddr  ),
    .mawlen_o   (mac_m_awlen   ),
    .mawsize_o  (mac_m_awsize  ),
    .mawburst_o (mac_m_awburst ),
    .mawlock_o  (mac_m_awlock  ),
    .mawcache_o (mac_m_awcache ),
    .mawprot_o  (mac_m_awprot  ),
    .mawvalid_o (mac_m_awvalid ),
    .mawready_i (mac_m_awready ),
    .mwid_o     (mac_m_wid     ),
    .mwdata_o   (mac_m_wdata   ),
    .mwstrb_o   (mac_m_wstrb   ),
    .mwlast_o   (mac_m_wlast   ),
    .mwvalid_o  (mac_m_wvalid  ),
    .mwready_i  (mac_m_wready  ),
    .mbid_i     (mac_m_bid     ),
    .mbresp_i   (mac_m_bresp   ),
    .mbvalid_i  (mac_m_bvalid  ),
    .mbready_o  (mac_m_bready  ),
    .marid_o    (mac_m_arid    ),
    .maraddr_o  (mac_m_araddr  ),
    .marlen_o   (mac_m_arlen   ),
    .marsize_o  (mac_m_arsize  ),
    .marburst_o (mac_m_arburst ),
    .marlock_o  (mac_m_arlock  ),
    .marcache_o (mac_m_arcache ),
    .marprot_o  (mac_m_arprot  ),
    .marvalid_o (mac_m_arvalid ),
    .marready_i (mac_m_arready ),
    .mrid_i     (mac_m_rid     ),
    .mrdata_i   (mac_m_rdata   ),
    .mrresp_i   (mac_m_rresp   ),
    .mrlast_i   (mac_m_rlast   ),
    .mrvalid_i  (mac_m_rvalid  ),
    .mrready_o  (mac_m_rready  ),

    //-----ethernet-------
    //CLK, RST
    .ETH_CLK    (ETH_CLK   ),   //50MHz
    .ETH_RST_N  (ETH_RST_N ),

    //MDIO
    .ETH_MDIO   (ETH_MDIO ),
    .ETH_MDC    (ETH_MDC  ),

    //RMII_PHY
    .ETH_CRS_DV (ETH_CRS_DV),
    .ETH_RXD    (ETH_RXD   ),
    .ETH_RXERR  (ETH_RXERR ),
    .ETH_TXD    (ETH_TXD   ),
    .ETH_TXEN   (ETH_TXEN  )
);

//ddr3
wire   c1_sys_clk_i;
wire   c1_clk_ref_i;
wire   c1_sys_rst_i;
wire   c1_calib_done;
wire   c1_clk0;
wire   c1_rst0;

/*ddr mig需要两个时钟，一个是sys_clk，在MIG中指定了Input Clock为100Mhz，
该时钟经过PLL后用于生成PHY的时钟。一个是ref_clk，固定为200Mhz
*/

//时钟1：ddr控制器时钟，与cpu打交道
assign ddr_clk = c1_clk0;
// always @(posedge c1_clk0)
// begin
//     ddr_resetn <= ~c1_rst0 && c1_calib_done;    //ddr完成初始化后, ddr_resetn为1
// end
//ddr_resetn由axi interconnect生成


//时钟2：ddr输入时钟
assign c1_sys_clk_i = clk;
assign c1_sys_rst_i = resetn;

//时钟3：ddr参考时钟
clk_wiz_0  clk_pll_1
(
    .clk_in1(clk),              //100MHz
    .clk_out1(c1_clk_ref_i)     //200MHz
);

reg sys_resetn_t, cpu_resetn_t;
// always @(posedge sys_clk)
// begin
//     sys_resetn_t <= ddr_resetn;     //使用ddr_resetn来产生cpu和sys的resetn
//     sys_resetn   <= sys_resetn_t;
// end
always @(posedge cpu_clk)
begin
    cpu_resetn_t <= sys_resetn;
    cpu_resetn   <= cpu_resetn_t;
end
always @(posedge c1_clk0)
begin
    interconnect_aresetn <= ~c1_rst0 && c1_calib_done;
end

axi_interconnect_0 mig_axi_interconnect (
  .INTERCONNECT_ACLK(c1_clk0),        // input wire INTERCONNECT_ACLK
  .INTERCONNECT_ARESETN(interconnect_aresetn),  // input wire INTERCONNECT_ARESETN
  .S00_AXI_ARESET_OUT_N (sys_resetn             ), // output wire S00_AXI_ARESET_OUT_N
  .S00_AXI_ACLK         (sys_clk                ), // input wire S00_AXI_ACLK
  .S00_AXI_AWID         (s0_awid[3:0]        ), // input wire [3 : 0] S00_AXI_AWID
  .S00_AXI_AWADDR       (s0_awaddr           ), // input wire [31 : 0] S00_AXI_AWADDR
  .S00_AXI_AWLEN        ({4'b0,s0_awlen}     ), // input wire [7 : 0] S00_AXI_AWLEN
  .S00_AXI_AWSIZE       (s0_awsize           ), // input wire [2 : 0] S00_AXI_AWSIZE
  .S00_AXI_AWBURST      (s0_awburst          ), // input wire [1 : 0] S00_AXI_AWBURST
  .S00_AXI_AWLOCK       (s0_awlock[0:0]      ), // input wire S00_AXI_AWLOCK
  .S00_AXI_AWCACHE      (s0_awcache          ), // input wire [3 : 0] S00_AXI_AWCACHE
  .S00_AXI_AWPROT       (s0_awprot           ), // input wire [2 : 0] S00_AXI_AWPROT
  .S00_AXI_AWQOS        (4'b0                ), // input wire [3 : 0] S00_AXI_AWQOS
  .S00_AXI_AWVALID      (s0_awvalid          ), // input wire S00_AXI_AWVALID
  .S00_AXI_AWREADY      (s0_awready          ), // output wire S00_AXI_AWREADY
  .S00_AXI_WDATA        (s0_wdata            ), // input wire [31 : 0] S00_AXI_WDATA
  .S00_AXI_WSTRB        (s0_wstrb            ), // input wire [3 : 0] S00_AXI_WSTRB
  .S00_AXI_WLAST        (s0_wlast            ), // input wire S00_AXI_WLAST
  .S00_AXI_WVALID       (s0_wvalid           ), // input wire S00_AXI_WVALID
  .S00_AXI_WREADY       (s0_wready           ), // output wire S00_AXI_WREADY
  .S00_AXI_BID          (s0_bid[3:0]         ), // output wire [3 : 0] S00_AXI_BID
  .S00_AXI_BRESP        (s0_bresp            ), // output wire [1 : 0] S00_AXI_BRESP
  .S00_AXI_BVALID       (s0_bvalid           ), // output wire S00_AXI_BVALID
  .S00_AXI_BREADY       (s0_bready           ), // input wire S00_AXI_BREADY
  .S00_AXI_ARID         (s0_arid[3:0]        ), // input wire [3 : 0] S00_AXI_ARID
  .S00_AXI_ARADDR       (s0_araddr           ), // input wire [31 : 0] S00_AXI_ARADDR
  .S00_AXI_ARLEN        ({4'b0,s0_arlen}     ), // input wire [7 : 0] S00_AXI_ARLEN
  .S00_AXI_ARSIZE       (s0_arsize           ), // input wire [2 : 0] S00_AXI_ARSIZE
  .S00_AXI_ARBURST      (s0_arburst          ), // input wire [1 : 0] S00_AXI_ARBURST
  .S00_AXI_ARLOCK       (s0_arlock[0:0]      ), // input wire S00_AXI_ARLOCK
  .S00_AXI_ARCACHE      (s0_arcache          ), // input wire [3 : 0] S00_AXI_ARCACHE
  .S00_AXI_ARPROT       (s0_arprot           ), // input wire [2 : 0] S00_AXI_ARPROT
  .S00_AXI_ARQOS        (4'b0                ), // input wire [3 : 0] S00_AXI_ARQOS
  .S00_AXI_ARVALID      (s0_arvalid          ), // input wire S00_AXI_ARVALID
  .S00_AXI_ARREADY      (s0_arready          ), // output wire S00_AXI_ARREADY
  .S00_AXI_RID          (s0_rid[3:0]         ), // output wire [3 : 0] S00_AXI_RID
  .S00_AXI_RDATA        (s0_rdata            ), // output wire [31 : 0] S00_AXI_RDATA
  .S00_AXI_RRESP        (s0_rresp            ), // output wire [1 : 0] S00_AXI_RRESP
  .S00_AXI_RLAST        (s0_rlast            ), // output wire S00_AXI_RLAST
  .S00_AXI_RVALID       (s0_rvalid           ), // output wire S00_AXI_RVALID
  .S00_AXI_RREADY       (s0_rready           ), // input wire S00_AXI_RREADY
  
  .S01_AXI_ARESET_OUT_N (                    ), // output wire S01_AXI_ARESET_OUT_N
  .S01_AXI_ACLK         (sys_clk                ), // input wire S01_AXI_ACLK
  .S01_AXI_AWID         (mac_m_awid[3:0]     ), // input wire [3 : 0] S01_AXI_AWID
  .S01_AXI_AWADDR       (mac_m_awaddr        ), // input wire [31 : 0] S01_AXI_AWADDR
  .S01_AXI_AWLEN        ({4'b0,mac_m_awlen}  ), // input wire [7 : 0] S01_AXI_AWLEN
  .S01_AXI_AWSIZE       (mac_m_awsize        ), // input wire [2 : 0] S01_AXI_AWSIZE
  .S01_AXI_AWBURST      (mac_m_awburst       ), // input wire [1 : 0] S01_AXI_AWBURST
  .S01_AXI_AWLOCK       (mac_m_awlock[0:0]   ), // input wire S01_AXI_AWLOCK
  .S01_AXI_AWCACHE      (mac_m_awcache       ), // input wire [3 : 0] S01_AXI_AWCACHE
  .S01_AXI_AWPROT       (mac_m_awprot        ), // input wire [2 : 0] S01_AXI_AWPROT
  .S01_AXI_AWQOS        (4'b0                ), // input wire [3 : 0] S01_AXI_AWQOS
  .S01_AXI_AWVALID      (mac_m_awvalid       ), // input wire S01_AXI_AWVALID
  .S01_AXI_AWREADY      (mac_m_awready       ), // output wire S01_AXI_AWREADY
  .S01_AXI_WDATA        (mac_m_wdata         ), // input wire [31 : 0] S01_AXI_WDATA
  .S01_AXI_WSTRB        (mac_m_wstrb         ), // input wire [3 : 0] S01_AXI_WSTRB
  .S01_AXI_WLAST        (mac_m_wlast         ), // input wire S01_AXI_WLAST
  .S01_AXI_WVALID       (mac_m_wvalid        ), // input wire S01_AXI_WVALID
  .S01_AXI_WREADY       (mac_m_wready        ), // output wire S01_AXI_WREADY
  .S01_AXI_BID          (mac_m_bid[3:0]      ), // output wire [3 : 0] S01_AXI_BID
  .S01_AXI_BRESP        (mac_m_bresp         ), // output wire [1 : 0] S01_AXI_BRESP
  .S01_AXI_BVALID       (mac_m_bvalid        ), // output wire S01_AXI_BVALID
  .S01_AXI_BREADY       (mac_m_bready        ), // input wire S01_AXI_BREADY
  .S01_AXI_ARID         (mac_m_arid[3:0]     ), // input wire [3 : 0] S01_AXI_ARID
  .S01_AXI_ARADDR       (mac_m_araddr        ), // input wire [31 : 0] S01_AXI_ARADDR
  .S01_AXI_ARLEN        ({4'b0,mac_m_arlen}  ), // input wire [7 : 0] S01_AXI_ARLEN
  .S01_AXI_ARSIZE       (mac_m_arsize        ), // input wire [2 : 0] S01_AXI_ARSIZE
  .S01_AXI_ARBURST      (mac_m_arburst       ), // input wire [1 : 0] S01_AXI_ARBURST
  .S01_AXI_ARLOCK       (mac_m_arlock[0:0]   ), // input wire S01_AXI_ARLOCK
  .S01_AXI_ARCACHE      (mac_m_arcache       ), // input wire [3 : 0] S01_AXI_ARCACHE
  .S01_AXI_ARPROT       (mac_m_arprot        ), // input wire [2 : 0] S01_AXI_ARPROT
  .S01_AXI_ARQOS        (4'b0                ), // input wire [3 : 0] S01_AXI_ARQOS
  .S01_AXI_ARVALID      (mac_m_arvalid       ), // input wire S01_AXI_ARVALID
  .S01_AXI_ARREADY      (mac_m_arready       ), // output wire S01_AXI_ARREADY
  .S01_AXI_RID          (mac_m_rid[3:0]      ), // output wire [3 : 0] S01_AXI_RID
  .S01_AXI_RDATA        (mac_m_rdata         ), // output wire [31 : 0] S01_AXI_RDATA
  .S01_AXI_RRESP        (mac_m_rresp         ), // output wire [1 : 0] S01_AXI_RRESP
  .S01_AXI_RLAST        (mac_m_rlast         ), // output wire S01_AXI_RLAST
  .S01_AXI_RVALID       (mac_m_rvalid        ), // output wire S01_AXI_RVALID
  .S01_AXI_RREADY       (mac_m_rready        ), // input wire S01_AXI_RREADY
  
  .M00_AXI_ARESET_OUT_N (ddr_resetn           ), // output wire M00_AXI_ARESET_OUT_N
  .M00_AXI_ACLK         (ddr_clk              ), // input wire M00_AXI_ACLK
  .M00_AXI_AWID         (mig_awid            ), // output wire [7 : 0] M00_AXI_AWID
  .M00_AXI_AWADDR       (mig_awaddr          ), // output wire [31 : 0] M00_AXI_AWADDR
  .M00_AXI_AWLEN        ({mig_awlen}         ), // output wire [7 : 0] M00_AXI_AWLEN
  .M00_AXI_AWSIZE       (mig_awsize          ), // output wire [2 : 0] M00_AXI_AWSIZE
  .M00_AXI_AWBURST      (mig_awburst         ), // output wire [1 : 0] M00_AXI_AWBURST
  .M00_AXI_AWLOCK       (mig_awlock[0:0]     ), // output wire M00_AXI_AWLOCK
  .M00_AXI_AWCACHE      (mig_awcache         ), // output wire [3 : 0] M00_AXI_AWCACHE
  .M00_AXI_AWPROT       (mig_awprot          ), // output wire [2 : 0] M00_AXI_AWPROT
  .M00_AXI_AWQOS        (                    ), // output wire [3 : 0] M00_AXI_AWQOS
  .M00_AXI_AWVALID      (mig_awvalid         ), // output wire M00_AXI_AWVALID
  .M00_AXI_AWREADY      (mig_awready         ), // input wire M00_AXI_AWREADY
  .M00_AXI_WDATA        (mig_wdata           ), // output wire [31 : 0] M00_AXI_WDATA
  .M00_AXI_WSTRB        (mig_wstrb           ), // output wire [3 : 0] M00_AXI_WSTRB
  .M00_AXI_WLAST        (mig_wlast           ), // output wire M00_AXI_WLAST
  .M00_AXI_WVALID       (mig_wvalid          ), // output wire M00_AXI_WVALID
  .M00_AXI_WREADY       (mig_wready          ), // input wire M00_AXI_WREADY
  .M00_AXI_BID          (mig_bid             ), // input wire [7 : 0] M00_AXI_BID
  .M00_AXI_BRESP        (mig_bresp           ), // input wire [1 : 0] M00_AXI_BRESP
  .M00_AXI_BVALID       (mig_bvalid          ), // input wire M00_AXI_BVALID
  .M00_AXI_BREADY       (mig_bready          ), // output wire M00_AXI_BREADY
  .M00_AXI_ARID         (mig_arid            ), // output wire [7 : 0] M00_AXI_ARID
  .M00_AXI_ARADDR       (mig_araddr          ), // output wire [31 : 0] M00_AXI_ARADDR
  .M00_AXI_ARLEN        ({mig_arlen}         ), // output wire [7 : 0] M00_AXI_ARLEN
  .M00_AXI_ARSIZE       (mig_arsize          ), // output wire [2 : 0] M00_AXI_ARSIZE
  .M00_AXI_ARBURST      (mig_arburst         ), // output wire [1 : 0] M00_AXI_ARBURST
  .M00_AXI_ARLOCK       (mig_arlock[0:0]     ), // output wire M00_AXI_ARLOCK
  .M00_AXI_ARCACHE      (mig_arcache         ), // output wire [3 : 0] M00_AXI_ARCACHE
  .M00_AXI_ARPROT       (mig_arprot          ), // output wire [2 : 0] M00_AXI_ARPROT
  .M00_AXI_ARQOS        (                    ), // output wire [3 : 0] M00_AXI_ARQOS
  .M00_AXI_ARVALID      (mig_arvalid         ), // output wire M00_AXI_ARVALID
  .M00_AXI_ARREADY      (mig_arready         ), // input wire M00_AXI_ARREADY
  .M00_AXI_RID          (mig_rid             ), // input wire [7 : 0] M00_AXI_RID
  .M00_AXI_RDATA        (mig_rdata           ), // input wire [31 : 0] M00_AXI_RDATA
  .M00_AXI_RRESP        (mig_rresp           ), // input wire [1 : 0] M00_AXI_RRESP
  .M00_AXI_RLAST        (mig_rlast           ), // input wire M00_AXI_RLAST
  .M00_AXI_RVALID       (mig_rvalid          ), // input wire M00_AXI_RVALID
  .M00_AXI_RREADY       (mig_rready          )// output wire M00_AXI_RREADY
);

mig_axi_32 mig_axi (
    //inout
    .ddr2_dq                        (ddr2_dq),  // inout [15:0]                         ddr2_dq
    .ddr2_dqs_n                     (ddr2_dqs_n),  // inout [1:0]                        ddr2_dqs_n
    .ddr2_dqs_p                     (ddr2_dqs_p),  // inout [1:0]                        ddr2_dqs_p
    //output
    .ddr2_addr                      (ddr2_addr),  // output [12:0]                       ddr2_addr
    .ddr2_ba                        (ddr2_ba),  // output [2:0]                      ddr2_ba
    .ddr2_cas_n                     (ddr2_cas_n),  // output                                       ddr2_cas_n
    .ddr2_ck_n                      (ddr2_ck_n),  // output [0:0]                        ddr2_ck_n
    .ddr2_ck_p                      (ddr2_ck_p),  // output [0:0]                        ddr2_ck_p
    .ddr2_cke                       (ddr2_cke),  // output [0:0]                       ddr2_cke
    .ddr2_ras_n                     (ddr2_ras_n),  // output                                       ddr2_ras_n
    .ddr2_we_n                      (ddr2_we_n),  // output                                       ddr2_we_n
    .ddr2_dm                        (ddr2_dm),  // output [1:0]                        ddr2_dm
    .ddr2_odt                       (ddr2_odt),  // output [0:0]                       ddr2_odt
    
    .ui_clk                         (c1_clk0),  // output                                       ui_clk
    .ui_clk_sync_rst                (c1_rst0),  // output                                       ui_clk_sync_rst
    
    .sys_clk_i                      (c1_sys_clk_i),
    .sys_rst                        (c1_sys_rst_i), // input  sys_rst
    .init_calib_complete            (c1_calib_done),  // output                                       init_calib_complete
    .clk_ref_i                      (c1_clk_ref_i),
    .mmcm_locked                    (),  // 

    .app_sr_req                     (1'b0),  // input                                        app_sr_req
    .app_ref_req                    (1'b0),  // input                                        app_ref_req
    .app_zq_req                     (1'b0),  // input                                        app_zq_req
    .app_sr_active                  (),  // output                                       app_sr_active
    .app_ref_ack                    (),  // output                                       app_ref_ack
    .app_zq_ack                     (),  // output                                       app_zq_ack

    .aresetn                        (ddr_resetn),  // 
    .s_axi_awid                     (mig_awid),  // input  [7:0]                s_axi_awid
    .s_axi_awaddr                   (mig_awaddr[26:0]),  // input  [26:0]              s_axi_awaddr
    .s_axi_awlen                    (mig_awlen),  // input  [7:0]                                 s_axi_awlen
    .s_axi_awsize                   (mig_awsize),  // input  [2:0]                                 s_axi_awsize
    .s_axi_awburst                  (mig_awburst),  // input  [1:0]                                 s_axi_awburst
    .s_axi_awlock                   (mig_awlock[0:0]),  // input  [0:0]                                 s_axi_awlock
    .s_axi_awcache                  (mig_awcache),  // input  [3:0]                                 s_axi_awcache
    .s_axi_awprot                   (mig_awprot),  // input  [2:0]                                 s_axi_awprot
    .s_axi_awqos                    (4'b0),  // input  [3:0]                                 s_axi_awqos
    .s_axi_awvalid                  (mig_awvalid),  // input                                        s_axi_awvalid
    .s_axi_awready                  (mig_awready),  // output                                       s_axi_awready
    .s_axi_wdata                    (mig_wdata),  // input  [31:0]              s_axi_wdata
    .s_axi_wstrb                    (mig_wstrb),  // input  [3:0]            s_axi_wstrb
    .s_axi_wlast                    (mig_wlast),  // input                                        s_axi_wlast
    .s_axi_wvalid                   (mig_wvalid),  // input                                        s_axi_wvalid
    .s_axi_wready                   (mig_wready),  // output                                       s_axi_wready
    .s_axi_bid                      (mig_bid),  // output [7:0]                s_axi_bid
    .s_axi_bresp                    (mig_bresp),  // output [1:0]                                 s_axi_bresp
    .s_axi_bvalid                   (mig_bvalid),  // output                                       s_axi_bvalid
    .s_axi_bready                   (mig_bready),  // input                                        s_axi_bready

    .s_axi_arid                     (mig_arid),  // input  [7:0]                s_axi_arid
    .s_axi_araddr                   (mig_araddr[26:0]),  // input  [26:0]              s_axi_araddr
    .s_axi_arlen                    (mig_arlen),  // input  [7:0]                                 s_axi_arlen
    .s_axi_arsize                   (mig_arsize),  // input  [2:0]                                 s_axi_arsize
    .s_axi_arburst                  (mig_arburst),  // input  [1:0]                                 s_axi_arburst
    .s_axi_arlock                   (mig_arlock[0:0]),  // input  [0:0]                                 s_axi_arlock
    .s_axi_arcache                  (mig_arcache),  // input  [3:0]                                 s_axi_arcache
    .s_axi_arprot                   (mig_arprot),  // input  [2:0]                                 s_axi_arprot
    .s_axi_arqos                    (4'b0),  // input  [3:0]                                 s_axi_arqos
    .s_axi_arvalid                  (mig_arvalid),  // input                                        s_axi_arvalid
    .s_axi_arready                  (mig_arready),  // output                                       s_axi_arready
    .s_axi_rid                      (mig_rid),  // output [7:0]                s_axi_rid
    .s_axi_rdata                    (mig_rdata),  // output [31:0]              s_axi_rdata
    .s_axi_rresp                    (mig_rresp),  // output [1:0]                                 s_axi_rresp
    .s_axi_rlast                    (mig_rlast),  // output                                       s_axi_rlast
    .s_axi_rvalid                   (mig_rvalid),  // output                                       s_axi_rvalid
    .s_axi_rready                   (mig_rready)  // input                                        s_axi_rready
);

//AXI2APB
axi2apb_misc APB_DEV 
(
.clk                (sys_clk            ),
.rst_n              (sys_resetn         ),

.axi_s_awid         (apb_s_awid         ),
.axi_s_awaddr       (apb_s_awaddr       ),
.axi_s_awlen        (apb_s_awlen        ),
.axi_s_awsize       (apb_s_awsize       ),
.axi_s_awburst      (apb_s_awburst      ),
.axi_s_awlock       (apb_s_awlock       ),
.axi_s_awcache      (apb_s_awcache      ),
.axi_s_awprot       (apb_s_awprot       ),
.axi_s_awvalid      (apb_s_awvalid      ),
.axi_s_awready      (apb_s_awready      ),
.axi_s_wid          (apb_s_wid          ),
.axi_s_wdata        (apb_s_wdata        ),
.axi_s_wstrb        (apb_s_wstrb        ),
.axi_s_wlast        (apb_s_wlast        ),
.axi_s_wvalid       (apb_s_wvalid       ),
.axi_s_wready       (apb_s_wready       ),
.axi_s_bid          (apb_s_bid          ),
.axi_s_bresp        (apb_s_bresp        ),
.axi_s_bvalid       (apb_s_bvalid       ),
.axi_s_bready       (apb_s_bready       ),
.axi_s_arid         (apb_s_arid         ),
.axi_s_araddr       (apb_s_araddr       ),
.axi_s_arlen        (apb_s_arlen        ),
.axi_s_arsize       (apb_s_arsize       ),
.axi_s_arburst      (apb_s_arburst      ),
.axi_s_arlock       (apb_s_arlock       ),
.axi_s_arcache      (apb_s_arcache      ),
.axi_s_arprot       (apb_s_arprot       ),
.axi_s_arvalid      (apb_s_arvalid      ),
.axi_s_arready      (apb_s_arready      ),
.axi_s_rid          (apb_s_rid          ),
.axi_s_rdata        (apb_s_rdata        ),
.axi_s_rresp        (apb_s_rresp        ),
.axi_s_rlast        (apb_s_rlast        ),
.axi_s_rvalid       (apb_s_rvalid       ),
.axi_s_rready       (apb_s_rready       ),

//UART0
.uart0_txd_i        (uart0_txd_i      ),
.uart0_txd_o        (uart0_txd_o      ),
.uart0_txd_oe       (uart0_txd_oe     ),
.uart0_rxd_i        (uart0_rxd_i      ),
.uart0_rxd_o        (uart0_rxd_o      ),
.uart0_rxd_oe       (uart0_rxd_oe     ),
.uart0_rts_o        (uart0_rts_o      ),
.uart0_dtr_o        (uart0_dtr_o      ),
.uart0_cts_i        (uart0_cts_i      ),
.uart0_dsr_i        (uart0_dsr_i      ),
.uart0_dcd_i        (uart0_dcd_i      ),
.uart0_ri_i         (uart0_ri_i       ),
.uart0_int          (uart0_int        )
);
endmodule

