

================================================================
== Vivado HLS Report for 'SubBytes'
================================================================
* Date:           Tue Jul 15 22:53:41 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.089 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       56|       56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |       12|       12|         3|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      57|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|      24|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|      24|     123|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_V_U  |SubBytes_sbox_V  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                 |        1|  0|   0|    0|   256|    8|     1|         2048|
    +----------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln544_fu_109_p2  |     +    |      0|  0|  15|           6|           6|
    |c_fu_99_p2           |     +    |      0|  0|  12|           3|           1|
    |r_fu_75_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln79_fu_69_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln80_fu_93_p2   |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  57|          18|          16|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |c_0_reg_58        |   9|          2|    3|          6|
    |r_0_reg_47        |   9|          2|    3|          6|
    |state_V_address0  |  15|          3|    4|         12|
    +------------------+----+-----------+-----+-----------+
    |Total             |  66|         13|   11|         30|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  5|   0|    5|          0|
    |c_0_reg_58            |  3|   0|    3|          0|
    |c_reg_140             |  3|   0|    3|          0|
    |r_0_reg_47            |  3|   0|    3|          0|
    |r_reg_127             |  3|   0|    3|          0|
    |state_V_addr_reg_145  |  4|   0|    4|          0|
    |zext_ln80_reg_132     |  3|   0|    6|          3|
    +----------------------+---+----+-----+-----------+
    |Total                 | 24|   0|   27|          3|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|state_V_address0  | out |    4|  ap_memory |    state_V   |     array    |
|state_V_ce0       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_we0       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_d0        | out |    8|  ap_memory |    state_V   |     array    |
|state_V_q0        |  in |    8|  ap_memory |    state_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

