$version Generated by VerilatedVcd $end
$date Wed Nov 22 11:31:13 2023
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 g" clock $end
  $var wire  5 Q# io_debug_read_address [4:0] $end
  $var wire 32 Y# io_debug_read_data [31:0] $end
  $var wire  5 1# io_read_address1 [4:0] $end
  $var wire  5 9# io_read_address2 [4:0] $end
  $var wire 32 A# io_read_data1 [31:0] $end
  $var wire 32 I# io_read_data2 [31:0] $end
  $var wire  5 !# io_write_address [4:0] $end
  $var wire 32 )# io_write_data [31:0] $end
  $var wire  1 w" io_write_enable $end
  $var wire  1 o" reset $end
  $scope module RegisterFile $end
   $var wire  1 g" clock $end
   $var wire  5 Q# io_debug_read_address [4:0] $end
   $var wire 32 Y# io_debug_read_data [31:0] $end
   $var wire  5 1# io_read_address1 [4:0] $end
   $var wire  5 9# io_read_address2 [4:0] $end
   $var wire 32 A# io_read_data1 [31:0] $end
   $var wire 32 I# io_read_data2 [31:0] $end
   $var wire  5 !# io_write_address [4:0] $end
   $var wire 32 )# io_write_data [31:0] $end
   $var wire  1 w" io_write_enable $end
   $var wire 32 # registers_0 [31:0] $end
   $var wire 32 + registers_1 [31:0] $end
   $var wire 32 s registers_10 [31:0] $end
   $var wire 32 { registers_11 [31:0] $end
   $var wire 32 %! registers_12 [31:0] $end
   $var wire 32 -! registers_13 [31:0] $end
   $var wire 32 5! registers_14 [31:0] $end
   $var wire 32 =! registers_15 [31:0] $end
   $var wire 32 E! registers_16 [31:0] $end
   $var wire 32 M! registers_17 [31:0] $end
   $var wire 32 U! registers_18 [31:0] $end
   $var wire 32 ]! registers_19 [31:0] $end
   $var wire 32 3 registers_2 [31:0] $end
   $var wire 32 e! registers_20 [31:0] $end
   $var wire 32 m! registers_21 [31:0] $end
   $var wire 32 u! registers_22 [31:0] $end
   $var wire 32 }! registers_23 [31:0] $end
   $var wire 32 '" registers_24 [31:0] $end
   $var wire 32 /" registers_25 [31:0] $end
   $var wire 32 7" registers_26 [31:0] $end
   $var wire 32 ?" registers_27 [31:0] $end
   $var wire 32 G" registers_28 [31:0] $end
   $var wire 32 O" registers_29 [31:0] $end
   $var wire 32 ; registers_3 [31:0] $end
   $var wire 32 W" registers_30 [31:0] $end
   $var wire 32 _" registers_31 [31:0] $end
   $var wire 32 C registers_4 [31:0] $end
   $var wire 32 K registers_5 [31:0] $end
   $var wire 32 S registers_6 [31:0] $end
   $var wire 32 [ registers_7 [31:0] $end
   $var wire 32 c registers_8 [31:0] $end
   $var wire 32 k registers_9 [31:0] $end
   $var wire  1 o" reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 +
b00000000000000000000000000000000 3
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 C
b00000000000000000000000000000000 K
b00000000000000000000000000000000 S
b00000000000000000000000000000000 [
b00000000000000000000000000000000 c
b00000000000000000000000000000000 k
b00000000000000000000000000000000 s
b00000000000000000000000000000000 {
b00000000000000000000000000000000 %!
b00000000000000000000000000000000 -!
b00000000000000000000000000000000 5!
b00000000000000000000000000000000 =!
b00000000000000000000000000000000 E!
b00000000000000000000000000000000 M!
b00000000000000000000000000000000 U!
b00000000000000000000000000000000 ]!
b00000000000000000000000000000000 e!
b00000000000000000000000000000000 m!
b00000000000000000000000000000000 u!
b00000000000000000000000000000000 }!
b00000000000000000000000000000000 '"
b00000000000000000000000000000000 /"
b00000000000000000000000000000000 7"
b00000000000000000000000000000000 ?"
b00000000000000000000000000000000 G"
b00000000000000000000000000000000 O"
b00000000000000000000000000000000 W"
b00000000000000000000000000000000 _"
0g"
1o"
0w"
b00000 !#
b00000000000000000000000000000000 )#
b00000 1#
b00000 9#
b00000000000000000000000000000000 A#
b00000000000000000000000000000000 I#
b00000 Q#
b00000000000000000000000000000000 Y#
#1
1g"
#2
0g"
0o"
1w"
b00010 !#
b11011110101011011011111011101111 )#
b00010 1#
#3
b11011110101011011011111011101111 3
1g"
b11011110101011011011111011101111 A#
#4
0g"
#5
1g"
