\hypertarget{union__hw__enet__ialr}{}\section{\+\_\+hw\+\_\+enet\+\_\+ialr Union Reference}
\label{union__hw__enet__ialr}\index{\+\_\+hw\+\_\+enet\+\_\+ialr@{\+\_\+hw\+\_\+enet\+\_\+ialr}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+I\+A\+LR -\/ Descriptor Individual Lower Address Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__ialr_1_1__hw__enet__ialr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+ialr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__ialr_ae3a01a81d619388ca7fab2400177668b}{}\label{union__hw__enet__ialr_ae3a01a81d619388ca7fab2400177668b}

\item 
struct \hyperlink{struct__hw__enet__ialr_1_1__hw__enet__ialr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+ialr\+::\+\_\+hw\+\_\+enet\+\_\+ialr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__ialr_a5eeaae0d0600645e45fb1ab8793dfa6f}{}\label{union__hw__enet__ialr_a5eeaae0d0600645e45fb1ab8793dfa6f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+I\+A\+LR -\/ Descriptor Individual Lower Address Register (RW) 

Reset value\+: 0x00000000U

I\+A\+LR contains the lower 32 bits of the 64-\/bit individual address hash table. The address recognition process uses this table to check for a possible match with the DA field of receive frames with an individual DA. This register is not reset and you must initialize it. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
