{"identifier":{"url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/RangedType\/encodedBits","interfaceLanguage":"swift"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"encodedBits"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" }"}],"languages":["swift"]}]}],"kind":"symbol","sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/utilities\/vhdlparsing\/rangedtype\/encodedbits"]}],"abstract":[{"text":"The number of bits to encode the different values of this type. This will include an additional bit","type":"text"},{"text":" ","type":"text"},{"text":"for logic types as they represent tri-state signals.","type":"text"}],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/RangedType"]]},"schemaVersion":{"minor":3,"major":0,"patch":0},"metadata":{"role":"symbol","title":"encodedBits","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"encodedBits","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Int","preciseIdentifier":"s:Si","kind":"typeIdentifier"}],"extendedModule":"VHDLParsing","externalID":"s:11VHDLParsing10RangedTypeO9UtilitiesE11encodedBitsSivp","symbolKind":"property","roleHeading":"Instance Property","modules":[{"relatedModules":["VHDLParsing"],"name":"Utilities"}]},"references":{"doc://Utilities/documentation/Utilities/VHDLParsing/RangedType/encodedBits":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/RangedType\/encodedBits","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"encodedBits"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"}],"kind":"symbol","title":"encodedBits","abstract":[{"text":"The number of bits to encode the different values of this type. This will include an additional bit","type":"text"},{"text":" ","type":"text"},{"text":"for logic types as they represent tri-state signals.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/rangedtype\/encodedbits","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/RangedType":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/RangedType","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"RangedType","preciseIdentifier":"s:11VHDLParsing10RangedTypeO"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"RangedType"}],"title":"RangedType","abstract":[{"text":"Add state calculations.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/rangedtype","role":"symbol"},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"}}}