 
****************************************
Report : power
        -analysis_effort low
Design : Add32
Version: Q-2019.12-SP5-2
Date   : Sun Mar 20 00:13:26 2022
****************************************


Library(s) Used:

    tt_1v8_25c (File: /data3/course_lib_umc18/synopsys/tt_1v8_25c.db)


Operating Conditions: tt_1v8_25c   Library: tt_1v8_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =   2.3204 mW   (65%)
  Net Switching Power  =   1.2329 mW   (35%)
                         ---------
Total Dynamic Power    =   3.5533 mW  (100%)

Cell Leakage Power     =  40.7011 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      2.3204            1.2329        4.0701e+04            3.5533  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total              2.3204 mW         1.2329 mW     4.0701e+04 pW         3.5533 mW
1
