Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov 15 08:58:25 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/Horace/caravel-soc_fpga-lab-main/lab-exmem_fir/vivado_SYN/timing_report2.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (50)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[1]
wbs_adr_i[2]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.347        0.000                      0                   33        0.207        0.000                      0                   33        2.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
wb_clk_i  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            2.347        0.000                      0                   33        0.207        0.000                      0                   33        2.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.896ns (53.910%)  route 1.621ns (46.090%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.056 r  delayed_count_reg[12]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.674    data0[12]
                                                                      r  delayed_count[12]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299     5.973 r  delayed_count[12]_i_1/O
                         net (fo=1, unplaced)         0.000     5.973    delayed_count[12]
                         FDRE                                         r  delayed_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[12]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.779ns (52.324%)  route 1.621ns (47.676%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.939 r  delayed_count_reg[8]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.557    data0[8]
                                                                      r  delayed_count[8]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299     5.856 r  delayed_count[8]_i_1/O
                         net (fo=1, unplaced)         0.000     5.856    delayed_count[8]
                         FDRE                                         r  delayed_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[8]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.932ns (57.042%)  route 1.455ns (42.958%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.842 r  delayed_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.842    delayed_count_reg[12]_i_2_n_0
                                                                      r  delayed_count_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.098 r  delayed_count_reg[15]_i_4/O[2]
                         net (fo=1, unplaced)         0.452     5.550    data0[15]
                                                                      r  delayed_count[15]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.293     5.843 r  delayed_count[15]_i_2/O
                         net (fo=1, unplaced)         0.000     5.843    delayed_count[15]
                         FDRE                                         r  delayed_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[15]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 2.026ns (60.641%)  route 1.315ns (39.359%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.842 r  delayed_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.842    delayed_count_reg[12]_i_2_n_0
                                                                      r  delayed_count_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.179 r  delayed_count_reg[15]_i_4/O[1]
                         net (fo=1, unplaced)         0.312     5.491    data0[14]
                                                                      r  delayed_count[14]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306     5.797 r  delayed_count[14]_i_1/O
                         net (fo=1, unplaced)         0.000     5.797    delayed_count[14]
                         FDRE                                         r  delayed_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[14]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.823ns (55.613%)  route 1.455ns (44.387%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.981 r  delayed_count_reg[12]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     5.433    data0[11]
                                                                      r  delayed_count[11]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.301     5.734 r  delayed_count[11]_i_1/O
                         net (fo=1, unplaced)         0.000     5.734    delayed_count[11]
                         FDRE                                         r  delayed_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[11]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.909ns (59.212%)  route 1.315ns (40.788%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  delayed_count_reg[12]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     5.374    data0[10]
                                                                      r  delayed_count[10]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306     5.680 r  delayed_count[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.680    delayed_count[10]
                         FDRE                                         r  delayed_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[10]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 1.902ns (59.142%)  route 1.314ns (40.858%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    delayed_count_reg_n_0_[4]
                                                                      r  delayed_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  delayed_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    delayed_count_reg[4]_i_2_n_0
                                                                      r  delayed_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  delayed_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    delayed_count_reg[8]_i_2_n_0
                                                                      r  delayed_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.842 r  delayed_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.842    delayed_count_reg[12]_i_2_n_0
                                                                      r  delayed_count_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.074 r  delayed_count_reg[15]_i_4/O[0]
                         net (fo=1, unplaced)         0.311     5.385    data0[13]
                                                                      r  delayed_count[13]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.287     5.672 r  delayed_count[13]_i_1/O
                         net (fo=1, unplaced)         0.000     5.672    delayed_count[13]
                         FDRE                                         r  delayed_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[13]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 delayed_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.021ns (32.057%)  route 2.164ns (67.943%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[15]/Q
                         net (fo=3, unplaced)         0.759     3.693    delayed_count_reg_n_0_[15]
                                                                      r  delayed_count[15]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.988 r  delayed_count[15]_i_6/O
                         net (fo=1, unplaced)         0.902     4.890    delayed_count[15]_i_6_n_0
                                                                      r  delayed_count[15]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  delayed_count[15]_i_3/O
                         net (fo=16, unplaced)        0.503     5.517    delayed_count[15]_i_3_n_0
                                                                      r  delayed_count[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.641 r  delayed_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.641    delayed_count[1]
                         FDRE                                         r  delayed_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[1]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 delayed_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.021ns (32.057%)  route 2.164ns (67.943%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[15]/Q
                         net (fo=3, unplaced)         0.759     3.693    delayed_count_reg_n_0_[15]
                                                                      r  delayed_count[15]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.988 r  delayed_count[15]_i_6/O
                         net (fo=1, unplaced)         0.902     4.890    delayed_count[15]_i_6_n_0
                                                                      r  delayed_count[15]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  delayed_count[15]_i_3/O
                         net (fo=16, unplaced)        0.503     5.517    delayed_count[15]_i_3_n_0
                                                                      r  delayed_count[2]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.641 r  delayed_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.641    delayed_count[2]
                         FDRE                                         r  delayed_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[2]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 delayed_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (wb_clk_i rise@6.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.021ns (32.057%)  route 2.164ns (67.943%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  delayed_count_reg[15]/Q
                         net (fo=3, unplaced)         0.759     3.693    delayed_count_reg_n_0_[15]
                                                                      r  delayed_count[15]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.988 r  delayed_count[15]_i_6/O
                         net (fo=1, unplaced)         0.902     4.890    delayed_count[15]_i_6_n_0
                                                                      r  delayed_count[15]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.014 r  delayed_count[15]_i_3/O
                         net (fo=16, unplaced)        0.503     5.517    delayed_count[15]_i_3_n_0
                                                                      r  delayed_count[4]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.641 r  delayed_count[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.641    delayed_count[4]
                         FDRE                                         r  delayed_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     6.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     8.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[4]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    delayed_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  2.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.206     1.030    delayed_count_reg_n_0_[0]
                                                                      f  delayed_count[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.128 r  delayed_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.128    delayed_count[0]
                         FDRE                                         r  delayed_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.245ns (43.368%)  route 0.320ns (56.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ready_reg/Q
                         net (fo=3, unplaced)         0.320     1.144    wbs_ack_o_OBUF
                                                                      f  ready_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.242 r  ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.242    ready_i_1_n_0
                         FDRE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    ready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.245ns (40.441%)  route 0.361ns (59.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ready_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.283    ready1
                         FDRE                                         r  delayed_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.245ns (40.441%)  route 0.361ns (59.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ready_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.283    ready1
                         FDRE                                         r  delayed_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    delayed_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.245ns (40.441%)  route 0.361ns (59.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ready_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.283    ready1
                         FDRE                                         r  delayed_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    delayed_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.245ns (40.441%)  route 0.361ns (59.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ready_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.283    ready1
                         FDRE                                         r  delayed_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    delayed_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.245ns (40.441%)  route 0.361ns (59.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ready_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.283    ready1
                         FDRE                                         r  delayed_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    delayed_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.245ns (40.441%)  route 0.361ns (59.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ready_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.283    ready1
                         FDRE                                         r  delayed_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    delayed_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.245ns (40.441%)  route 0.361ns (59.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ready_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.283    ready1
                         FDRE                                         r  delayed_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    delayed_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            delayed_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.245ns (40.441%)  route 0.361ns (59.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ready_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.283    ready1
                         FDRE                                         r  delayed_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    delayed_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.498    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.000       3.056                user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.000       3.424                user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.000       3.845                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         6.000       5.000                delayed_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.000       5.000                delayed_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.000       5.000                delayed_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.000       5.000                delayed_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.000       5.000                delayed_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.000       5.000                delayed_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.000       5.000                delayed_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500                delayed_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[10]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[12]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[14]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[16]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[18]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ready_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.600    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[10]
                         net (fo=1, unplaced)         0.337     1.600    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.337     1.600    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[12]
                         net (fo=1, unplaced)         0.337     1.600    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.337     1.600    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[14]
                         net (fo=1, unplaced)         0.337     1.600    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.337     1.600    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[16]
                         net (fo=1, unplaced)         0.337     1.600    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.337     1.600    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_bram/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.654%)  route 1.599ns (59.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_bram/wbs_cyc_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    user_bram/valid
                         RAMB36E1                                     r  user_bram/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            user_bram/RAM_reg/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.654%)  route 1.599ns (59.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      f  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_bram/wbs_stb_i_IBUF
                                                                      f  user_bram/RAM_reg_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  user_bram/RAM_reg_i_2/O
                         net (fo=1, unplaced)         0.800     2.695    user_bram/RAM_reg_i_2_n_0
                         RAMB36E1                                     r  user_bram/RAM_reg/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_we_i
                            (input port)
  Destination:            user_bram/RAM_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.654%)  route 1.599ns (59.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_we_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_we_i
                                                                      r  wbs_we_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_we_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_bram/wbs_we_i_IBUF
                                                                      r  user_bram/RAM_reg_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  user_bram/RAM_reg_i_6/O
                         net (fo=1, unplaced)         0.800     2.695    user_bram/wstrb[0]
                         RAMB36E1                                     r  user_bram/RAM_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_we_i
                            (input port)
  Destination:            user_bram/RAM_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.654%)  route 1.599ns (59.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_we_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_we_i
                                                                      r  wbs_we_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_we_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_bram/wbs_we_i_IBUF
                                                                      r  user_bram/RAM_reg_i_5/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  user_bram/RAM_reg_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    user_bram/wstrb[1]
                         RAMB36E1                                     r  user_bram/RAM_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_we_i
                            (input port)
  Destination:            user_bram/RAM_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.654%)  route 1.599ns (59.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_we_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_we_i
                                                                      r  wbs_we_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_we_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_bram/wbs_we_i_IBUF
                                                                      r  user_bram/RAM_reg_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  user_bram/RAM_reg_i_4/O
                         net (fo=1, unplaced)         0.800     2.695    user_bram/wstrb[2]
                         RAMB36E1                                     r  user_bram/RAM_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_we_i
                            (input port)
  Destination:            user_bram/RAM_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.654%)  route 1.599ns (59.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_we_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_we_i
                                                                      r  wbs_we_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_we_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_bram/wbs_we_i_IBUF
                                                                      r  user_bram/RAM_reg_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  user_bram/RAM_reg_i_3/O
                         net (fo=1, unplaced)         0.800     2.695    user_bram/wstrb[3]
                         RAMB36E1                                     r  user_bram/RAM_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            delayed_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.422ns  (logic 1.096ns (45.231%)  route 1.327ns (54.769%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    wbs_cyc_i_IBUF
                                                                      r  delayed_count[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.895 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     2.422    ready1
                         FDRE                                         r  delayed_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[0]/C

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            delayed_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.422ns  (logic 1.096ns (45.231%)  route 1.327ns (54.769%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    wbs_cyc_i_IBUF
                                                                      r  delayed_count[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.895 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     2.422    ready1
                         FDRE                                         r  delayed_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[10]/C

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            delayed_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.422ns  (logic 1.096ns (45.231%)  route 1.327ns (54.769%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    wbs_cyc_i_IBUF
                                                                      r  delayed_count[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.895 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     2.422    ready1
                         FDRE                                         r  delayed_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[11]/C

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            delayed_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.422ns  (logic 1.096ns (45.231%)  route 1.327ns (54.769%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    wbs_cyc_i_IBUF
                                                                      r  delayed_count[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.895 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     2.422    ready1
                         FDRE                                         r  delayed_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[10]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[11]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[12]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[13]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[14]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[15]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delayed_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delayed_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delayed_count_reg[3]/C





