Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 18 10:12:49 2020
| Host         : DESKTOP-J26TQC9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_RB_timing_summary_routed.rpt -pb TOP_RB_timing_summary_routed.pb -rpx TOP_RB_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_RB
| Device       : 7z100-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: GTXQ_P (HIGH)

 There are 280 register/latch pins with no clock driven by root clock pin: sys_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 811 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.998        0.000                      0                23836        0.045        0.000                      0                23820        1.700        0.000                       0                 13939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                        ------------         ----------      --------------
aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 3.200}        6.400           156.250         
aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 3.200}        6.400           156.250         
  clkfbout                                                                                                                                   {0.000 3.200}        6.400           156.250         
  sync_clk_i                                                                                                                                 {0.000 3.200}        6.400           156.250         
  user_clk_i                                                                                                                                 {0.000 6.400}        12.800          78.125          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                   {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK        3.998        0.000                      0                 1181        0.085        0.000                      0                 1181        2.558        0.000                       0                   613  
aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.700        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                     5.329        0.000                       0                     2  
  sync_clk_i                                                                                                                                       4.089        0.000                      0                   64        0.108        0.000                      0                   64        2.800        0.000                       0                    36  
  user_clk_i                                                                                                                                       4.746        0.000                      0                20615        0.070        0.000                      0                20615        5.632        0.000                       0                 12794  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                        29.223        0.000                      0                  938        0.045        0.000                      0                  938       15.732        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  user_clk_i                                                                                       32.303        0.000                      0                    8                                                                        
user_clk_i                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       12.128        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.707        0.000                      0                  100        0.255        0.000                      0                  100  
**async_default**                                                                           user_clk_i                                                                                  user_clk_i                                                                                        4.683        0.000                      0                  922        0.279        0.000                      0                  922  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.236ns (12.283%)  route 1.685ns (87.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.071 - 6.400 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.500     2.891    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y90        FDRE (Prop_fdre_C_Q)         0.236     3.127 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.685     4.812    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X181Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.354     9.071    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X181Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[2]/C
                         clock pessimism              0.162     9.233    
                         clock uncertainty           -0.035     9.198    
    SLICE_X181Y79        FDRE (Setup_fdre_C_R)       -0.387     8.811    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[2]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.236ns (12.283%)  route 1.685ns (87.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.071 - 6.400 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.500     2.891    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y90        FDRE (Prop_fdre_C_Q)         0.236     3.127 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.685     4.812    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X181Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.354     9.071    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X181Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[4]/C
                         clock pessimism              0.162     9.233    
                         clock uncertainty           -0.035     9.198    
    SLICE_X181Y79        FDRE (Setup_fdre_C_R)       -0.387     8.811    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[4]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.236ns (12.283%)  route 1.685ns (87.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.071 - 6.400 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.500     2.891    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y90        FDRE (Prop_fdre_C_Q)         0.236     3.127 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.685     4.812    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X181Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.354     9.071    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X181Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[6]/C
                         clock pessimism              0.162     9.233    
                         clock uncertainty           -0.035     9.198    
    SLICE_X181Y79        FDRE (Setup_fdre_C_R)       -0.387     8.811    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[6]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.404ns (17.394%)  route 1.919ns (82.606%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.130 - 6.400 ) 
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.379     2.770    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X199Y100       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y100       FDRE (Prop_fdre_C_Q)         0.223     2.993 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[11]/Q
                         net (fo=2, routed)           0.366     3.359    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[11]
    SLICE_X198Y100       LUT4 (Prop_lut4_I1_O)        0.043     3.402 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_8/O
                         net (fo=1, routed)           0.456     3.857    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_8_n_0
    SLICE_X198Y101       LUT5 (Prop_lut5_I4_O)        0.043     3.900 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_7/O
                         net (fo=1, routed)           0.537     4.437    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_7_n_0
    SLICE_X198Y98        LUT6 (Prop_lut6_I5_O)        0.043     4.480 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_4/O
                         net (fo=5, routed)           0.340     4.820    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sh_count_equals_max_i__14
    SLICE_X197Y98        LUT3 (Prop_lut3_I2_O)        0.052     4.872 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_1/O
                         net (fo=1, routed)           0.220     5.093    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/next_sync_done_c
    SLICE_X196Y98        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.413     9.130    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X196Y98        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_reg/C
                         clock pessimism              0.087     9.217    
                         clock uncertainty           -0.035     9.182    
    SLICE_X196Y98        FDRE (Setup_fdre_C_D)       -0.082     9.100    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_reg
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.236ns (12.421%)  route 1.664ns (87.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.071 - 6.400 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.500     2.891    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y90        FDRE (Prop_fdre_C_Q)         0.236     3.127 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.664     4.791    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X179Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.354     9.071    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X179Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[23]/C
                         clock pessimism              0.162     9.233    
                         clock uncertainty           -0.035     9.198    
    SLICE_X179Y79        FDRE (Setup_fdre_C_R)       -0.387     8.811    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[23]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.236ns (12.421%)  route 1.664ns (87.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.071 - 6.400 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.500     2.891    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y90        FDRE (Prop_fdre_C_Q)         0.236     3.127 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.664     4.791    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X179Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.354     9.071    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X179Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[23]/C
                         clock pessimism              0.162     9.233    
                         clock uncertainty           -0.035     9.198    
    SLICE_X179Y79        FDRE (Setup_fdre_C_R)       -0.387     8.811    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[23]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.236ns (12.421%)  route 1.664ns (87.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.071 - 6.400 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.500     2.891    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y90        FDRE (Prop_fdre_C_Q)         0.236     3.127 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.664     4.791    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X179Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.354     9.071    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X179Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[29]/C
                         clock pessimism              0.162     9.233    
                         clock uncertainty           -0.035     9.198    
    SLICE_X179Y79        FDRE (Setup_fdre_C_R)       -0.387     8.811    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[29]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.236ns (12.421%)  route 1.664ns (87.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.071 - 6.400 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.500     2.891    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y90        FDRE (Prop_fdre_C_Q)         0.236     3.127 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.664     4.791    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X178Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.354     9.071    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X178Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[30]/C
                         clock pessimism              0.162     9.233    
                         clock uncertainty           -0.035     9.198    
    SLICE_X178Y79        FDRE (Setup_fdre_C_R)       -0.364     8.834    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[30]
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.236ns (12.421%)  route 1.664ns (87.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.071 - 6.400 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.500     2.891    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y90        FDRE (Prop_fdre_C_Q)         0.236     3.127 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.664     4.791    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X178Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.354     9.071    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X178Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[31]/C
                         clock pessimism              0.162     9.233    
                         clock uncertainty           -0.035     9.198    
    SLICE_X178Y79        FDRE (Setup_fdre_C_R)       -0.364     8.834    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[31]
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.236ns (12.421%)  route 1.664ns (87.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 9.071 - 6.400 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.500     2.891    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y90        FDRE (Prop_fdre_C_Q)         0.236     3.127 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.664     4.791    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X178Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.354     9.071    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X178Y79        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/C
                         clock pessimism              0.162     9.233    
                         clock uncertainty           -0.035     9.198    
    SLICE_X178Y79        FDRE (Setup_fdre_C_R)       -0.364     8.834    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  4.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.688     1.288    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X197Y89        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y89        FDRE (Prop_fdre_C_Q)         0.100     1.388 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[43]/Q
                         net (fo=1, routed)           0.055     1.443    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg_n_0_[43]
    SLICE_X196Y89        LUT3 (Prop_lut3_I2_O)        0.028     1.471 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.471    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/tempData[14]
    SLICE_X196Y89        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.911     1.556    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X196Y89        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/C
                         clock pessimism             -0.257     1.299    
    SLICE_X196Y89        FDRE (Hold_fdre_C_D)         0.087     1.386    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[40]/C
                            (rising edge-triggered cell FDSE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.687     1.287    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X195Y91        FDSE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y91        FDSE (Prop_fdse_C_Q)         0.100     1.387 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[40]/Q
                         net (fo=1, routed)           0.056     1.443    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg_n_0_[40]
    SLICE_X194Y91        LUT3 (Prop_lut3_I2_O)        0.028     1.471 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i[14]_i_1/O
                         net (fo=1, routed)           0.000     1.471    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/tempData[17]
    SLICE_X194Y91        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.910     1.555    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X194Y91        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                         clock pessimism             -0.257     1.298    
    SLICE_X194Y91        FDRE (Hold_fdre_C_D)         0.087     1.385    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.687     1.287    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X187Y97        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y97        FDRE (Prop_fdre_C_Q)         0.100     1.387 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.063     1.450    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r[2]
    SLICE_X186Y97        LUT5 (Prop_lut5_I4_O)        0.028     1.478 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r20/O
                         net (fo=1, routed)           0.000     1.478    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r20_n_0
    SLICE_X186Y97        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.910     1.555    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X186Y97        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg/C
                         clock pessimism             -0.257     1.298    
    SLICE_X186Y97        FDRE (Hold_fdre_C_D)         0.087     1.385    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.524%)  route 0.064ns (33.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.660     1.260    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X185Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y94        FDRE (Prop_fdre_C_Q)         0.100     1.360 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/Q
                         net (fo=5, routed)           0.064     1.424    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/Q[2]
    SLICE_X184Y94        LUT6 (Prop_lut6_I1_O)        0.028     1.452 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/reset_cbcc_comb_i_1/O
                         net (fo=1, routed)           0.000     1.452    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset_n_0
    SLICE_X184Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.882     1.527    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X184Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/C
                         clock pessimism             -0.256     1.271    
    SLICE_X184Y94        FDRE (Hold_fdre_C_D)         0.087     1.358    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.659     1.259    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg_0
    SLICE_X183Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y90        FDRE (Prop_fdre_C_Q)         0.100     1.359 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.414    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_aurora_64b66b_0_cdc_to
    SLICE_X183Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.881     1.526    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg_0
    SLICE_X183Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/C
                         clock pessimism             -0.267     1.259    
    SLICE_X183Y90        FDRE (Hold_fdre_C_D)         0.047     1.306    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.604     1.204    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg5_reg_1
    SLICE_X185Y115       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y115       FDRE (Prop_fdre_C_Q)         0.100     1.304 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.359    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to
    SLICE_X185Y115       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.804     1.449    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg5_reg_1
    SLICE_X185Y115       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.245     1.204    
    SLICE_X185Y115       FDRE (Hold_fdre_C_D)         0.047     1.251    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.630     1.230    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg5_reg_3
    SLICE_X187Y115       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y115       FDRE (Prop_fdre_C_Q)         0.100     1.330 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.385    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_aurora_64b66b_0_cdc_to
    SLICE_X187Y115       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.831     1.476    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg5_reg_3
    SLICE_X187Y115       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/C
                         clock pessimism             -0.246     1.230    
    SLICE_X187Y115       FDRE (Hold_fdre_C_D)         0.047     1.277    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.660     1.260    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg11_reg_1
    SLICE_X185Y93        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y93        FDRE (Prop_fdre_C_Q)         0.100     1.360 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.415    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_aurora_64b66b_0_cdc_to
    SLICE_X185Y93        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.882     1.527    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg11_reg_1
    SLICE_X185Y93        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/C
                         clock pessimism             -0.267     1.260    
    SLICE_X185Y93        FDRE (Hold_fdre_C_D)         0.047     1.307    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.660     1.260    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg5_reg_1
    SLICE_X183Y93        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y93        FDRE (Prop_fdre_C_Q)         0.100     1.360 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.415    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_aurora_64b66b_0_cdc_to
    SLICE_X183Y93        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.882     1.527    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg5_reg_1
    SLICE_X183Y93        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/C
                         clock pessimism             -0.267     1.260    
    SLICE_X183Y93        FDRE (Hold_fdre_C_D)         0.047     1.307    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.690     1.290    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d6_reg_0
    SLICE_X201Y95        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y95        FDRE (Prop_fdre_C_Q)         0.100     1.390 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.445    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_aurora_64b66b_0_cdc_to
    SLICE_X201Y95        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.913     1.558    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d6_reg_0
    SLICE_X201Y95        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/C
                         clock pessimism             -0.268     1.290    
    SLICE_X201Y95        FDRE (Hold_fdre_C_D)         0.047     1.337    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         6.400       3.298      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         6.400       3.298      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         6.400       3.976      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         6.400       4.561      RAMB36_X8Y15        aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         6.400       4.992      BUFGCTRL_X0Y1       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[20]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[21]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[22]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[23]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X186Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[28]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X200Y93       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X200Y93       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X200Y93       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X200Y93       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X200Y93       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X200Y93       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X202Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X202Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X202Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X202Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y88       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y89       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y89       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         6.400       3.976      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         6.400       4.992      BUFGCTRL_X0Y4       aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y2  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y2  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y2  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y2  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.436ns (22.306%)  route 1.519ns (77.694%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     7.944    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X194Y111       FDRE (Setup_fdre_C_CE)      -0.267    12.033    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.436ns (22.306%)  route 1.519ns (77.694%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     7.944    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X194Y111       FDRE (Setup_fdre_C_CE)      -0.267    12.033    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.436ns (22.306%)  route 1.519ns (77.694%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     7.944    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X194Y111       FDRE (Setup_fdre_C_CE)      -0.267    12.033    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.436ns (22.306%)  route 1.519ns (77.694%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     7.944    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X194Y111       FDRE (Setup_fdre_C_CE)      -0.267    12.033    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.436ns (22.471%)  route 1.504ns (77.529%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     7.929    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X194Y108       FDRE (Setup_fdre_C_CE)      -0.267    12.035    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.436ns (22.471%)  route 1.504ns (77.529%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     7.929    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X194Y108       FDRE (Setup_fdre_C_CE)      -0.267    12.035    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.436ns (22.471%)  route 1.504ns (77.529%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     7.929    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X194Y108       FDRE (Setup_fdre_C_CE)      -0.267    12.035    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.436ns (22.471%)  route 1.504ns (77.529%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     7.929    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X194Y108       FDRE (Setup_fdre_C_CE)      -0.267    12.035    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.436ns (22.620%)  route 1.492ns (77.380%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.292     7.917    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y112       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y112       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X194Y112       FDRE (Setup_fdre_C_CE)      -0.267    12.033    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.436ns (22.670%)  route 1.487ns (77.330%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.259     6.248 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     6.683    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X195Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.726 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.211     6.937    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X195Y110       LUT5 (Prop_lut5_I4_O)        0.043     6.980 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.209    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X195Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.252 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.325     7.577    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X195Y111       LUT2 (Prop_lut2_I0_O)        0.048     7.625 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.287     7.912    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X194Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X194Y109       FDRE (Setup_fdre_C_CE)      -0.267    12.035    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  4.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.634     2.584    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_0
    SLICE_X195Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y111       FDRE (Prop_fdre_C_Q)         0.100     2.684 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.739    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to
    SLICE_X195Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.837     3.121    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_0
    SLICE_X195Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.537     2.584    
    SLICE_X195Y111       FDRE (Hold_fdre_C_D)         0.047     2.631    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.633     2.583    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X190Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y111       FDRE (Prop_fdre_C_Q)         0.118     2.701 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.756    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_aurora_64b66b_0_cdc_to
    SLICE_X190Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.836     3.120    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X190Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.537     2.583    
    SLICE_X190Y111       FDRE (Hold_fdre_C_D)         0.042     2.625    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.638     2.588    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_0
    SLICE_X198Y106       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y106       FDRE (Prop_fdre_C_Q)         0.118     2.706 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.761    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_aurora_64b66b_0_cdc_to
    SLICE_X198Y106       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.841     3.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_0
    SLICE_X198Y106       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.537     2.588    
    SLICE_X198Y106       FDRE (Hold_fdre_C_D)         0.042     2.630    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.334%)  route 0.148ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.633     2.583    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X191Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y111       FDRE (Prop_fdre_C_Q)         0.100     2.683 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/Q
                         net (fo=1, routed)           0.148     2.831    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_n_0
    SLICE_X190Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.836     3.120    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X190Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
                         clock pessimism             -0.526     2.594    
    SLICE_X190Y111       FDRE (Hold_fdre_C_D)         0.059     2.653    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.334%)  route 0.148ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.638     2.588    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_0
    SLICE_X199Y106       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y106       FDRE (Prop_fdre_C_Q)         0.100     2.688 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/Q
                         net (fo=1, routed)           0.148     2.836    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_n_0
    SLICE_X198Y106       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.841     3.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_0
    SLICE_X198Y106       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/C
                         clock pessimism             -0.526     2.599    
    SLICE_X198Y106       FDRE (Hold_fdre_C_D)         0.059     2.658    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.633     2.583    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X190Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y111       FDRE (Prop_fdre_C_Q)         0.107     2.690 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/Q
                         net (fo=1, routed)           0.105     2.795    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2
    SLICE_X190Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.836     3.120    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X190Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
                         clock pessimism             -0.537     2.583    
    SLICE_X190Y111       FDRE (Hold_fdre_C_D)         0.002     2.585    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.638     2.588    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_0
    SLICE_X198Y106       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y106       FDRE (Prop_fdre_C_Q)         0.107     2.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.105     2.800    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X198Y106       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.841     3.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_0
    SLICE_X198Y106       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.537     2.588    
    SLICE_X198Y106       FDRE (Hold_fdre_C_D)         0.002     2.590    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.634     2.584    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y110       FDRE (Prop_fdre_C_Q)         0.118     2.702 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.115     2.817    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X194Y110       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.892 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_5
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.837     3.121    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.537     2.584    
    SLICE_X194Y110       FDRE (Hold_fdre_C_D)         0.092     2.676    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.635     2.585    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y109       FDRE (Prop_fdre_C_Q)         0.118     2.703 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.115     2.818    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X194Y109       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.893 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.893    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_5
    SLICE_X194Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.838     3.122    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.537     2.585    
    SLICE_X194Y109       FDRE (Hold_fdre_C_D)         0.092     2.677    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.635     2.585    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y108       FDRE (Prop_fdre_C_Q)         0.118     2.703 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.116     2.819    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X194Y108       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.894 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.894    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_5
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.838     3.122    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X194Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism             -0.537     2.585    
    SLICE_X194Y108       FDRE (Hold_fdre_C_D)         0.092     2.677    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         6.400       3.298      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         6.400       4.992      BUFGCTRL_X0Y2       aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X195Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X195Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X190Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X190Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X198Y106      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X198Y106      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.700         6.400       5.700      SLICE_X195Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X190Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X190Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X195Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X195Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X195Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X195Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X190Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X190Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X198Y106      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X198Y106      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X194Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X194Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X194Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X194Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X194Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X194Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X194Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X194Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X194Y112      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X195Y111      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            idataOutCtrl_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 0.778ns (9.555%)  route 7.364ns (90.445%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.772ns = ( 18.572 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         6.111    12.324    sys_reset_out
    SLICE_X151Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.367 r  idataInCtrl_reg[0][14]_LDC_i_2/O
                         net (fo=2, routed)           0.394    12.761    idataInCtrl_reg[0][14]_LDC_i_2_n_0
    SLICE_X150Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    13.230 f  idataInCtrl_reg[0][14]_LDC/Q
                         net (fo=1, routed)           0.150    13.379    idataInCtrl_reg[0][14]_LDC_n_0
    SLICE_X151Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.422 r  idataInCtrl[0]_inferred_i_18/O
                         net (fo=6, routed)           0.710    14.132    idataInCtrl[0]__0[14]
    SLICE_X162Y37        FDRE                                         r  idataOutCtrl_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.521    18.572    user_clk_out
    SLICE_X162Y37        FDRE                                         r  idataOutCtrl_reg[0][13]/C
                         clock pessimism              0.377    18.949    
                         clock uncertainty           -0.069    18.880    
    SLICE_X162Y37        FDRE (Setup_fdre_C_D)       -0.002    18.878    idataOutCtrl_reg[0][13]
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 0.778ns (9.682%)  route 7.258ns (90.318%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 18.556 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         6.111    12.324    sys_reset_out
    SLICE_X151Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.367 r  idataInCtrl_reg[0][14]_LDC_i_2/O
                         net (fo=2, routed)           0.394    12.761    idataInCtrl_reg[0][14]_LDC_i_2_n_0
    SLICE_X150Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    13.230 f  idataInCtrl_reg[0][14]_LDC/Q
                         net (fo=1, routed)           0.150    13.379    idataInCtrl_reg[0][14]_LDC_n_0
    SLICE_X151Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.422 r  idataInCtrl[0]_inferred_i_18/O
                         net (fo=6, routed)           0.604    14.026    ila_1_rx/inst/ila_core_inst/probe2[14]
    SLICE_X154Y24        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.505    18.556    ila_1_rx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X154Y24        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.377    18.933    
                         clock uncertainty           -0.069    18.864    
    SLICE_X154Y24        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    18.828    ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                         18.828    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.778ns (9.712%)  route 7.233ns (90.288%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 18.567 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         6.111    12.324    sys_reset_out
    SLICE_X151Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.367 r  idataInCtrl_reg[0][14]_LDC_i_2/O
                         net (fo=2, routed)           0.394    12.761    idataInCtrl_reg[0][14]_LDC_i_2_n_0
    SLICE_X150Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    13.230 f  idataInCtrl_reg[0][14]_LDC/Q
                         net (fo=1, routed)           0.150    13.379    idataInCtrl_reg[0][14]_LDC_n_0
    SLICE_X151Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.422 r  idataInCtrl[0]_inferred_i_18/O
                         net (fo=6, routed)           0.579    14.001    ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[14]
    SLICE_X157Y36        FDRE                                         r  ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.516    18.567    ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X157Y36        FDRE                                         r  ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.377    18.944    
                         clock uncertainty           -0.069    18.875    
    SLICE_X157Y36        FDRE (Setup_fdre_C_D)       -0.010    18.865    ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            idataInCtrl_reg[0][14]_P/D
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 0.821ns (10.362%)  route 7.102ns (89.638%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 18.504 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         6.111    12.324    sys_reset_out
    SLICE_X151Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.367 r  idataInCtrl_reg[0][14]_LDC_i_2/O
                         net (fo=2, routed)           0.394    12.761    idataInCtrl_reg[0][14]_LDC_i_2_n_0
    SLICE_X150Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    13.230 f  idataInCtrl_reg[0][14]_LDC/Q
                         net (fo=1, routed)           0.150    13.379    idataInCtrl_reg[0][14]_LDC_n_0
    SLICE_X151Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.422 r  idataInCtrl[0]_inferred_i_18/O
                         net (fo=6, routed)           0.259    13.681    idataInCtrl[0]__0[14]
    SLICE_X151Y32        LUT4 (Prop_lut4_I2_O)        0.043    13.724 r  idataInCtrl[0][14]_C_i_1/O
                         net (fo=2, routed)           0.190    13.913    idataInCtrl[0][14]_C_i_1_n_0
    SLICE_X151Y31        FDPE                                         r  idataInCtrl_reg[0][14]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.453    18.504    user_clk_out
    SLICE_X151Y31        FDPE                                         r  idataInCtrl_reg[0][14]_P/C
                         clock pessimism              0.377    18.881    
                         clock uncertainty           -0.069    18.812    
    SLICE_X151Y31        FDPE (Setup_fdpe_C_D)       -0.022    18.790    idataInCtrl_reg[0][14]_P
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            idataOutCtrl_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 0.778ns (9.834%)  route 7.133ns (90.166%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 18.571 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         5.945    12.158    sys_reset_out
    SLICE_X152Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.201 r  idataInCtrl_reg[0][6]_LDC_i_2/O
                         net (fo=2, routed)           0.327    12.528    idataInCtrl_reg[0][6]_LDC_i_2_n_0
    SLICE_X152Y32        LDCE (SetClr_ldce_CLR_Q)     0.469    12.997 f  idataInCtrl_reg[0][6]_LDC/Q
                         net (fo=1, routed)           0.190    13.187    idataInCtrl_reg[0][6]_LDC_n_0
    SLICE_X152Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.230 r  idataInCtrl[0]_inferred_i_26/O
                         net (fo=6, routed)           0.671    13.901    idataInCtrl[0]__0[6]
    SLICE_X167Y33        FDRE                                         r  idataOutCtrl_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.520    18.571    user_clk_out
    SLICE_X167Y33        FDRE                                         r  idataOutCtrl_reg[0][5]/C
                         clock pessimism              0.377    18.948    
                         clock uncertainty           -0.069    18.879    
    SLICE_X167Y33        FDRE (Setup_fdre_C_D)       -0.019    18.860    idataOutCtrl_reg[0][5]
  -------------------------------------------------------------------
                         required time                         18.860    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 0.778ns (9.920%)  route 7.065ns (90.080%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 18.557 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         5.945    12.158    sys_reset_out
    SLICE_X152Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.201 r  idataInCtrl_reg[0][6]_LDC_i_2/O
                         net (fo=2, routed)           0.327    12.528    idataInCtrl_reg[0][6]_LDC_i_2_n_0
    SLICE_X152Y32        LDCE (SetClr_ldce_CLR_Q)     0.469    12.997 f  idataInCtrl_reg[0][6]_LDC/Q
                         net (fo=1, routed)           0.190    13.187    idataInCtrl_reg[0][6]_LDC_n_0
    SLICE_X152Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.230 r  idataInCtrl[0]_inferred_i_26/O
                         net (fo=6, routed)           0.603    13.833    ila_1_rx/inst/ila_core_inst/probe2[6]
    SLICE_X154Y26        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.506    18.557    ila_1_rx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X154Y26        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism              0.377    18.934    
                         clock uncertainty           -0.069    18.865    
    SLICE_X154Y26        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    18.829    ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                         18.829    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            idataInCtrl_reg[0][2]_C/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 0.814ns (10.386%)  route 7.023ns (89.614%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 18.564 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         5.874    12.087    sys_reset_out
    SLICE_X155Y32        LUT2 (Prop_lut2_I0_O)        0.043    12.130 r  idataInCtrl_reg[0][2]_LDC_i_2/O
                         net (fo=2, routed)           0.241    12.372    idataInCtrl_reg[0][2]_LDC_i_2_n_0
    SLICE_X155Y32        LDCE (SetClr_ldce_CLR_Q)     0.462    12.834 f  idataInCtrl_reg[0][2]_LDC/Q
                         net (fo=1, routed)           0.192    13.025    idataInCtrl_reg[0][2]_LDC_n_0
    SLICE_X156Y32        LUT3 (Prop_lut3_I1_O)        0.043    13.068 r  idataInCtrl[0]_inferred_i_30/O
                         net (fo=6, routed)           0.339    13.407    idataInCtrl[0]__0[2]
    SLICE_X155Y32        LUT4 (Prop_lut4_I2_O)        0.043    13.450 r  idataInCtrl[0][2]_C_i_1/O
                         net (fo=2, routed)           0.377    13.827    idataInCtrl[0][2]_C_i_1_n_0
    SLICE_X156Y33        FDCE                                         r  idataInCtrl_reg[0][2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.513    18.564    user_clk_out
    SLICE_X156Y33        FDCE                                         r  idataInCtrl_reg[0][2]_C/C
                         clock pessimism              0.377    18.941    
                         clock uncertainty           -0.069    18.872    
    SLICE_X156Y33        FDCE (Setup_fdce_C_D)       -0.002    18.870    idataInCtrl_reg[0][2]_C
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            idataInCtrl_reg[0][24]_P/D
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 0.814ns (10.425%)  route 6.994ns (89.575%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 18.570 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         5.362    11.575    sys_reset_out
    SLICE_X164Y32        LUT2 (Prop_lut2_I0_O)        0.043    11.618 r  idataInCtrl_reg[0][24]_LDC_i_2/O
                         net (fo=2, routed)           0.386    12.004    idataInCtrl_reg[0][24]_LDC_i_2_n_0
    SLICE_X164Y32        LDCE (SetClr_ldce_CLR_Q)     0.462    12.466 f  idataInCtrl_reg[0][24]_LDC/Q
                         net (fo=1, routed)           0.269    12.735    idataInCtrl_reg[0][24]_LDC_n_0
    SLICE_X164Y32        LUT3 (Prop_lut3_I1_O)        0.043    12.778 r  idataInCtrl[0]_inferred_i_8/O
                         net (fo=6, routed)           0.573    13.351    idataInCtrl[0]__0[24]
    SLICE_X162Y34        LUT4 (Prop_lut4_I2_O)        0.043    13.394 r  idataInCtrl[0][24]_C_i_1/O
                         net (fo=2, routed)           0.404    13.798    idataInCtrl[0][24]_C_i_1_n_0
    SLICE_X165Y32        FDPE                                         r  idataInCtrl_reg[0][24]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.519    18.570    user_clk_out
    SLICE_X165Y32        FDPE                                         r  idataInCtrl_reg[0][24]_P/C
                         clock pessimism              0.377    18.947    
                         clock uncertainty           -0.069    18.878    
    SLICE_X165Y32        FDPE (Setup_fdpe_C_D)       -0.022    18.856    idataInCtrl_reg[0][24]_P
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            idataOutCtrl_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 0.771ns (9.907%)  route 7.012ns (90.093%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.772ns = ( 18.572 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         5.494    11.707    sys_reset_out
    SLICE_X153Y33        LUT2 (Prop_lut2_I0_O)        0.043    11.750 r  idataInCtrl_reg[0][18]_LDC_i_2/O
                         net (fo=2, routed)           0.462    12.212    idataInCtrl_reg[0][18]_LDC_i_2_n_0
    SLICE_X153Y33        LDCE (SetClr_ldce_CLR_Q)     0.462    12.674 f  idataInCtrl_reg[0][18]_LDC/Q
                         net (fo=1, routed)           0.184    12.858    idataInCtrl_reg[0][18]_LDC_n_0
    SLICE_X153Y33        LUT3 (Prop_lut3_I1_O)        0.043    12.901 r  idataInCtrl[0]_inferred_i_14/O
                         net (fo=6, routed)           0.872    13.773    idataInCtrl[0]__0[18]
    SLICE_X161Y38        FDRE                                         r  idataOutCtrl_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.521    18.572    user_clk_out
    SLICE_X161Y38        FDRE                                         r  idataOutCtrl_reg[0][17]/C
                         clock pessimism              0.377    18.949    
                         clock uncertainty           -0.069    18.880    
    SLICE_X161Y38        FDRE (Setup_fdre_C_D)       -0.008    18.872    idataOutCtrl_reg[0][17]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.778ns (10.080%)  route 6.940ns (89.920%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 18.556 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         5.775    11.988    sys_reset_out
    SLICE_X157Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.031 r  idataInCtrl_reg[0][10]_LDC_i_2/O
                         net (fo=2, routed)           0.485    12.515    idataInCtrl_reg[0][10]_LDC_i_2_n_0
    SLICE_X156Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    12.984 f  idataInCtrl_reg[0][10]_LDC/Q
                         net (fo=1, routed)           0.150    13.134    idataInCtrl_reg[0][10]_LDC_n_0
    SLICE_X157Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.177 r  idataInCtrl[0]_inferred_i_22/O
                         net (fo=6, routed)           0.532    13.708    ila_1_rx/inst/ila_core_inst/probe2[10]
    SLICE_X154Y24        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.505    18.556    ila_1_rx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X154Y24        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
                         clock pessimism              0.377    18.933    
                         clock uncertainty           -0.069    18.864    
    SLICE_X154Y24        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    18.817    ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  5.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][369]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.111%)  route 0.150ns (55.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.658     2.608    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X174Y51        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][369]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y51        FDRE (Prop_fdre_C_Q)         0.118     2.726 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][369]/Q
                         net (fo=1, routed)           0.150     2.876    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[8]
    RAMB36_X8Y10         RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.909     3.193    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X8Y10         RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.542     2.651    
    RAMB36_X8Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     2.806    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][354]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.416%)  route 0.148ns (55.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.684     2.634    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X186Y61        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][354]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y61        FDRE (Prop_fdre_C_Q)         0.118     2.752 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][354]/Q
                         net (fo=1, routed)           0.148     2.900    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[27]
    RAMB36_X9Y12         RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.934     3.218    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y12         RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.543     2.675    
    RAMB36_X9Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     2.830    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][55]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.161%)  route 0.141ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.706     2.656    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X172Y38        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y38        FDRE (Prop_fdre_C_Q)         0.107     2.763 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][55]/Q
                         net (fo=1, routed)           0.141     2.904    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[17]
    RAMB36_X8Y7          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.979     3.263    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X8Y7          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.542     2.721    
    RAMB36_X8Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.111     2.832    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][388]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.337%)  route 0.146ns (57.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.658     2.608    ila_1_rx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X128Y33        FDRE                                         r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][388]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y33        FDRE (Prop_fdre_C_Q)         0.107     2.715 r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][388]/Q
                         net (fo=1, routed)           0.146     2.861    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[25]
    RAMB36_X6Y6          RAMB36E1                                     r  ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.926     3.210    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X6Y6          RAMB36E1                                     r  ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.542     2.668    
    RAMB36_X6Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.119     2.787    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][390]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.335%)  route 0.146ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.658     2.608    ila_1_rx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X128Y33        FDRE                                         r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y33        FDRE (Prop_fdre_C_Q)         0.107     2.715 r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][390]/Q
                         net (fo=1, routed)           0.146     2.861    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[27]
    RAMB36_X6Y6          RAMB36E1                                     r  ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.926     3.210    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X6Y6          RAMB36E1                                     r  ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.542     2.668    
    RAMB36_X6Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.119     2.787    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.608%)  route 0.144ns (57.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.705     2.655    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X172Y37        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y37        FDRE (Prop_fdre_C_Q)         0.107     2.762 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][39]/Q
                         net (fo=1, routed)           0.144     2.906    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[3]
    RAMB36_X8Y7          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.979     3.263    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X8Y7          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.542     2.721    
    RAMB36_X8Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.111     2.832    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 s_axi_tx_tdata_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][309]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.131%)  route 0.108ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.686     2.636    user_clk_out
    SLICE_X191Y58        FDCE                                         r  s_axi_tx_tdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y58        FDCE (Prop_fdce_C_Q)         0.100     2.736 r  s_axi_tx_tdata_reg[20]/Q
                         net (fo=3, routed)           0.108     2.844    ila_1_tx/inst/ila_core_inst/probe8[20]
    SLICE_X186Y58        SRL16E                                       r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][309]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.908     3.192    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X186Y58        SRL16E                                       r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][309]_srl8/CLK
                         clock pessimism             -0.522     2.670    
    SLICE_X186Y58        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.769    ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][309]_srl8
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.131%)  route 0.149ns (53.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.701     2.651    ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X155Y49        FDRE                                         r  ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y49        FDRE (Prop_fdre_C_Q)         0.100     2.751 r  ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.149     2.900    ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[2]
    SLICE_X157Y50        LUT6 (Prop_lut6_I4_O)        0.028     2.928 r  ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[0]_i_1__9/O
                         net (fo=1, routed)           0.000     2.928    ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[0]_i_1__9_n_0
    SLICE_X157Y50        FDRE                                         r  ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.871     3.155    ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X157Y50        FDRE                                         r  ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism             -0.362     2.793    
    SLICE_X157Y50        FDRE (Hold_fdre_C_D)         0.060     2.853    ila_1_rx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 idataOutCtrl_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.957%)  route 0.113ns (53.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.699     2.649    user_clk_out
    SLICE_X173Y29        FDRE                                         r  idataOutCtrl_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y29        FDRE (Prop_fdre_C_Q)         0.100     2.749 r  idataOutCtrl_reg[3][12]/Q
                         net (fo=3, routed)           0.113     2.862    ila_1_tx/inst/ila_core_inst/probe3[12]
    SLICE_X174Y30        SRL16E                                       r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.941     3.225    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X174Y30        SRL16E                                       r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/CLK
                         clock pessimism             -0.542     2.683    
    SLICE_X174Y30        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.785    ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 s_axi_tx_tdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.276%)  route 0.149ns (55.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.687     2.637    user_clk_out
    SLICE_X194Y58        FDCE                                         r  s_axi_tx_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y58        FDCE (Prop_fdce_C_Q)         0.118     2.755 r  s_axi_tx_tdata_reg[14]/Q
                         net (fo=3, routed)           0.149     2.904    ila_1_tx/inst/ila_core_inst/probe8[14]
    SLICE_X190Y57        SRL16E                                       r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.909     3.193    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X190Y57        SRL16E                                       r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8/CLK
                         clock pessimism             -0.522     2.671    
    SLICE_X190Y57        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.825    ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         12.800      6.596      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X8Y4         ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         12.800      10.705     RAMB36_X8Y4         ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X6Y8         ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         12.800      10.705     RAMB36_X6Y8         ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X8Y6         ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         12.800      10.705     RAMB36_X8Y6         ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X9Y11        ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         12.800      10.705     RAMB36_X9Y11        ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X8Y5         ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       12.800      200.560    MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y81       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y81       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y80       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y81       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X138Y81       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.788ns (21.012%)  route 2.962ns (78.988%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 37.457 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.447     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X142Y112       LUT4 (Prop_lut4_I1_O)        0.123     7.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.454     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X138Y112       LUT6 (Prop_lut6_I1_O)        0.043     7.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X138Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.412     8.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X141Y111       LUT5 (Prop_lut5_I1_O)        0.043     8.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.650     8.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X144Y113       LUT3 (Prop_lut3_I1_O)        0.043     8.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X144Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.117    37.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.740    38.197    
                         clock uncertainty           -0.035    38.162    
    SLICE_X144Y113       FDRE (Setup_fdre_C_D)        0.034    38.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 29.223    

Slack (MET) :             29.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.788ns (21.543%)  route 2.870ns (78.457%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 37.457 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.447     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X142Y112       LUT4 (Prop_lut4_I1_O)        0.123     7.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.454     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X138Y112       LUT6 (Prop_lut6_I1_O)        0.043     7.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X138Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.412     8.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X141Y111       LUT5 (Prop_lut5_I1_O)        0.043     8.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.557     8.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X144Y113       LUT3 (Prop_lut3_I1_O)        0.043     8.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X144Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.117    37.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.740    38.197    
                         clock uncertainty           -0.035    38.162    
    SLICE_X144Y113       FDRE (Setup_fdre_C_D)        0.033    38.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.195    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                 29.315    

Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.788ns (21.621%)  route 2.857ns (78.379%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 37.457 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.447     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X142Y112       LUT4 (Prop_lut4_I1_O)        0.123     7.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.454     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X138Y112       LUT6 (Prop_lut6_I1_O)        0.043     7.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X138Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.412     8.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X141Y111       LUT5 (Prop_lut5_I1_O)        0.043     8.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.544     8.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X144Y112       LUT3 (Prop_lut3_I1_O)        0.043     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X144Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.117    37.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.740    38.197    
                         clock uncertainty           -0.035    38.162    
    SLICE_X144Y112       FDRE (Setup_fdre_C_D)        0.034    38.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 29.329    

Slack (MET) :             29.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.788ns (22.119%)  route 2.775ns (77.881%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 37.457 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.447     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X142Y112       LUT4 (Prop_lut4_I1_O)        0.123     7.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.454     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X138Y112       LUT6 (Prop_lut6_I1_O)        0.043     7.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X138Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.412     8.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X141Y111       LUT5 (Prop_lut5_I1_O)        0.043     8.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.462     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X144Y112       LUT3 (Prop_lut3_I1_O)        0.043     8.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X144Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.117    37.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.740    38.197    
                         clock uncertainty           -0.035    38.162    
    SLICE_X144Y112       FDRE (Setup_fdre_C_D)        0.033    38.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.195    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                 29.410    

Slack (MET) :             29.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.788ns (22.216%)  route 2.759ns (77.784%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 37.457 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.447     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X142Y112       LUT4 (Prop_lut4_I1_O)        0.123     7.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.454     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X138Y112       LUT6 (Prop_lut6_I1_O)        0.043     7.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X138Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.412     8.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X141Y111       LUT5 (Prop_lut5_I1_O)        0.043     8.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.446     8.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X144Y113       LUT3 (Prop_lut3_I1_O)        0.043     8.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X144Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.117    37.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.740    38.197    
                         clock uncertainty           -0.035    38.162    
    SLICE_X144Y113       FDRE (Setup_fdre_C_D)        0.034    38.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                 29.427    

Slack (MET) :             29.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.788ns (22.451%)  route 2.722ns (77.549%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 37.457 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.447     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X142Y112       LUT4 (Prop_lut4_I1_O)        0.123     7.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.454     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X138Y112       LUT6 (Prop_lut6_I1_O)        0.043     7.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X138Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.412     8.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X141Y111       LUT5 (Prop_lut5_I1_O)        0.043     8.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.409     8.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X144Y112       LUT3 (Prop_lut3_I1_O)        0.043     8.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.732    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X144Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.117    37.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.740    38.197    
                         clock uncertainty           -0.035    38.162    
    SLICE_X144Y112       FDRE (Setup_fdre_C_D)        0.034    38.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                 29.464    

Slack (MET) :             29.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.788ns (22.732%)  route 2.678ns (77.268%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 37.456 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.447     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X142Y112       LUT4 (Prop_lut4_I1_O)        0.123     7.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.454     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X138Y112       LUT6 (Prop_lut6_I1_O)        0.043     7.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X138Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.546     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X141Y111       LUT6 (Prop_lut6_I5_O)        0.043     8.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.232     8.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X141Y111       LUT6 (Prop_lut6_I5_O)        0.043     8.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X141Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.116    37.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X141Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.717    38.173    
                         clock uncertainty           -0.035    38.138    
    SLICE_X141Y111       FDRE (Setup_fdre_C_D)        0.034    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 29.483    

Slack (MET) :             29.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.448ns (13.904%)  route 2.774ns (86.096%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 37.630 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.280     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT5 (Prop_lut5_I2_O)        0.126     6.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.783     7.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X144Y96        LUT4 (Prop_lut4_I1_O)        0.043     7.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.233     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X143Y96        LUT5 (Prop_lut5_I4_O)        0.043     7.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.290    37.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.644    38.274    
                         clock uncertainty           -0.035    38.239    
    SLICE_X134Y95        FDRE (Setup_fdre_C_R)       -0.281    37.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.958    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                 29.513    

Slack (MET) :             29.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.448ns (13.904%)  route 2.774ns (86.096%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 37.630 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.280     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT5 (Prop_lut5_I2_O)        0.126     6.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.783     7.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X144Y96        LUT4 (Prop_lut4_I1_O)        0.043     7.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.233     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X143Y96        LUT5 (Prop_lut5_I4_O)        0.043     7.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.290    37.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.644    38.274    
                         clock uncertainty           -0.035    38.239    
    SLICE_X134Y95        FDRE (Setup_fdre_C_R)       -0.281    37.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.958    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                 29.513    

Slack (MET) :             29.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.448ns (13.904%)  route 2.774ns (86.096%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 37.630 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.280     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT5 (Prop_lut5_I2_O)        0.126     6.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.783     7.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X144Y96        LUT4 (Prop_lut4_I1_O)        0.043     7.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.233     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X143Y96        LUT5 (Prop_lut5_I4_O)        0.043     7.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.290    37.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.644    38.274    
                         clock uncertainty           -0.035    38.239    
    SLICE_X134Y95        FDRE (Setup_fdre_C_R)       -0.281    37.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.958    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                 29.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.098%)  route 0.108ns (51.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.607     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X141Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y81        FDCE (Prop_fdce_C_Q)         0.100     2.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.108     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X142Y81        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X142Y81        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.571     2.688    
    SLICE_X142Y81        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.524%)  route 0.098ns (49.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.608     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X141Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y82        FDCE (Prop_fdce_C_Q)         0.100     2.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.098     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X138Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X138Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.590     2.669    
    SLICE_X138Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.609     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X143Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y82        FDCE (Prop_fdce_C_Q)         0.100     2.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.103     2.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X142Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.828     3.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X142Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.591     2.669    
    SLICE_X142Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.126%)  route 0.108ns (51.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.607     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X141Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y81        FDCE (Prop_fdce_C_Q)         0.100     2.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.108     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X142Y81        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X142Y81        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.571     2.688    
    SLICE_X142Y81        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.608     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X141Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y82        FDCE (Prop_fdce_C_Q)         0.100     2.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.101     2.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X138Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X138Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.590     2.669    
    SLICE_X138Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.606     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X135Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     2.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.055     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[12]
    SLICE_X134Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.825     3.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X134Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism             -0.591     2.666    
    SLICE_X134Y81        FDRE (Hold_fdre_C_D)         0.059     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.607     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X135Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y82        FDCE (Prop_fdce_C_Q)         0.100     2.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/Q
                         net (fo=1, routed)           0.055     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][14]
    SLICE_X134Y82        LUT5 (Prop_lut5_I4_O)        0.028     2.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1/O
                         net (fo=1, routed)           0.000     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_2
    SLICE_X134Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.826     3.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X134Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism             -0.591     2.667    
    SLICE_X134Y82        FDCE (Hold_fdce_C_D)         0.087     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.875%)  route 0.151ns (60.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.607     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X141Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y81        FDCE (Prop_fdce_C_Q)         0.100     2.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.151     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X142Y81        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X142Y81        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.571     2.688    
    SLICE_X142Y81        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.625%)  route 0.113ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.609     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X143Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y82        FDCE (Prop_fdce_C_Q)         0.091     2.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X142Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.828     3.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X142Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.591     2.669    
    SLICE_X142Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.401%)  route 0.148ns (59.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.608     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X140Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y82        FDCE (Prop_fdce_C_Q)         0.100     2.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.148     2.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X138Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X138Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.590     2.669    
    SLICE_X138Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X146Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X146Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X143Y93  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X145Y91  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X144Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X144Y91  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X145Y93  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X146Y91  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X148Y91  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X142Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       32.303ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (39.023%)  route 0.369ns (60.977%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X132Y80        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.369     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X135Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X135Y80        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 32.303    

Slack (MET) :             32.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.621ns  (logic 0.236ns (38.031%)  route 0.385ns (61.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y81                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X132Y81        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.385     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X134Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X134Y84        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 32.321    

Slack (MET) :             32.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.562ns  (logic 0.204ns (36.331%)  route 0.358ns (63.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y84                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X139Y84        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.358     0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X140Y86        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X140Y86        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                 32.348    

Slack (MET) :             32.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.645ns  (logic 0.259ns (40.155%)  route 0.386ns (59.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y81                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X132Y81        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.386     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X134Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X134Y84        FDCE (Setup_fdce_C_D)        0.023    33.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.023    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                 32.378    

Slack (MET) :             32.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.017%)  route 0.293ns (58.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y84                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X139Y84        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.293     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X140Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X140Y84        FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                 32.414    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.512ns  (logic 0.223ns (43.596%)  route 0.289ns (56.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y84                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X139Y84        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.289     0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X140Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X140Y84        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.498ns  (logic 0.223ns (44.752%)  route 0.275ns (55.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y84                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X139Y84        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.275     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X140Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X140Y84        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 32.492    

Slack (MET) :             32.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.775%)  route 0.298ns (57.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y81                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X133Y81        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.298     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X134Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X134Y84        FDCE (Setup_fdce_C_D)        0.023    33.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.023    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                 32.502    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.128ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.582ns  (logic 0.204ns (35.066%)  route 0.378ns (64.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X135Y80        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.378     0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X133Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X133Y80        FDCE (Setup_fdce_C_D)       -0.090    12.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 12.128    

Slack (MET) :             12.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.513ns  (logic 0.204ns (39.765%)  route 0.309ns (60.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X135Y80        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.309     0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X133Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X133Y80        FDCE (Setup_fdce_C_D)       -0.090    12.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                 12.197    

Slack (MET) :             12.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.963%)  route 0.364ns (62.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X135Y80        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.364     0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X133Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X133Y81        FDCE (Setup_fdce_C_D)       -0.009    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                 12.204    

Slack (MET) :             12.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.124%)  route 0.269ns (56.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y85                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X140Y85        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.269     0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X138Y86        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X138Y86        FDCE (Setup_fdce_C_D)       -0.060    12.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                 12.267    

Slack (MET) :             12.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.524ns  (logic 0.223ns (42.586%)  route 0.301ns (57.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y84                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X140Y84        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.301     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X138Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X138Y84        FDCE (Setup_fdce_C_D)        0.021    12.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 12.297    

Slack (MET) :             12.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.488ns  (logic 0.223ns (45.721%)  route 0.265ns (54.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y84                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X141Y84        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.265     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X139Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X139Y84        FDCE (Setup_fdce_C_D)       -0.009    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 12.303    

Slack (MET) :             12.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.511ns  (logic 0.223ns (43.679%)  route 0.288ns (56.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X135Y80        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.288     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X132Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X132Y80        FDCE (Setup_fdce_C_D)        0.021    12.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 12.310    

Slack (MET) :             12.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.364%)  route 0.280ns (55.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y86                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X140Y86        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X138Y86        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X138Y86        FDCE (Setup_fdce_C_D)        0.022    12.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 12.319    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.405ns (13.070%)  route 2.694ns (86.930%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     8.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X144Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X144Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X144Y96        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 29.707    

Slack (MET) :             29.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.405ns (13.070%)  route 2.694ns (86.930%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     8.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X144Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X144Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X144Y96        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 29.707    

Slack (MET) :             29.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.405ns (13.070%)  route 2.694ns (86.930%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     8.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X144Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X144Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X144Y96        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 29.707    

Slack (MET) :             29.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.405ns (13.070%)  route 2.694ns (86.930%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     8.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X144Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X144Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X144Y96        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 29.707    

Slack (MET) :             29.709ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.405ns (13.079%)  route 2.692ns (86.921%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.580     8.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X145Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X145Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X145Y96        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 29.709    

Slack (MET) :             29.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.405ns (13.889%)  route 2.511ns (86.111%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X144Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X144Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X144Y97        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 29.890    

Slack (MET) :             29.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.405ns (13.889%)  route 2.511ns (86.111%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X144Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X144Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X144Y97        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 29.890    

Slack (MET) :             29.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.405ns (13.889%)  route 2.511ns (86.111%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X144Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X144Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X144Y97        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 29.890    

Slack (MET) :             29.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.405ns (13.889%)  route 2.511ns (86.111%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X144Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X144Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X144Y97        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 29.890    

Slack (MET) :             29.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.405ns (13.889%)  route 2.511ns (86.111%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 37.631 - 33.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.251     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X142Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y111       FDRE (Prop_fdre_C_Q)         0.236     5.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.285     6.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X145Y112       LUT4 (Prop_lut4_I2_O)        0.126     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X144Y99        LUT1 (Prop_lut1_I0_O)        0.043     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X144Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.291    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X144Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.644    38.275    
                         clock uncertainty           -0.035    38.240    
    SLICE_X144Y97        FDCE (Recov_fdce_C_CLR)     -0.212    38.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.028    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 29.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X132Y81        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.824     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X132Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.590     2.666    
    SLICE_X132Y81        FDCE (Remov_fdce_C_CLR)     -0.050     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X132Y81        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.824     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X132Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.590     2.666    
    SLICE_X132Y81        FDCE (Remov_fdce_C_CLR)     -0.050     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X132Y81        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.824     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X132Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.590     2.666    
    SLICE_X132Y81        FDCE (Remov_fdce_C_CLR)     -0.050     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X132Y81        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.824     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X132Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.590     2.666    
    SLICE_X132Y81        FDCE (Remov_fdce_C_CLR)     -0.050     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X133Y81        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.824     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X133Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.590     2.666    
    SLICE_X133Y81        FDCE (Remov_fdce_C_CLR)     -0.069     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X133Y81        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.824     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X133Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.590     2.666    
    SLICE_X133Y81        FDCE (Remov_fdce_C_CLR)     -0.069     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X133Y81        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.824     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X133Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.590     2.666    
    SLICE_X133Y81        FDCE (Remov_fdce_C_CLR)     -0.069     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X133Y81        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.824     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X133Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.590     2.666    
    SLICE_X133Y81        FDCE (Remov_fdce_C_CLR)     -0.069     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.170%)  route 0.149ns (55.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     2.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X130Y80        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     3.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X130Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.590     2.665    
    SLICE_X130Y80        FDCE (Remov_fdce_C_CLR)     -0.050     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.170%)  route 0.149ns (55.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.605     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y81        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y81        FDPE (Prop_fdpe_C_Q)         0.118     2.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     2.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X130Y80        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     3.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X130Y80        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.590     2.665    
    SLICE_X130Y80        FDPE (Remov_fdpe_C_PRE)     -0.052     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            rx_parity_reg[55]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.223ns (2.812%)  route 7.707ns (97.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 18.507 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         7.707    13.920    sys_reset_out
    SLICE_X141Y37        FDCE                                         f  rx_parity_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.456    18.507    user_clk_out
    SLICE_X141Y37        FDCE                                         r  rx_parity_reg[55]/C
                         clock pessimism              0.377    18.884    
                         clock uncertainty           -0.069    18.815    
    SLICE_X141Y37        FDCE (Recov_fdce_C_CLR)     -0.212    18.603    rx_parity_reg[55]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            rx_parity_reg[57]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.223ns (2.812%)  route 7.707ns (97.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 18.507 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         7.707    13.920    sys_reset_out
    SLICE_X141Y37        FDCE                                         f  rx_parity_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.456    18.507    user_clk_out
    SLICE_X141Y37        FDCE                                         r  rx_parity_reg[57]/C
                         clock pessimism              0.377    18.884    
                         clock uncertainty           -0.069    18.815    
    SLICE_X141Y37        FDCE (Recov_fdce_C_CLR)     -0.212    18.603    rx_parity_reg[57]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            rx_parity_reg[60]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.223ns (2.812%)  route 7.707ns (97.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 18.507 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         7.707    13.920    sys_reset_out
    SLICE_X141Y37        FDCE                                         f  rx_parity_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.456    18.507    user_clk_out
    SLICE_X141Y37        FDCE                                         r  rx_parity_reg[60]/C
                         clock pessimism              0.377    18.884    
                         clock uncertainty           -0.069    18.815    
    SLICE_X141Y37        FDCE (Recov_fdce_C_CLR)     -0.212    18.603    rx_parity_reg[60]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            rx_parity_reg[62]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.223ns (2.812%)  route 7.707ns (97.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 18.507 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         7.707    13.920    sys_reset_out
    SLICE_X141Y37        FDCE                                         f  rx_parity_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.456    18.507    user_clk_out
    SLICE_X141Y37        FDCE                                         r  rx_parity_reg[62]/C
                         clock pessimism              0.377    18.884    
                         clock uncertainty           -0.069    18.815    
    SLICE_X141Y37        FDCE (Recov_fdce_C_CLR)     -0.212    18.603    rx_parity_reg[62]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            rx_parity_reg[0]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 0.223ns (2.809%)  route 7.715ns (97.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 18.503 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         7.715    13.928    sys_reset_out
    SLICE_X142Y30        FDCE                                         f  rx_parity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.452    18.503    user_clk_out
    SLICE_X142Y30        FDCE                                         r  rx_parity_reg[0]/C
                         clock pessimism              0.377    18.880    
                         clock uncertainty           -0.069    18.811    
    SLICE_X142Y30        FDCE (Recov_fdce_C_CLR)     -0.154    18.657    rx_parity_reg[0]
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -13.928    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            rx_parity_reg[22]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 0.223ns (2.809%)  route 7.715ns (97.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 18.503 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         7.715    13.928    sys_reset_out
    SLICE_X142Y30        FDCE                                         f  rx_parity_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.452    18.503    user_clk_out
    SLICE_X142Y30        FDCE                                         r  rx_parity_reg[22]/C
                         clock pessimism              0.377    18.880    
                         clock uncertainty           -0.069    18.811    
    SLICE_X142Y30        FDCE (Recov_fdce_C_CLR)     -0.154    18.657    rx_parity_reg[22]
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -13.928    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            idataInCtrl_reg[0][14]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 0.821ns (10.407%)  route 7.068ns (89.593%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 18.504 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         6.111    12.324    sys_reset_out
    SLICE_X151Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.367 r  idataInCtrl_reg[0][14]_LDC_i_2/O
                         net (fo=2, routed)           0.394    12.761    idataInCtrl_reg[0][14]_LDC_i_2_n_0
    SLICE_X150Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    13.230 f  idataInCtrl_reg[0][14]_LDC/Q
                         net (fo=1, routed)           0.150    13.379    idataInCtrl_reg[0][14]_LDC_n_0
    SLICE_X151Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.422 f  idataInCtrl[0]_inferred_i_18/O
                         net (fo=6, routed)           0.171    13.593    idataInCtrl[0]__0[14]
    SLICE_X151Y31        LUT2 (Prop_lut2_I1_O)        0.043    13.636 f  idataInCtrl_reg[0][14]_LDC_i_1/O
                         net (fo=2, routed)           0.243    13.879    idataInCtrl_reg[0][14]_LDC_i_1_n_0
    SLICE_X151Y31        FDPE                                         f  idataInCtrl_reg[0][14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.453    18.504    user_clk_out
    SLICE_X151Y31        FDPE                                         r  idataInCtrl_reg[0][14]_P/C
                         clock pessimism              0.377    18.881    
                         clock uncertainty           -0.069    18.812    
    SLICE_X151Y31        FDPE (Recov_fdpe_C_PRE)     -0.178    18.634    idataInCtrl_reg[0][14]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            rx_parity_reg[51]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 0.223ns (2.843%)  route 7.621ns (97.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 18.507 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         7.621    13.834    sys_reset_out
    SLICE_X141Y36        FDCE                                         f  rx_parity_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.456    18.507    user_clk_out
    SLICE_X141Y36        FDCE                                         r  rx_parity_reg[51]/C
                         clock pessimism              0.377    18.884    
                         clock uncertainty           -0.069    18.815    
    SLICE_X141Y36        FDCE (Recov_fdce_C_CLR)     -0.212    18.603    rx_parity_reg[51]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            rx_parity_reg[53]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 0.223ns (2.843%)  route 7.621ns (97.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 18.507 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         7.621    13.834    sys_reset_out
    SLICE_X141Y36        FDCE                                         f  rx_parity_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.456    18.507    user_clk_out
    SLICE_X141Y36        FDCE                                         r  rx_parity_reg[53]/C
                         clock pessimism              0.377    18.884    
                         clock uncertainty           -0.069    18.815    
    SLICE_X141Y36        FDCE (Recov_fdce_C_CLR)     -0.212    18.603    rx_parity_reg[53]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            rx_parity_reg[54]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 0.223ns (2.843%)  route 7.621ns (97.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 18.507 - 12.800 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.375     5.990    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X187Y102       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y102       FDRE (Prop_fdre_C_Q)         0.223     6.213 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=850, routed)         7.621    13.834    sys_reset_out
    SLICE_X141Y36        FDCE                                         f  rx_parity_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       1.456    18.507    user_clk_out
    SLICE_X141Y36        FDCE                                         r  rx_parity_reg[54]/C
                         clock pessimism              0.377    18.884    
                         clock uncertainty           -0.069    18.815    
    SLICE_X141Y36        FDCE (Recov_fdce_C_CLR)     -0.212    18.603    rx_parity_reg[54]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  4.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.352%)  route 0.142ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.611     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y85        FDPE (Prop_fdpe_C_Q)         0.100     2.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X142Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.831     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X142Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.541     2.574    
    SLICE_X142Y85        FDCE (Remov_fdce_C_CLR)     -0.050     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.352%)  route 0.142ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.611     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y85        FDPE (Prop_fdpe_C_Q)         0.100     2.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X142Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.831     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X142Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.541     2.574    
    SLICE_X142Y85        FDCE (Remov_fdce_C_CLR)     -0.050     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.352%)  route 0.142ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.611     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y85        FDPE (Prop_fdpe_C_Q)         0.100     2.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X142Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.831     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X142Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.541     2.574    
    SLICE_X142Y85        FDCE (Remov_fdce_C_CLR)     -0.050     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.352%)  route 0.142ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.611     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y85        FDPE (Prop_fdpe_C_Q)         0.100     2.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X142Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.831     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X142Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.541     2.574    
    SLICE_X142Y85        FDCE (Remov_fdce_C_CLR)     -0.050     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.352%)  route 0.142ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.611     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y85        FDPE (Prop_fdpe_C_Q)         0.100     2.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X142Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.831     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X142Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.541     2.574    
    SLICE_X142Y85        FDCE (Remov_fdce_C_CLR)     -0.050     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.352%)  route 0.142ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.611     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y85        FDPE (Prop_fdpe_C_Q)         0.100     2.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X142Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.831     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X142Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.541     2.574    
    SLICE_X142Y85        FDCE (Remov_fdce_C_CLR)     -0.050     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.352%)  route 0.142ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.611     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y85        FDPE (Prop_fdpe_C_Q)         0.100     2.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X142Y85        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.831     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X142Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.541     2.574    
    SLICE_X142Y85        FDPE (Remov_fdpe_C_PRE)     -0.052     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.342%)  route 0.168ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.613     2.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X149Y88        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y88        FDRE (Prop_fdre_C_Q)         0.100     2.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.168     2.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X142Y88        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.834     3.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X142Y88        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/C
                         clock pessimism             -0.522     2.596    
    SLICE_X142Y88        FDCE (Remov_fdce_C_CLR)     -0.050     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.730%)  route 0.152ns (60.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.611     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y85        FDPE (Prop_fdpe_C_Q)         0.100     2.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X140Y86        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.830     3.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X140Y86        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.522     2.592    
    SLICE_X140Y86        FDCE (Remov_fdce_C_CLR)     -0.069     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.730%)  route 0.152ns (60.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.611     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y85        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y85        FDPE (Prop_fdpe_C_Q)         0.100     2.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X140Y86        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=12792, routed)       0.830     3.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X140Y86        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.522     2.592    
    SLICE_X140Y86        FDCE (Remov_fdce_C_CLR)     -0.069     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.290    





