// Seed: 1956700829
module module_0;
  always_ff id_1 = 1;
  assign id_1 = 1;
  initial id_1 <= id_1;
  assign id_1 = 1;
  reg  id_2 = id_1;
  wand id_3;
  tri1 id_4 = 1, id_5;
  if (1) assign id_3 = 1;
  else begin : LABEL_0
  end
  assign module_1.id_5 = 0;
  wire id_6;
  assign id_5 = 1;
  wire id_7, id_8;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output logic id_2,
    output tri0 id_3,
    input logic id_4,
    input wor id_5,
    input supply1 id_6
);
  always_comb @(posedge 1'h0)
    if (1 - "") id_3 = id_0 ^ 1;
    else id_2.id_4 <= #1 id_4;
  module_0 modCall_1 ();
endmodule
