Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 24 10:38:02 2025
| Host         : DESKTOP-7D2UER5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file animations_timing_summary_routed.rpt -pb animations_timing_summary_routed.pb -rpx animations_timing_summary_routed.rpx -warn_on_violation
| Design       : animations
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-18  Warning           Missing input or output delay   9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: sec_clk_0/sec_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 11 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.483        0.000                      0                  135        0.053        0.000                      0                  135        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.483        0.000                      0                  135        0.053        0.000                      0                  135        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.890ns (22.636%)  route 3.042ns (77.364%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.724     9.011    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[1]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y93          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.890ns (22.636%)  route 3.042ns (77.364%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.724     9.011    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[2]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y93          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.890ns (22.636%)  route 3.042ns (77.364%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.724     9.011    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[3]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y93          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.890ns (22.636%)  route 3.042ns (77.364%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.724     9.011    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[4]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y93          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.890ns (22.921%)  route 2.993ns (77.079%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.675     8.962    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[5]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.890ns (22.921%)  route 2.993ns (77.079%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.675     8.962    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[6]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.890ns (22.921%)  route 2.993ns (77.079%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.675     8.962    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[7]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.890ns (22.921%)  route 2.993ns (77.079%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.675     8.962    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[8]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.890ns (22.932%)  route 2.991ns (77.068%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.673     8.960    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[17]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y97          FDRE (Setup_fdre_C_R)       -0.524    14.495    sec_clk_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.890ns (22.932%)  route 2.991ns (77.068%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.697     6.293    sec_clk_0/count_reg_n_0_[21]
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.417 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.806     7.223    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.347 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.815     8.163    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.673     8.960    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[18]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y97          FDRE (Setup_fdre_C_R)       -0.524    14.495    sec_clk_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sec_clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.738    sec_clk_0/count_reg_n_0_[23]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  sec_clk_0/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.894    sec_clk_0/count0_carry__4_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  sec_clk_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.934    sec_clk_0/count0_carry__5_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  sec_clk_0/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.987    sec_clk_0/data0[29]
    SLICE_X8Y100         FDRE                                         r  sec_clk_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.922     2.050    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  sec_clk_0/count_reg[29]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.935    sec_clk_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sec_clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.738    sec_clk_0/count_reg_n_0_[23]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  sec_clk_0/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.894    sec_clk_0/count0_carry__4_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  sec_clk_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.934    sec_clk_0/count0_carry__5_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  sec_clk_0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.000    sec_clk_0/data0[31]
    SLICE_X8Y100         FDRE                                         r  sec_clk_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.922     2.050    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  sec_clk_0/count_reg[31]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.935    sec_clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sec_clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.738    sec_clk_0/count_reg_n_0_[23]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  sec_clk_0/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.894    sec_clk_0/count0_carry__4_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  sec_clk_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.934    sec_clk_0/count0_carry__5_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.023 r  sec_clk_0/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.023    sec_clk_0/data0[30]
    SLICE_X8Y100         FDRE                                         r  sec_clk_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.922     2.050    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  sec_clk_0/count_reg[30]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.935    sec_clk_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sec_clk_0/sec_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/sec_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    sec_clk_0/clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  sec_clk_0/sec_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sec_clk_0/sec_clk_reg/Q
                         net (fo=7, routed)           0.123     1.712    sec_clk_0/sec_clk_reg_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  sec_clk_0/sec_clk_i_1/O
                         net (fo=1, routed)           0.000     1.757    sec_clk_0/sec_clk_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  sec_clk_0/sec_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    sec_clk_0/clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  sec_clk_0/sec_clk_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y97          FDRE (Hold_fdre_C_D)         0.092     1.540    sec_clk_0/sec_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.646     1.530    count1/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  count1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  count1/count_reg[11]/Q
                         net (fo=12, routed)          0.118     1.789    count1/out[11]
    SLICE_X13Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  count1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    count1/count_reg[8]_i_1_n_4
    SLICE_X13Y103        FDRE                                         r  count1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.920     2.048    count1/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  count1/count_reg[11]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X13Y103        FDRE (Hold_fdre_C_D)         0.105     1.635    count1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sec_clk_0/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.738    sec_clk_0/count_reg_n_0_[19]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  sec_clk_0/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.848    sec_clk_0/data0[19]
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[19]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.134     1.582    sec_clk_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sec_clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.738    sec_clk_0/count_reg_n_0_[23]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  sec_clk_0/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.848    sec_clk_0/data0[23]
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[23]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.134     1.582    sec_clk_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sec_clk_0/count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.737    sec_clk_0/count_reg_n_0_[11]
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  sec_clk_0/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.847    sec_clk_0/data0[11]
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.833     1.961    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.134     1.581    sec_clk_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sec_clk_0/count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.737    sec_clk_0/count_reg_n_0_[15]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  sec_clk_0/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.847    sec_clk_0/data0[15]
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.833     1.961    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.134     1.581    sec_clk_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sec_clk_0/count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.737    sec_clk_0/count_reg_n_0_[3]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  sec_clk_0/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.847    sec_clk_0/data0[3]
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.833     1.961    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.134     1.581    sec_clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y94   reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y101  count1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y103  count1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y103  count1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y104  count1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y104  count1/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y104  count1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y94   reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y94   reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y101  count1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y101  count1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103  count1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103  count1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103  count1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103  count1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104  count1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104  count1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y94   reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y94   reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y101  count1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y101  count1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103  count1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103  count1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103  count1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103  count1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104  count1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104  count1/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.999ns  (logic 0.746ns (37.317%)  route 1.253ns (62.683%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           1.253     1.672    eight_count/addra[2]
    SLICE_X9Y96          LUT3 (Prop_lut3_I2_O)        0.327     1.999 r  eight_count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.999    eight_count/p_0_in__0[2]
    SLICE_X9Y96          FDRE                                         r  eight_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.507ns  (logic 0.744ns (49.359%)  route 0.763ns (50.641%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.763     1.182    eight_count/addra[2]
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.325     1.507 r  eight_count/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.507    eight_count/p_0_in__0[4]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.481ns  (logic 0.718ns (48.470%)  route 0.763ns (51.530%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.763     1.182    eight_count/addra[2]
    SLICE_X9Y95          LUT4 (Prop_lut4_I2_O)        0.299     1.481 r  eight_count/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.481    eight_count/p_0_in__0[3]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.419ns  (logic 0.580ns (40.861%)  route 0.839ns (59.139%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.839     1.295    eight_count/addra[1]
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124     1.419 r  eight_count/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.419    eight_count/p_0_in__0[5]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.269ns  (logic 0.580ns (45.697%)  route 0.689ns (54.303%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.689     1.145    eight_count/addra[0]
    SLICE_X9Y95          LUT1 (Prop_lut1_I0_O)        0.124     1.269 r  eight_count/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.269    eight_count/p_0_in__0[0]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.198ns  (logic 0.580ns (48.408%)  route 0.618ns (51.592%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.618     1.074    eight_count/addra[0]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124     1.198 r  eight_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.198    eight_count/p_0_in__0[1]
    SLICE_X9Y96          FDRE                                         r  eight_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.532%)  route 0.155ns (45.468%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.155     0.296    eight_count/addra[3]
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.341 r  eight_count/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.341    eight_count/p_0_in__0[5]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.168     0.309    eight_count/addra[1]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  eight_count/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    eight_count/p_0_in__0[3]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.189ns (52.875%)  route 0.168ns (47.125%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.168     0.309    eight_count/addra[1]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.048     0.357 r  eight_count/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    eight_count/p_0_in__0[4]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.180     0.321    eight_count/addra[1]
    SLICE_X9Y96          LUT3 (Prop_lut3_I1_O)        0.042     0.363 r  eight_count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    eight_count/p_0_in__0[2]
    SLICE_X9Y96          FDRE                                         r  eight_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.180     0.321    eight_count/addra[1]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  eight_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    eight_count/p_0_in__0[1]
    SLICE_X9Y96          FDRE                                         r  eight_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.346%)  route 0.253ns (57.654%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.253     0.394    eight_count/addra[0]
    SLICE_X9Y95          LUT1 (Prop_lut1_I0_O)        0.045     0.439 r  eight_count/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.439    eight_count/p_0_in__0[0]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.944ns  (logic 9.894ns (62.053%)  route 6.050ns (37.947%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LDCE=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.121    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     6.003 r  <hidden>
                         net (fo=4, routed)           0.905     6.909    convert/douta[2]
    SLICE_X12Y95         LDCE (DToQ_ldce_D_Q)         0.496     7.405 r  convert/angle2_reg[8]/Q
                         net (fo=5, routed)           0.860     8.265    dc2/angle2[1]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    12.106 r  dc2/value0/P[2]
                         net (fo=2, routed)           1.291    13.397    dc2/value0_n_103
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124    13.521 r  dc2/PWM0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    13.521    comp3/S[1]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  comp3/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.071    comp3/PWM0_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.186    comp3/PWM0_carry__0_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.343 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.993    17.336    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.730    21.065 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.065    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.829ns  (logic 9.699ns (61.272%)  route 6.130ns (38.728%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LDPE=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.121    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.003 r  <hidden>
                         net (fo=4, routed)           1.269     7.272    convert/douta[1]
    SLICE_X10Y100        LDPE (DToQ_ldpe_D_Q)         0.482     7.754 r  convert/angle1_reg[7]/Q
                         net (fo=4, routed)           0.754     8.509    dc1/angle1[0]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    12.350 r  dc1/value0/P[7]
                         net (fo=2, routed)           1.161    13.511    dc1/value0_n_98
    SLICE_X12Y101        LUT4 (Prop_lut4_I2_O)        0.124    13.635 r  dc1/PWM0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    13.635    comp2/S[3]
    SLICE_X12Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.011 r  comp2/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.011    comp2/PWM0_carry_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.128 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.128    comp2/PWM0_carry__0_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.285 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.946    17.231    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.720    20.950 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.950    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.348ns  (logic 4.979ns (43.873%)  route 6.369ns (56.127%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.741     5.262    count1/clk_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  count1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.456     5.718 r  count1/count_reg[5]/Q
                         net (fo=12, routed)          1.865     7.583    dc4/out[5]
    SLICE_X12Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.707 r  dc4/PWM0_carry_i_6__3/O
                         net (fo=1, routed)           0.000     7.707    comp5/S[2]
    SLICE_X12Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.087 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.087    comp5/PWM0_carry_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.204 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.204    comp5/PWM0_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.361 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.504    12.866    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.745    16.611 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.611    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.532ns  (logic 5.012ns (52.582%)  route 4.520ns (47.418%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.740     5.261    count1/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  count1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  count1/count_reg[11]/Q
                         net (fo=12, routed)          1.348     7.065    dc0/out[11]
    SLICE_X11Y102        LUT4 (Prop_lut4_I3_O)        0.124     7.189 r  dc0/PWM0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.189    comp1/PWM0_carry__1_1[1]
    SLICE_X11Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.739 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.739    comp1/PWM0_carry__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.896 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           3.172    11.068    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.725    14.793 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.793    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.995ns (54.944%)  route 4.096ns (45.056%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.740     5.261    count1/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  count1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  count1/count_reg[11]/Q
                         net (fo=12, routed)          1.570     7.287    dc3/out[11]
    SLICE_X11Y106        LUT4 (Prop_lut4_I3_O)        0.124     7.411 r  dc3/PWM0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     7.411    comp4/PWM0_carry__1_1[1]
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.961 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.961    comp4/PWM0_carry__0_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.526    10.645    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.708    14.353 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.353    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.124ns  (logic 0.518ns (24.390%)  route 1.606ns (75.610%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  reset_reg/Q
                         net (fo=11, routed)          1.606     7.202    eight_count/reset
    SLICE_X9Y96          FDRE                                         r  eight_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.124ns  (logic 0.518ns (24.390%)  route 1.606ns (75.610%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  reset_reg/Q
                         net (fo=11, routed)          1.606     7.202    eight_count/reset
    SLICE_X9Y96          FDRE                                         r  eight_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 0.518ns (30.645%)  route 1.172ns (69.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  reset_reg/Q
                         net (fo=11, routed)          1.172     6.768    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 0.518ns (30.645%)  route 1.172ns (69.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  reset_reg/Q
                         net (fo=11, routed)          1.172     6.768    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 0.518ns (30.645%)  route 1.172ns (69.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  reset_reg/Q
                         net (fo=11, routed)          1.172     6.768    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.164ns (25.935%)  route 0.468ns (74.065%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  reset_reg/Q
                         net (fo=11, routed)          0.468     2.080    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.164ns (25.935%)  route 0.468ns (74.065%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  reset_reg/Q
                         net (fo=11, routed)          0.468     2.080    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.164ns (25.935%)  route 0.468ns (74.065%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  reset_reg/Q
                         net (fo=11, routed)          0.468     2.080    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.164ns (25.935%)  route 0.468ns (74.065%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  reset_reg/Q
                         net (fo=11, routed)          0.468     2.080    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.164ns (20.427%)  route 0.639ns (79.573%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  reset_reg/Q
                         net (fo=11, routed)          0.639     2.250    eight_count/reset
    SLICE_X9Y96          FDRE                                         r  eight_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.164ns (20.427%)  route 0.639ns (79.573%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  reset_reg/Q
                         net (fo=11, routed)          0.639     2.250    eight_count/reset
    SLICE_X9Y96          FDRE                                         r  eight_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.553ns (59.700%)  route 1.049ns (40.300%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.646     1.530    count1/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  count1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.671 f  count1/count_reg[19]/Q
                         net (fo=12, routed)          0.311     1.982    dc3/out[19]
    SLICE_X11Y107        LUT4 (Prop_lut4_I2_O)        0.043     2.025 r  dc3/PWM0_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000     2.025    comp4/JB[3][1]
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.121 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.737     2.858    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.273     4.132 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.132    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.610ns (58.827%)  route 1.127ns (41.173%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.646     1.530    count1/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  count1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.671 f  count1/count_reg[15]/Q
                         net (fo=12, routed)          0.174     1.844    dc1/out[15]
    SLICE_X12Y102        LUT4 (Prop_lut4_I2_O)        0.049     1.893 r  dc1/PWM0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.893    comp2/PWM0_carry__1_0[3]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.984 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.984    comp2/PWM0_carry__0_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.029 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.953     2.982    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.284     4.266 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.266    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.626ns (55.682%)  route 1.294ns (44.318%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.646     1.530    count1/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  count1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.671 f  count1/count_reg[12]/Q
                         net (fo=12, routed)          0.317     1.988    dc2/out[12]
    SLICE_X13Y99         LUT4 (Prop_lut4_I1_O)        0.051     2.039 r  dc2/PWM0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     2.039    comp3/PWM0_carry__1_0[2]
    SLICE_X13Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.133 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.133    comp3/PWM0_carry__0_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.178 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.976     3.154    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.295     4.449 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.449    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.617ns (55.367%)  route 1.303ns (44.633%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.646     1.530    count1/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  count1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.671 f  count1/count_reg[15]/Q
                         net (fo=12, routed)          0.266     1.937    dc0/out[15]
    SLICE_X11Y102        LUT4 (Prop_lut4_I2_O)        0.049     1.986 r  dc0/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.986    comp1/PWM0_carry__1_0[3]
    SLICE_X11Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.078 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.078    comp1/PWM0_carry__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.123 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.037     3.160    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.290     4.450 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.450    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 1.070ns (22.956%)  route 3.590ns (77.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  sw_IBUF_inst/O
                         net (fo=1, routed)           3.590     4.535    sw_IBUF
    SLICE_X14Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.659 r  reset_i_1/O
                         net (fo=1, routed)           0.000     4.659    reset_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440     4.781    clk_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  reset_reg/C

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.357ns  (logic 0.456ns (33.594%)  route 0.901ns (66.406%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.901     1.357    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.477     4.818    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.356ns  (logic 0.456ns (33.633%)  route 0.900ns (66.367%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.900     1.356    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.476     4.817    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.377%)  route 0.798ns (63.623%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.798     1.254    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.476     4.817    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.846%)  route 0.782ns (63.154%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.782     1.238    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.477     4.818    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.893%)  route 0.780ns (63.107%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.780     1.236    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.476     4.817    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.183ns  (logic 0.419ns (35.432%)  route 0.764ns (64.568%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.764     1.183    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.476     4.817    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.794%)  route 0.662ns (59.206%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.662     1.118    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.477     4.818    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.794%)  route 0.662ns (59.206%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.662     1.118    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.476     4.817    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.855%)  route 0.608ns (57.145%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.608     1.064    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.477     4.818    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.157%)  route 0.169ns (56.843%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.169     0.297    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.821%)  route 0.232ns (62.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.232     0.373    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.821%)  route 0.232ns (62.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.232     0.373    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.794%)  route 0.251ns (66.206%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.251     0.379    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.655%)  route 0.252ns (66.345%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.252     0.380    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.002%)  route 0.240ns (62.998%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.240     0.381    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.079%)  route 0.298ns (69.921%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.298     0.426    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.933%)  route 0.301ns (68.067%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.301     0.442    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.402%)  route 0.308ns (68.598%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.308     0.449    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.293%)  route 0.310ns (68.707%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.310     0.451    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>





