Analysis & Synthesis report for VerilogCam
Mon Oct 21 15:20:59 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top_level|FSM:u_FSM|current_CAM_state
 10. State Machine - |top_level|FSM:u_FSM|current_state
 11. State Machine - |top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg
 12. State Machine - |top_level|IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated
 18. Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated
 19. Parameter Settings for User Entity Instance: IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver
 20. Parameter Settings for User Entity Instance: my_altpll:Inst_vga_pll|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: VGA:Inst_VGA
 22. Parameter Settings for User Entity Instance: ov7670_controller:Inst_ov7670_controller
 23. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: target_finder:get_orange
 26. Parameter Settings for User Entity Instance: classification:classifier
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "FSM:u_FSM"
 30. Port Connectivity Checks: "classification:classifier"
 31. Port Connectivity Checks: "target_finder:get_orange"
 32. Port Connectivity Checks: "RGB:Inst_RGB"
 33. Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"
 34. Port Connectivity Checks: "IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 21 15:20:59 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; VerilogCam                                  ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,069                                       ;
;     Total combinational functions  ; 1,005                                       ;
;     Dedicated logic registers      ; 548                                         ;
; Total registers                    ; 548                                         ;
; Total pins                         ; 129                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,572,864                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_level          ; VerilogCam         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; xFSM/FSM.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/projects/TESTING/CAM/xFSM/FSM.sv                           ;         ;
; xIR/IR_Remote/IR_top_level.sv      ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/IR_top_level.sv         ;         ;
; xIR/IR_Remote/IR_RECEIVE_Terasic.v ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/IR_RECEIVE_Terasic.v    ;         ;
; top_level.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv                          ;         ;
; xCAMERA/vga.v                      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/vga.v                         ;         ;
; xCAMERA/target_finder.sv           ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/target_finder.sv              ;         ;
; xCAMERA/RGB.v                      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/RGB.v                         ;         ;
; xCAMERA/ov7670_registers.v         ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_registers.v            ;         ;
; xCAMERA/ov7670_controller.v        ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_controller.v           ;         ;
; xCAMERA/ov7670_capture.v           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_capture.v              ;         ;
; xCAMERA/my_frame_buffer_15to0.v    ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_frame_buffer_15to0.v       ;         ;
; xCAMERA/my_altpll.v                ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_altpll.v                   ;         ;
; xCAMERA/i2c_sender.v               ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/i2c_sender.v                  ;         ;
; xCAMERA/frame_buffer.v             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/frame_buffer.v                ;         ;
; xCAMERA/classification.sv          ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/classification.sv             ;         ;
; xCAMERA/address_Generator.v        ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/address_Generator.v           ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal201.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/my_altpll_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projects/TESTING/CAM/db/my_altpll_altpll.v                 ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_eik1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_eik1.tdf                ;         ;
; db/decode_rsa.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projects/TESTING/CAM/db/decode_rsa.tdf                     ;         ;
; db/decode_k8a.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projects/TESTING/CAM/db/decode_k8a.tdf                     ;         ;
; db/mux_mob.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projects/TESTING/CAM/db/mux_mob.tdf                        ;         ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,069                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 1005                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 365                                                                                             ;
;     -- 3 input functions                    ; 228                                                                                             ;
;     -- <=2 input functions                  ; 412                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 575                                                                                             ;
;     -- arithmetic mode                      ; 430                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 548                                                                                             ;
;     -- Dedicated logic registers            ; 548                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 129                                                                                             ;
; Total memory bits                           ; 1572864                                                                                         ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 587                                                                                             ;
; Total fan-out                               ; 10907                                                                                           ;
; Average fan-out                             ; 5.44                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                     ; Entity Name           ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |top_level                                       ; 1005 (0)            ; 548 (0)                   ; 1572864     ; 0            ; 0       ; 0         ; 129  ; 0            ; |top_level                                                                                                                                                              ; top_level             ; work         ;
;    |Address_Generator:Inst_Address_Generator|    ; 20 (20)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|Address_Generator:Inst_Address_Generator                                                                                                                     ; Address_Generator     ; work         ;
;    |FSM:u_FSM|                                   ; 18 (18)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|FSM:u_FSM                                                                                                                                                    ; FSM                   ; work         ;
;    |IR_top_level:u_IR_top_level|                 ; 137 (0)             ; 99 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|IR_top_level:u_IR_top_level                                                                                                                                  ; IR_top_level          ; work         ;
;       |IR_RECEIVE:ir_receiver|                   ; 137 (137)           ; 99 (99)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver                                                                                                           ; IR_RECEIVE            ; work         ;
;    |RGB:Inst_RGB|                                ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|RGB:Inst_RGB                                                                                                                                                 ; RGB                   ; work         ;
;    |VGA:Inst_VGA|                                ; 45 (45)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|VGA:Inst_VGA                                                                                                                                                 ; VGA                   ; work         ;
;    |classification:classifier|                   ; 378 (378)           ; 213 (213)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|classification:classifier                                                                                                                                    ; classification        ; work         ;
;    |frame_buffer:Inst_frame_buffer|              ; 28 (0)              ; 3 (0)                     ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer                                                                                                                               ; frame_buffer          ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_bottom| ; 10 (0)              ; 3 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                      ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|       ; 10 (0)              ; 3 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                      ; altsyncram            ; work         ;
;             |altsyncram_eik1:auto_generated|     ; 10 (0)              ; 3 (3)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated                       ; altsyncram_eik1       ; work         ;
;                |decode_rsa:decode2|              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_rsa:decode2    ; decode_rsa            ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_top|    ; 18 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top                                                                                         ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|       ; 18 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                         ; altsyncram            ; work         ;
;             |altsyncram_eik1:auto_generated|     ; 18 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated                          ; altsyncram_eik1       ; work         ;
;                |decode_k8a:rden_decode_b|        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_k8a:rden_decode_b ; decode_k8a            ; work         ;
;                |decode_rsa:decode2|              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_rsa:decode2       ; decode_rsa            ; work         ;
;    |my_altpll:Inst_vga_pll|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|my_altpll:Inst_vga_pll                                                                                                                                       ; my_altpll             ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|my_altpll:Inst_vga_pll|altpll:altpll_component                                                                                                               ; altpll                ; work         ;
;          |my_altpll_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated                                                                               ; my_altpll_altpll      ; work         ;
;    |ov7670_capture:Inst_ov7670_capture|          ; 23 (23)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_capture:Inst_ov7670_capture                                                                                                                           ; ov7670_capture        ; work         ;
;    |ov7670_controller:Inst_ov7670_controller|    ; 226 (1)             ; 137 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller                                                                                                                     ; ov7670_controller     ; work         ;
;       |i2c_sender:Inst_i2c_sender|               ; 79 (79)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender                                                                                          ; i2c_sender            ; work         ;
;       |ov7670_registers:Inst_ov7670_registers|   ; 146 (146)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers                                                                              ; ov7670_registers      ; work         ;
;    |target_finder:get_orange|                    ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|target_finder:get_orange                                                                                                                                     ; target_finder         ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|FSM:u_FSM|current_CAM_state                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+
; Name                     ; current_CAM_state.FOLLOW ; current_CAM_state.PAUSE ; current_CAM_state.SEARCH ;
+--------------------------+--------------------------+-------------------------+--------------------------+
; current_CAM_state.SEARCH ; 0                        ; 0                       ; 0                        ;
; current_CAM_state.FOLLOW ; 1                        ; 0                       ; 1                        ;
; current_CAM_state.PAUSE  ; 0                        ; 1                       ; 1                        ;
+--------------------------+--------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top_level|FSM:u_FSM|current_state                             ;
+--------------------+--------------------+------------------+-------------------+
; Name               ; current_state.IDLE ; current_state.IR ; current_state.CAM ;
+--------------------+--------------------+------------------+-------------------+
; current_state.IDLE ; 0                  ; 0                ; 0                 ;
; current_state.CAM  ; 1                  ; 0                ; 1                 ;
; current_state.IR   ; 1                  ; 1                ; 0                 ;
+--------------------+--------------------+------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; sreg.1111111111111111 ; sreg.1011100000001010 ; sreg.1011001110000010 ; sreg.1011001000001110 ; sreg.1011000100001100 ; sreg.1011000010000100 ; sreg.1001101000000000 ; sreg.1001011000000000 ; sreg.1001000100000000 ; sreg.1001000000000000 ; sreg.1000111100000000 ; sreg.1000111000000000 ; sreg.1000110101001111 ; sreg.1000110000000000 ; sreg.0111010000010000 ; sreg.0110101101001010 ; sreg.0110100100000000 ; sreg.0101100000011110 ; sreg.0101010001000000 ; sreg.0101001100101001 ; sreg.0101001000010111 ; sreg.0101000100001100 ; sreg.0101000000110100 ; sreg.0100111101000000 ; sreg.0100111000100000 ; sreg.0100110101000000 ; sreg.0100000000010000 ; sreg.0011111000000000 ; sreg.0011110111000000 ; sreg.0011110001111000 ; sreg.0011101000000100 ; sreg.0011100100101010 ; sreg.0011100001110001 ; sreg.0011011100011101 ; sreg.0011010100001011 ; sreg.0011001100001011 ; sreg.0011001010100100 ; sreg.0010100100000111 ; sreg.0010001010010001 ; sreg.0010000100000010 ; sreg.0001111000110111 ; sreg.0001101001111011 ; sreg.0001100100000011 ; sreg.0001100001100001 ; sreg.0001011100010001 ; sreg.0001011000000010 ; sreg.0001010000111000 ; sreg.0001001010000000 ; sreg.0001001000000100 ; sreg.0001000100000000 ; sreg.0000111101001011 ; sreg.0000111001100001 ; sreg.0000110000000000 ; sreg.0000010000000000 ; sreg.0000001100001010 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; sreg.0000001100001010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; sreg.0000010000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; sreg.0000110000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; sreg.0000111001100001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; sreg.0000111101001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001000100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001001000000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001001010000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001010000111000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001011000000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001011100010001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001100001100001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001100100000011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001101001111011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001111000110111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010000100000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010001010010001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010100100000111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011001010100100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011001100001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011010100001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011011100011101 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011100001110001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011100100101010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011101000000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011110001111000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011110111000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011111000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100000000010000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100110101000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100111000100000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100111101000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101000000110100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101000100001100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101001000010111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101001100101001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101010001000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101100000011110 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0110100100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0110101101001010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0111010000010000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000110000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000110101001111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000111000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000111100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001000000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001000100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001011000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001101000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011000010000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011000100001100 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011001000001110 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011001110000010 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011100000001010 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1111111111111111 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |top_level|IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver|state ;
+----------------+------------+----------------+--------------------------------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE                       ;
+----------------+------------+----------------+--------------------------------------+
; state.IDLE     ; 0          ; 0              ; 0                                    ;
; state.GUIDANCE ; 1          ; 0              ; 1                                    ;
; state.DATAREAD ; 1          ; 1              ; 0                                    ;
+----------------+------------+----------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[2] ; Merged with frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[2] ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1] ; Merged with frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1] ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0] ; Merged with frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0] ;
; classification:classifier|direction[2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~2                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~3                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~4                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~5                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~6                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~7                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~8                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~9                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~10                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~11                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~12                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~13                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~14                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~15                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~16                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~17                                                              ; Lost fanout                                                                                                                                                         ;
; Total Number of Removed Registers = 21                                                                                                               ;                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 548   ;
; Number of registers using Synchronous Clear  ; 282   ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 91    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 307   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                             ;
+--------------------------------------------------------------------------------+---------+
; Inverted Register                                                              ; Fan out ;
+--------------------------------------------------------------------------------+---------+
; VGA:Inst_VGA|Vcnt[9]                                                           ; 5       ;
; VGA:Inst_VGA|Vcnt[3]                                                           ; 4       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0] ; 4       ;
; Total number of inverted registers = 3                                         ;         ;
+--------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|classification:classifier|total_orange_pixels[17]                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top_level|Address_Generator:Inst_Address_Generator|val[0]                                 ;
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level|IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver|bitcount[4]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_level|ov7670_capture:Inst_ov7670_capture|href_last[0]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|classification:classifier|pixel_count[13]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level|classification:classifier|direction[0]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|classification:classifier|orange_count_left[25]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|classification:classifier|orange_count_right[14]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|classification:classifier|orange_count_center[5]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_level|FSM:u_FSM|HEX7[1]                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |top_level|RGB:Inst_RGB|G[3]                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |top_level|target_finder:get_orange|red_out[0]                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_level|IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver|Selector0                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver ;
+-------------------+--------+--------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                               ;
+-------------------+--------+--------------------------------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                                                    ;
; GUIDANCE          ; 01     ; Unsigned Binary                                                    ;
; DATAREAD          ; 10     ; Unsigned Binary                                                    ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                                                     ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                                                     ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                                                     ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                                                     ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                                                     ;
+-------------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_altpll:Inst_vga_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_altpll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Signed Integer                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; my_altpll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:Inst_VGA ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; HM             ; 799   ; Signed Integer                   ;
; HD             ; 640   ; Signed Integer                   ;
; HF             ; 16    ; Signed Integer                   ;
; HB             ; 48    ; Signed Integer                   ;
; HR             ; 96    ; Signed Integer                   ;
; VM             ; 524   ; Signed Integer                   ;
; VD             ; 480   ; Signed Integer                   ;
; VF             ; 10    ; Signed Integer                   ;
; VB             ; 33    ; Signed Integer                   ;
; VR             ; 2     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7670_controller:Inst_ov7670_controller ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; camera_address ; 01000010 ; Unsigned Binary                                           ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_eik1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_eik1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: target_finder:get_orange ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; THRESH_R_MIN   ; 1000  ; Unsigned Binary                              ;
; THRESH_R_MAX   ; 1111  ; Unsigned Binary                              ;
; THRESH_G_MIN   ; 0010  ; Unsigned Binary                              ;
; THRESH_G_MAX   ; 0101  ; Unsigned Binary                              ;
; THRESH_B_MAX   ; 0101  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: classification:classifier ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; TOTAL_PIXELS   ; 76800 ; Signed Integer                                ;
; THRESHOLD      ; 19200 ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; my_altpll:Inst_vga_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                       ;
; Entity Instance                           ; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 12                                                                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 12                                                                                                      ;
;     -- NUMWORDS_B                         ; 65536                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 12                                                                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 12                                                                                                      ;
;     -- NUMWORDS_B                         ; 65536                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM:u_FSM"                                                                                                                                           ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; speed       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "speed[1..1]" will be connected to GND. ;
; state       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; CAM_state   ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; drive_state ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; HEX0        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; HEX1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; HEX2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; HEX3        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; HEX5        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "classification:classifier"                                                                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; red   ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; green ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; blue  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "target_finder:get_orange"                                                                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; red_in   ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; green_in ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; blue_in  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGB:Inst_RGB"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; R[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; G[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                                      ;
; id[7]    ; Input ; Info     ; Stuck at GND                                                      ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[0]    ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver"                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; oDATA_READY   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oDATA[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oDATA[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 129                         ;
; cycloneiii_ff         ; 548                         ;
;     CLR               ; 7                           ;
;     CLR SCLR          ; 70                          ;
;     ENA               ; 132                         ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA SCLR          ; 145                         ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 61                          ;
;     SLD               ; 1                           ;
;     plain             ; 102                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1011                        ;
;     arith             ; 430                         ;
;         2 data inputs ; 304                         ;
;         3 data inputs ; 126                         ;
;     normal            ; 581                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 102                         ;
;         4 data inputs ; 365                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 21 15:20:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xfsm/fsm.sv
    Info (12023): Found entity 1: FSM File: C:/intelFPGA_lite/projects/TESTING/CAM/xFSM/FSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/uart_tx_tb.sv
    Info (12023): Found entity 1: uart_tx_tb File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/uart_tx_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/uart_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/seg_hex.v
    Info (12023): Found entity 1: SEG_HEX File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/SEG_HEX.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/pll1.v
    Info (12023): Found entity 1: pll1 File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/pll1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/json_uart_tb.sv
    Info (12023): Found entity 1: json_uart_tb File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_uart_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/json_to_uart_top_tb.sv
    Info (12023): Found entity 1: json_to_uart_top_tb File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/json_to_uart_top.sv
    Info (12023): Found entity 1: json_to_uart_top File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/json_to_uart.sv
    Info (12023): Found entity 1: json_to_uart File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/ir_top_level.sv
    Info (12023): Found entity 1: IR_top_level File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/IR_top_level.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/ir_receive_terasic.v
    Info (12023): Found entity 1: IR_RECEIVE File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/IR_RECEIVE_Terasic.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/ir_controller_tb.sv
    Info (12023): Found entity 1: ir_controller_tb File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/ir_controller_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/ir_controller.sv
    Info (12023): Found entity 1: ir_controller File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/ir_controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/integration_tb.sv
    Info (12023): Found entity 1: integration_tb File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/integration_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file xir/ir_remote/de2_115_ir.v
    Info (12023): Found entity 1: DE2_115_IR File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/DE2_115_IR.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_pitch_detect_tb.sv
    Info (12023): Found entity 1: fft_pitch_detect_tb File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_pitch_detect.sv
    Info (12023): Found entity 1: fft_pitch_detect File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_mag_sq.sv
    Info (12023): Found entity 1: fft_mag_sq File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_mag_sq.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_input_buffer.sv
    Info (12023): Found entity 1: fft_input_buffer File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_input_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_find_peak.sv
    Info (12023): Found entity 1: fft_find_peak File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_find_peak.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/convolusion.sv
    Info (12023): Found entity 1: low_pass_conv File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/async_fifo.v
    Info (12023): Found entity 1: async_fifo File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/async_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/vga.v
    Info (12023): Found entity 1: VGA File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/vga.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/target_finder.sv
    Info (12023): Found entity 1: target_finder File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/target_finder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/rgb.v
    Info (12023): Found entity 1: RGB File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/RGB.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/ov7670_registers.v
    Info (12023): Found entity 1: ov7670_registers File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_registers.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/ov7670_controller.v
    Info (12023): Found entity 1: ov7670_controller File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_controller.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/ov7670_capture.v
    Info (12023): Found entity 1: ov7670_capture File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_capture.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/my_frame_buffer_15to0.v
    Info (12023): Found entity 1: my_frame_buffer_15to0 File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_frame_buffer_15to0.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/my_altpll.v
    Info (12023): Found entity 1: my_altpll File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_altpll.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/i2c_sender.v
    Info (12023): Found entity 1: i2c_sender File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/i2c_sender.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/frame_buffer.v
    Info (12023): Found entity 1: frame_buffer File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/frame_buffer.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/classification.sv
    Info (12023): Found entity 1: classification File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/classification.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xcamera/address_generator.v
    Info (12023): Found entity 1: Address_Generator File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/address_Generator.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file xutils/seven_seg.sv
    Info (12023): Found entity 1: seven_seg File: C:/intelFPGA_lite/projects/TESTING/CAM/xUtils/seven_seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xutils/dstream.sv
    Info (12023): Found entity 1: dstream File: C:/intelFPGA_lite/projects/TESTING/CAM/xUtils/dstream.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xutils/display.sv
    Info (12023): Found entity 1: display File: C:/intelFPGA_lite/projects/TESTING/CAM/xUtils/display.sv Line: 1
Warning (10229): Verilog HDL Expression warning at mic_top_level.sv(53): truncated literal to match 4 bits File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic_top_level.sv
    Info (12023): Found entity 1: mic_top_level File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/set_audio_encoder.sv
    Info (12023): Found entity 1: set_audio_encoder File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/set_audio_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/mic_load.sv
    Info (12023): Found entity 1: mic_load File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/i2c_pll.v
    Info (12023): Found entity 1: i2c_pll File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/i2c_master.sv
    Info (12023): Found entity 1: i2c_master File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_master.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xmicrophone/mic/adc_pll.v
    Info (12023): Found entity 1: adc_pll File: C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/adc_pll.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(219): created implicit net for "fast" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 219
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(229): created implicit net for "speed" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 229
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10034): Output port "HEX0" at top_level.sv(65) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 65
Warning (10034): Output port "HEX1" at top_level.sv(66) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 66
Warning (10034): Output port "HEX2" at top_level.sv(67) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 67
Warning (10034): Output port "HEX3" at top_level.sv(68) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 68
Warning (10034): Output port "LEDG[4..2]" at top_level.sv(83) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 83
Warning (10034): Output port "I2C_SCLK" at top_level.sv(63) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 63
Warning (10034): Output port "AUD_XCK" at top_level.sv(74) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 74
Info (12128): Elaborating entity "IR_top_level" for hierarchy "IR_top_level:u_IR_top_level" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 98
Info (12128): Elaborating entity "IR_RECEIVE" for hierarchy "IR_top_level:u_IR_top_level|IR_RECEIVE:ir_receiver" File: C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/IR_top_level.sv Line: 20
Info (12128): Elaborating entity "my_altpll" for hierarchy "my_altpll:Inst_vga_pll" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 145
Info (12128): Elaborating entity "altpll" for hierarchy "my_altpll:Inst_vga_pll|altpll:altpll_component" File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_altpll.v Line: 82
Info (12130): Elaborated megafunction instantiation "my_altpll:Inst_vga_pll|altpll:altpll_component" File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_altpll.v Line: 82
Info (12133): Instantiated megafunction "my_altpll:Inst_vga_pll|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_altpll.v Line: 82
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_altpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v
    Info (12023): Found entity 1: my_altpll_altpll File: C:/intelFPGA_lite/projects/TESTING/CAM/db/my_altpll_altpll.v Line: 30
Info (12128): Elaborating entity "my_altpll_altpll" for hierarchy "my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:Inst_VGA" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 159
Warning (10230): Verilog HDL assignment warning at vga.v(74): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/vga.v Line: 74
Warning (10230): Verilog HDL assignment warning at vga.v(81): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/vga.v Line: 81
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:Inst_ov7670_controller" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 169
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_controller.v Line: 58
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(65): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/i2c_sender.v Line: 65
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(191): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/i2c_sender.v Line: 191
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers" File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at ov7670_registers.v(68): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_registers.v Line: 68
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:Inst_ov7670_capture" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 178
Warning (10230): Verilog HDL assignment warning at ov7670_capture.v(59): truncated value with size 32 to match size of target (17) File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_capture.v Line: 59
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:Inst_frame_buffer" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 187
Info (12128): Elaborating entity "my_frame_buffer_15to0" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top" File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/frame_buffer.v Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_frame_buffer_15to0.v Line: 78
Info (12130): Elaborated megafunction instantiation "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_frame_buffer_15to0.v Line: 78
Info (12133): Instantiated megafunction "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_frame_buffer_15to0.v Line: 78
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eik1.tdf
    Info (12023): Found entity 1: altsyncram_eik1 File: C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_eik1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_eik1" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/intelFPGA_lite/projects/TESTING/CAM/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_rsa:decode2" File: C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_eik1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/intelFPGA_lite/projects/TESTING/CAM/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_k8a:rden_decode_b" File: C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_eik1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mob.tdf
    Info (12023): Found entity 1: mux_mob File: C:/intelFPGA_lite/projects/TESTING/CAM/db/mux_mob.tdf Line: 23
Info (12128): Elaborating entity "mux_mob" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|mux_mob:mux3" File: C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_eik1.tdf Line: 49
Info (12128): Elaborating entity "RGB" for hierarchy "RGB:Inst_RGB" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 194
Info (12128): Elaborating entity "Address_Generator" for hierarchy "Address_Generator:Inst_Address_Generator" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 200
Warning (10230): Verilog HDL assignment warning at address_Generator.v(45): truncated value with size 32 to match size of target (17) File: C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/address_Generator.v Line: 45
Info (12128): Elaborating entity "target_finder" for hierarchy "target_finder:get_orange" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 211
Info (12128): Elaborating entity "classification" for hierarchy "classification:classifier" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 223
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:u_FSM" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 237
Warning (10034): Output port "HEX0" at FSM.sv(11) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/xFSM/FSM.sv Line: 11
Warning (10034): Output port "HEX1" at FSM.sv(12) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/xFSM/FSM.sv Line: 12
Warning (10034): Output port "HEX2" at FSM.sv(13) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/xFSM/FSM.sv Line: 13
Warning (10034): Output port "HEX3" at FSM.sv(14) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/xFSM/FSM.sv Line: 14
Warning (10034): Output port "HEX5" at FSM.sv(16) has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/xFSM/FSM.sv Line: 16
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 64
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_g[3]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 47
    Warning (13410): Pin "vga_g[7]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 47
    Warning (13410): Pin "vga_b[3]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 48
    Warning (13410): Pin "vga_b[7]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 48
    Warning (13410): Pin "vga_sync_N" is stuck at VCC File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 50
    Warning (13410): Pin "ov7670_pwdn" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 59
    Warning (13410): Pin "ov7670_reset" is stuck at VCC File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 60
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 63
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 65
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 65
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 65
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 65
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 65
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 65
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 65
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 66
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 66
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 66
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 66
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 66
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 66
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 66
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 67
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 67
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 67
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 67
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 67
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 67
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 67
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 68
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 68
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 68
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 68
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 68
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 68
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 68
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 69
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 69
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 69
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 70
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 70
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 71
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 74
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 83
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 83
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 83
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 83
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/projects/TESTING/CAM/output_files/VerilogCam.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 72
    Warning (15610): No output dependent on input pin "AUD_BCLK" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 73
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK" File: C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv Line: 75
Info (21057): Implemented 1395 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 110 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1073 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Mon Oct 21 15:20:59 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/projects/TESTING/CAM/output_files/VerilogCam.map.smsg.


