// Copyright 2022 ETH Zurich and University of Bologna.
// Solderpad Hardware License, Version 0.51, see LICENSE for details.
// SPDX-License-Identifier: SHL-0.51
//
// Author: Xiaorui Yin <yinx@student.ethz.ch>
// Date: 2022/05/03

#include "float_macros.h"
#include "vector_macros.h"

// Naive test
void TEST_CASE1(void) {
  VSET(1, e16, m1);
  VLOAD_16(v3, 0x3c00);
  VSET(16, e16, m1);
  // 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
  VLOAD_16(v2, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500,
           0x4600, 0x4700, 0x4800);
  asm volatile("vfredmin.vs v1, v2, v3");
  VSET(1, e16, m1);
  VCMP_U16(1, v1, 0x3c00);

  VSET(1, e32, m1);
  VLOAD_32(v3, 0x3F800000);
  VSET(16, e32, m1);
  VLOAD_32(v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  asm volatile("vfredmin.vs v1, v2, v3");
  VSET(1, e32, m1);
  VCMP_U32(2, v1, 0x3F800000);

  // Super long vector length
  VSET(1, e32, m2);
  VLOAD_32(v6, 0x3F800000);
  VSET(64, e32, m2);
  VLOAD_32(v4, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000, 0x3F800000,
           0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000, 0x3F800000, 0x40000000,
           0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000, 0x3F800000, 0x40000000, 0x40400000,
           0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000, 0x3F800000, 0x40000000, 0x40400000, 0x40800000,
           0x40A00000, 0x40C00000, 0x40E00000, 0x41000000, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000,
           0x40C00000, 0x40E00000, 0x41000000, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000,
           0x40E00000, 0x41000000);
  asm volatile("vfredmin.vs v2, v4, v6");
  VSET(1, e32, m2);
  VCMP_U32(4, v2, 0x3F800000);
}

// Masked naive test
void TEST_CASE2(void) {
  VSET(16, e16, m1);
  VLOAD_8(v0, 0xaa, 0x55);
  // 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
  VLOAD_16(v2, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500,
           0x4600, 0x4700, 0x4800);
  VLOAD_16(v3, 0x3c00);
  asm volatile("vfredmin.vs v1, v2, v3, v0.t");
  VCMP_U16(5, v1, 0x3c00);

  VSET(16, e32, m2);
  VLOAD_8(v0, 0xaa, 0x55);
  VLOAD_32(v4, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v6, 0x3F800000);
  asm volatile("vfredmin.vs v2, v4, v6, v0.t");
  VCMP_U32(6, v2, 0x3F800000);
}

// Are we respecting the undisturbed tail policy?
void TEST_CASE3(void) {
  VSET(16, e16, m1);
  // 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
  VLOAD_16(v2, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500,
           0x4600, 0x4700, 0x4800);
  VLOAD_16(v3, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500,
           0x4600, 0x4700, 0x4800);
  VLOAD_16(v1, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500,
           0x4600, 0x4700, 0x4800);
  asm volatile("vfredmin.vs v1, v2, v3");
  VCMP_U16(8, v1, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400,
           0x4500, 0x4600, 0x4700, 0x4800);

  VSET(16, e32, m2);
  VLOAD_32(v4, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v6, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  asm volatile("vfredmin.vs v2, v4, v6");
  VCMP_U32(9, v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
}

// Odd number of elements, undisturbed policy
void TEST_CASE4(void) {
  VSET(1, e32, m2);
  VLOAD_32(v4, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v6, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  asm volatile("vfredmin.vs v2, v4, v6");
  VSET(16, e32, m2);
  VCMP_U32(11, v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);

  VSET(3, e32, m2);
  VLOAD_32(v4, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v6, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  asm volatile("vfredmin.vs v2, v4, v6");
  VSET(16, e32, m2);
  VCMP_U32(12, v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);

  VSET(7, e32, m2);
  VLOAD_32(v4, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v6, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  asm volatile("vfredmin.vs v2, v4, v6");
  VSET(16, e32, m2);
  VCMP_U32(13, v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);

  VSET(15, e32, m2);
  VLOAD_32(v4, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v6, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  asm volatile("vfredmin.vs v2, v4, v6");
  VSET(16, e32, m2);
  VCMP_U32(14, v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
}

// Odd number of elements, undisturbed policy, and mask
void TEST_CASE5(void) {
  VSET(2, e8, m1);
  VLOAD_8(v0, 0x00, 0xff);
  VSET(16, e16, m1);
  // 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
  VLOAD_16(v2, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500,
           0x4600, 0x4700, 0x4800);
  VLOAD_16(v3, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500,
           0x4600, 0x4700, 0x4800);
  VLOAD_16(v1, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500,
           0x4600, 0x4700, 0x4800);
  VSET(7, e16, m1);
  asm volatile("vfredmin.vs v1, v2, v3, v0.t");
  VSET(16, e32, m2);
  VCMP_U16(15, v1, 0x3c00, 0x4000, 0x4200, 0x4400, 0x4500, 0x4600, 0x4700, 0x4800, 0x3c00, 0x4000, 0x4200, 0x4400,
           0x4500, 0x4600, 0x4700, 0x4800);

  VSET(2, e8, m2);
  VLOAD_8(v0, 0xff, 0x00);
  VSET(16, e32, m2);
  VLOAD_32(v4, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v6, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VLOAD_32(v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
  VSET(1, e32, m2);
  asm volatile("vfredmin.vs v2, v4, v6, v0.t");
  VSET(16, e32, m2);
  VCMP_U32(16, v2, 0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000,
           0x3F800000, 0x40000000, 0x40400000, 0x40800000, 0x40A00000, 0x40C00000, 0x40E00000, 0x41000000);
}

int main(void) {
  INIT_CHECK();
  enable_vec();
  enable_fp();

  TEST_CASE1();
  MASKED_TEST(TEST_CASE2());
  TEST_CASE3();
  TEST_CASE4();
  MASKED_TEST(TEST_CASE5());

  EXIT_CHECK();
}
