
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006723                       # Number of seconds simulated
sim_ticks                                  6723062342                       # Number of ticks simulated
final_tick                               23749795425342                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  44831                       # Simulator instruction rate (inst/s)
host_op_rate                                    63632                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75526435                       # Simulator tick rate (ticks/s)
host_mem_usage                                4515784                       # Number of bytes of host memory used
host_seconds                                    89.02                       # Real time elapsed on the host
sim_insts                                     3990638                       # Number of instructions simulated
sim_ops                                       5664298                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst         7808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      2636480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         7808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      2630080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         7808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      2636544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         7808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      2628416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10563776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         7808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         7808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         7808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         7808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2072448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2072448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        41195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        41095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        41196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        41069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         32382                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32382                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst              9519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             28558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst              9519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             28558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst              9519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             28558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst              9519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             28558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      1161376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    392154626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1161376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    391202679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1161376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    392164146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1161376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    390955173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1571274438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         9519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst         9519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst         9519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst         9519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1161376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1161376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1161376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1161376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4683580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       308259524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            308259524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       308259524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             9519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            28558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst             9519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            28558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst             9519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            28558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst             9519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            28558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1161376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    392154626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1161376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    391202679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1161376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    392164146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1161376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    390955173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1879533962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      165045                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32382                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165045                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32382                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10562752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2071232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10562880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2072448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2053                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6722945223                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165045                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32382                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   51912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       147634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.566848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.719640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    88.593325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       133699     90.56%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6165      4.18%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3872      2.62%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2282      1.55%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          898      0.61%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          183      0.12%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           93      0.06%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      0.03%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          395      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       147634                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.151817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.588656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    274.614956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2007     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2009                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.110060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.102652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.513241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1909     95.07%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.65%     95.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               58      2.89%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      1.00%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2008                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6273651527                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9368207777                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  825215000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38011.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.94                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56761.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1571.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1571.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    25087                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24674                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34052.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                518292600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                275456280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               581674380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               81343260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         530434320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1443123150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11139360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1595819880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        11402880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5048686110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            750.951463                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3529045777                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4010954                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     224380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     29759343                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2965541234                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3499360811                       # Time in different power states
system.mem_ctrls_1.actEnergy                535892700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                284807160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               596732640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               87565500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         530434320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1487520450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             11356320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1555807590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7493280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5097609960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            758.228492                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3431287588                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4477355                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     224386000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     19582249                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3062901399                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3411705339                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     6723062342                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              11                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          5                       # Number of instructions committed
system.cpu0.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           8                       # number of integer instructions
system.cpu0.num_fp_insts                            4                       # number of float instructions
system.cpu0.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        11                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        5     55.56%     55.56% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     55.56% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     55.56% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1     11.11%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2     22.22%     88.89% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1     11.11%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         9                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            57708                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          127.814790                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             429774                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            57708                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.447390                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     23743094072789                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.008834                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   127.805956                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000069                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.998484                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3996708                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3996708                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       353123                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         353123                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        78469                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         78469                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       431592                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          431592                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       431592                       # number of overall hits
system.cpu0.dcache.overall_hits::total         431592                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        45405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        45407                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        15359                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        15360                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        60764                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         60767                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        60764                       # number of overall misses
system.cpu0.dcache.overall_misses::total        60767                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4316715956                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4316715956                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1482735835                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1482735835                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5799451791                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5799451791                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5799451791                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5799451791                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       398528                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       398530                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        93828                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        93829                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus0.data       492356                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       492359                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       492356                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       492359                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.113932                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113936                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.163693                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.163702                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.123415                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.123420                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.123415                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.123420                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95071.378835                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95067.191314                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 96538.565987                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96532.280924                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95442.232095                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95437.520217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95442.232095                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95437.520217                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        16018                       # number of writebacks
system.cpu0.dcache.writebacks::total            16018                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data            4                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2927                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2927                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         2931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         2931                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2931                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        45401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        45401                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        12432                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12432                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        57833                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        57833                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        57833                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        57833                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4240801334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4240801334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   1203152713                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1203152713                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5443954047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5443954047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5443954047                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5443954047                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.113922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.113921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.132498                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.132496                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.117462                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.117461                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.117462                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.117461                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93407.663576                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93407.663576                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 96778.693131                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96778.693131                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94132.312814                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94132.312814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94132.312814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94132.312814                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse           39.605127                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     1.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    38.605127                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.007812                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.301603                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.309415                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2142099                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2142099                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       267618                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         267624                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       267618                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          267624                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       267618                       # number of overall hits
system.cpu0.icache.overall_hits::total         267624                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          122                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           123                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          122                       # number of overall misses
system.cpu0.icache.overall_misses::total          123                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     15749531                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     15749531                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     15749531                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     15749531                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     15749531                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     15749531                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       267740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       267747                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst            7                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst       267740                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       267747                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst            7                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       267740                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       267747                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000456                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000459                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000456                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000459                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000456                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000459                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 129094.516393                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 128044.967480                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 129094.516393                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 128044.967480                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 129094.516393                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 128044.967480                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          122                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          122                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          122                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          122                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     15546279                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     15546279                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     15546279                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     15546279                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     15546279                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     15546279                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000456                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000456                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000456                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000456                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127428.516393                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 127428.516393                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 127428.516393                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 127428.516393                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 127428.516393                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 127428.516393                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     6723062342                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              11                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          5                       # Number of instructions committed
system.cpu1.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_fp_insts                            4                       # number of float instructions
system.cpu1.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        11                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        5     55.56%     55.56% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     55.56% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     55.56% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      1     11.11%     66.67% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2     22.22%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1     11.11%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         9                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            57517                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          127.816979                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             428254                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            57517                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.445694                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     23743093976994                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.008755                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   127.808224                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000068                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.998502                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998570                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3979957                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3979957                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       351554                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         351554                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        78178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         78178                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       429732                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          429732                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       429732                       # number of overall hits
system.cpu1.dcache.overall_hits::total         429732                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        45254                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        45256                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        15300                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        15301                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        60554                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         60557                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        60554                       # number of overall misses
system.cpu1.dcache.overall_misses::total        60557                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4408983201                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4408983201                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   1429356362                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1429356362                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5838339563                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5838339563                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5838339563                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5838339563                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       396808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       396810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        93478                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        93479                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::switch_cpus1.data       490286                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       490289                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       490286                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       490289                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.114045                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.114050                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.163675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.163684                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.123508                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.123513                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.123508                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.123513                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97427.480466                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97423.174850                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 93421.984444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93415.878831                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96415.423638                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96410.647208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96415.423638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96410.647208                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        15990                       # number of writebacks
system.cpu1.dcache.writebacks::total            15990                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data            4                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2906                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2906                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2910                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2910                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45250                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45250                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        12394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        12394                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        57644                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        57644                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        57644                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        57644                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4333307650                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4333307650                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   1172826515                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1172826515                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5506134165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5506134165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5506134165                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5506134165                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.114035                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.114034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.132587                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.132586                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.117572                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.117571                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.117572                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.117571                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95763.704972                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95763.704972                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 94628.571486                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94628.571486                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95519.640639                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95519.640639                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95519.640639                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95519.640639                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           39.308632                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     1.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    38.308632                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.299286                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.307099                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2133867                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2133867                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            6                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       266589                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         266595                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            6                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       266589                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          266595                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            6                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       266589                       # number of overall hits
system.cpu1.icache.overall_hits::total         266595                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          122                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          122                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           123                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          122                       # number of overall misses
system.cpu1.icache.overall_misses::total          123                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14925694                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14925694                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14925694                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14925694                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14925694                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14925694                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       266711                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       266718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst            7                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst       266711                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       266718                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst            7                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       266711                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       266718                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000457                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000461                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000457                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000461                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000457                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000461                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 122341.754098                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 121347.105691                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 122341.754098                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 121347.105691                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 122341.754098                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 121347.105691                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          122                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          122                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     14722442                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     14722442                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     14722442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     14722442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     14722442                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     14722442                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000457                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000457                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000457                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000457                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120675.754098                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 120675.754098                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 120675.754098                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 120675.754098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 120675.754098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 120675.754098                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     6723062342                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              11                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          5                       # Number of instructions committed
system.cpu2.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_fp_insts                            4                       # number of float instructions
system.cpu2.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        11                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     55.56%     55.56% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     55.56% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     55.56% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      1     11.11%     66.67% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     22.22%     88.89% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1     11.11%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         9                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            57727                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          127.813866                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             429919                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            57727                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.447451                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     23743094141095                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.008855                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   127.805011                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000069                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998477                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998546                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3999127                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3999127                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       353374                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         353374                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        78521                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         78521                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       431895                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          431895                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       431895                       # number of overall hits
system.cpu2.dcache.overall_hits::total         431895                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        45423                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        45425                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        15338                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        15339                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        60761                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         60764                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        60761                       # number of overall misses
system.cpu2.dcache.overall_misses::total        60764                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4408403433                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4408403433                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1383276468                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1383276468                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5791679901                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5791679901                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5791679901                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5791679901                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       398797                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       398799                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        93859                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        93860                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::switch_cpus2.data       492656                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       492659                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       492656                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       492659                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.113900                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.113904                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.163415                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.163424                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.123334                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.123339                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.123334                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.123339                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97052.229773                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97047.956698                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90186.234711                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90180.355173                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95319.035253                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95314.329225                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95319.035253                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95314.329225                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        16023                       # number of writebacks
system.cpu2.dcache.writebacks::total            16023                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data            4                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2905                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2905                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2909                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2909                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2909                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2909                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        45419                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        45419                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        12433                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        12433                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        57852                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        57852                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        57852                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        57852                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4332451326                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4332451326                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   1127096481                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1127096481                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5459547807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5459547807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5459547807                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5459547807                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.113890                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.113889                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.132465                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132463                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.117429                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.117428                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.117429                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.117428                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95388.522997                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95388.522997                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 90653.621893                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90653.621893                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94370.943217                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94370.943217                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94370.943217                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94370.943217                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           39.624893                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    38.624893                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007812                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.301757                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.309569                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2142779                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2142779                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            6                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       267703                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         267709                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            6                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       267703                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          267709                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            6                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       267703                       # number of overall hits
system.cpu2.icache.overall_hits::total         267709                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          122                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          122                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           123                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          122                       # number of overall misses
system.cpu2.icache.overall_misses::total          123                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     15828666                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     15828666                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     15828666                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     15828666                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     15828666                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     15828666                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       267825                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       267832                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst            7                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst       267825                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       267832                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst            7                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       267825                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       267832                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000456                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000459                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.142857                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000456                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000459                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.142857                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000456                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000459                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 129743.163934                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 128688.341463                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 129743.163934                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 128688.341463                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 129743.163934                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 128688.341463                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          122                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          122                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          122                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          122                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15625414                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15625414                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15625414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15625414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15625414                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15625414                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000456                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000456                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000456                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000456                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128077.163934                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 128077.163934                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 128077.163934                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 128077.163934                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 128077.163934                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 128077.163934                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     6723062342                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                              11                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          5                       # Number of instructions committed
system.cpu3.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           8                       # number of integer instructions
system.cpu3.num_fp_insts                            4                       # number of float instructions
system.cpu3.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_mem_refs                            3                       # number of memory refs
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        11                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     55.56%     55.56% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     55.56% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     55.56% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      1     11.11%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2     22.22%     88.89% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1     11.11%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                         9                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            57414                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          127.813700                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             426159                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            57414                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.422562                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     23743094155256                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.008859                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   127.804841                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000069                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.998475                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998545                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3971102                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3971102                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       350705                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         350705                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        78027                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         78027                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       428732                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          428732                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       428732                       # number of overall hits
system.cpu3.dcache.overall_hits::total         428732                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        45172                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        45174                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        15288                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        15289                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        60460                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         60463                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        60460                       # number of overall misses
system.cpu3.dcache.overall_misses::total        60463                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4392274887                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4392274887                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   1438629318                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1438629318                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5830904205                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5830904205                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5830904205                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5830904205                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       395877                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       395879                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        93315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        93316                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::switch_cpus3.data       489192                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       489195                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       489192                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       489195                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.114106                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.114111                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.163832                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.163841                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.123592                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.123597                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.123592                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.123597                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97234.456898                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97230.152012                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 94101.865385                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 94095.710511                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 96442.345435                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96437.560243                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 96442.345435                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96437.560243                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        15935                       # number of writebacks
system.cpu3.dcache.writebacks::total            15935                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2916                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2916                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2920                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2920                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2920                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2920                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        45168                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        45168                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        12372                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        12372                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        57540                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        57540                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        57540                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        57540                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4316715956                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4316715956                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1178328480                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1178328480                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5495044436                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5495044436                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5495044436                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5495044436                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.114096                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.114095                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.132583                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.132582                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.117623                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.117622                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.117623                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.117622                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95570.225735                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95570.225735                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 95241.551891                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95241.551891                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 95499.555718                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95499.555718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 95499.555718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95499.555718                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           39.294607                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    38.294607                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.299177                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.306989                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2131307                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2131307                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst            6                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       266269                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         266275                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst            6                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       266269                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          266275                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst            6                       # number of overall hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       266269                       # number of overall hits
system.cpu3.icache.overall_hits::total         266275                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          122                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          122                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           123                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          122                       # number of overall misses
system.cpu3.icache.overall_misses::total          123                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     14771589                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     14771589                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     14771589                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     14771589                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     14771589                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     14771589                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       266391                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       266398                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst            7                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::switch_cpus3.inst       266391                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       266398                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst            7                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       266391                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       266398                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000458                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000462                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.142857                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000458                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000462                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.142857                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000458                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000462                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 121078.598361                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 120094.219512                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 121078.598361                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 120094.219512                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 121078.598361                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 120094.219512                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst          122                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst          122                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          122                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst          122                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     14568337                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     14568337                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     14568337                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     14568337                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     14568337                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     14568337                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000458                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000458                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000458                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000458                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 119412.598361                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 119412.598361                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 119412.598361                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 119412.598361                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 119412.598361                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 119412.598361                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    148679                       # number of replacements
system.l2.tags.tagsinuse                 15593.376546                       # Cycle average of tags in use
system.l2.tags.total_refs                      225032                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    148679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.513543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              23743953964000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        3.081982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.062690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.370346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.058358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.280144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.079112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.274281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.095537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.271723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    12.538406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3905.701187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    14.250366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  4070.114670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    18.533804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3860.256676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    16.820377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3690.586886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.238385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.248420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.235611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.225256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951744                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3494                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3858975                       # Number of tag accesses
system.l2.tags.data_accesses                  3858975                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        63966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63966                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::switch_cpus0.data         3643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         3605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         3583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14475                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        12995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        12942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        13012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        12888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             51837                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data        16638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        16547                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        16656                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        16471                       # number of demand (read+write) hits
system.l2.demand_hits::total                    66312                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        16638                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        16547                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        16656                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        16471                       # number of overall hits
system.l2.overall_hits::total                   66312                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         8789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         8789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         8789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35160                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              492                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        32406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        32308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        32407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        32280                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          129409                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        41195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        41097                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        41196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        41069                       # number of demand (read+write) misses
system.l2.demand_misses::total                 165061                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu1.data                 3                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu2.data                 3                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu3.data                 3                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          122                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        41195                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          122                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        41097                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          122                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        41196                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          122                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        41069                       # number of overall misses
system.l2.overall_misses::total                165061                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data   1107766716                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   1077979469                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   1031502234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1083938751                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4301187170                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst     15235570                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst     14413399                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst     15313039                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst     14253463                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59215471                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data   3897861065                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   3991668527                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data   3989253660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   3976406301                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15855189553                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     15235570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5005627781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     14413399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5069647996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     15313039                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   5020755894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     14253463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   5060345052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20215592194                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     15235570                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5005627781                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     14413399                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5069647996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     15313039                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   5020755894                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     14253463                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   5060345052                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20215592194                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        63966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63966                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        12432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        12394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        12433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        12372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             49635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst          122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        45401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        45250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        45419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data        45168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        181246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        57833                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        57644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        57852                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        57540                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               231373                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        57833                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        57644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        57852                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        57540                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              231373                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.706966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.709133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.706909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.710394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.708371                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.713773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.713989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.713512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.714665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.713996                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.712310                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.712945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.712093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.713747                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.713398                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.712310                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.712945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.712093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.713747                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.713398                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 126040.131528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 122650.980658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 117362.866538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 123329.019342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122331.830774                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 124881.721311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 118142.614754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 125516.713115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 116831.663934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 120356.648374                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 120282.079399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 123550.468212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 123098.517604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 123184.829647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122519.991291                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 124881.721311                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 121510.566355                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 118142.614754                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 123358.103901                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 125516.713115                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 121874.839645                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 116831.663934                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 123215.687063                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122473.462502                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 124881.721311                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 121510.566355                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 118142.614754                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 123358.103901                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 125516.713115                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 121874.839645                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 116831.663934                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 123215.687063                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122473.462502                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                32382                       # number of writebacks
system.l2.writebacks::total                     32382                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         8789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         8789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         8789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         8789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35156                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst          122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst          122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst          122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst          122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          488                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data        32406                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        32308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data        32407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        32280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       129401                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        41195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        41097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        41196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        41069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            165045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        41195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        41097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        41196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        41069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           165045                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    957803888                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    928028492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    881528261                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    934021820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3701382461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     13152724                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst     12335382                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst     13229518                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst     12170675                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50888299                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data   3344540476                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   3440039331                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data   3435860832                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   3425144448                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13645585087                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     13152724                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4302344364                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     12335382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4368067823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     13229518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   4317389093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     12170675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   4359166268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17397855847                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     13152724                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4302344364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     12335382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4368067823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     13229518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   4317389093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     12170675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   4359166268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17397855847                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.706966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.709133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.706909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.710394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.708291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.713773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.713989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.713512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.714665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.713952                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.712310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.712945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.712093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.713747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.713329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.712310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.712945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.712093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.713747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.713329                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 108977.572875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 105589.770395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 100299.039823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 106271.682785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105284.516469                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 107809.213115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 101109.688525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 108438.672131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 99759.631148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104279.301230                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 103207.445411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 106476.393803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 106022.181381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 106107.324907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105451.929174                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 107809.213115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 104438.508654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101109.688525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106286.780617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 108438.672131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104801.172274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 99759.631148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106142.498429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105412.801642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 107809.213115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 104438.508654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101109.688525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106286.780617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 108438.672131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104801.172274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 99759.631148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106142.498429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105412.801642                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        313251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       148190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             129899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32382                       # Transaction distribution
system.membus.trans_dist::CleanEvict           115808                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35160                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35160                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        129901                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       478310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       478310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12636224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12636224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12636224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            165061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  165061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              165061                       # Request fanout histogram
system.membus.reqLayer8.occupancy           579083055                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          916303820                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON   6723062342                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                 8070893                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts            1000000                       # Number of instructions committed
system.switch_cpus0.committedOps              1419417                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps               267072                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      8.070893                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.123902                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass          863      0.06%      0.06% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu         539062     37.98%     38.04% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult             3      0.00%     38.04% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv              0      0.00%     38.04% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd       445883     31.41%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead         26288      1.85%     71.30% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite         2288      0.16%     71.47% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead       313490     22.09%     93.55% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite        91540      6.45%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total         1419417                       # Class of committed instruction
system.switch_cpus0.tickCycles                2899567                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles                5171326                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON   6723062342                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                 8070832                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts             995926                       # Number of instructions committed
system.switch_cpus1.committedOps              1413506                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps               266372                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      8.103847                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.123398                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass          862      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu         536721     37.97%     38.03% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult             3      0.00%     38.03% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv              0      0.00%     38.03% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd       444017     31.41%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     69.44% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead         26016      1.84%     71.29% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite         2224      0.16%     71.44% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead       312409     22.10%     93.54% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite        91254      6.46%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total         1413506                       # Class of committed instruction
system.switch_cpus1.tickCycles                2888441                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles                5182391                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON   6723062342                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                 8070893                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts            1000567                       # Number of instructions committed
system.switch_cpus2.committedOps              1420283                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps               267099                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      8.066319                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.123972                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass          863      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu         539333     37.97%     38.03% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult             3      0.00%     38.03% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv              0      0.00%     38.03% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd       446206     31.42%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead         26334      1.85%     71.31% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite         2288      0.16%     71.47% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead       313685     22.09%     93.55% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite        91571      6.45%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total         1420283                       # Class of committed instruction
system.switch_cpus2.tickCycles                2901131                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles                5169762                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON   6723062342                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                 8070890                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts             994125                       # Number of instructions committed
system.switch_cpus3.committedOps              1411056                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps               266164                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      8.118587                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.123174                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass          861      0.06%      0.06% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu         536059     37.99%     38.05% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult             3      0.00%     38.05% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv              0      0.00%     38.05% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd       443224     31.41%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead         25820      1.83%     71.29% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite         2219      0.16%     71.45% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead       311774     22.10%     93.54% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite        91096      6.46%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total         1411056                       # Class of committed instruction
system.switch_cpus3.tickCycles                2883530                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles                5187360                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests       461739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       230366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            489                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          489                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 23749795425342                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            181735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        96348                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          282697                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            49635                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           49635                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           492                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       181246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       173380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       172809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       173437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       172499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                693109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         7872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4726656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         7872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4712640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         7872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4728192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         7872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4702528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18901504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          148679                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2072448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           380052                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001287                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035847                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 379563     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    489      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             380052                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          491182615                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            304878                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         144710203                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            304878                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         144242878                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            304878                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         144751027                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           305710                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        143976329                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.546591                       # Number of seconds simulated
sim_ticks                                546591238515                       # Number of ticks simulated
final_tick                               24296386663857                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74201                       # Simulator instruction rate (inst/s)
host_op_rate                                   107601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100125339                       # Simulator tick rate (ticks/s)
host_mem_usage                                4590828                       # Number of bytes of host memory used
host_seconds                                  5459.07                       # Real time elapsed on the host
sim_insts                                   405070087                       # Number of instructions simulated
sim_ops                                     587403965                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst       538880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    171848192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       538816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    172098112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       538944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    171848192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       538880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    171117824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          689067840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       538880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       538816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       538944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       538880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2155520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    232669696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       232669696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         8420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2685128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         8419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      2689033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         8421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2685128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         8420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      2673716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10766685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3635464                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3635464                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       985892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    314399829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       985775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    314857063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       986009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    314399829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       985892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    313063606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1260663896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       985892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       985775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       986009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       985892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3943569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       425674031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            425674031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       425674031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       985892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    314399829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       985775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    314857063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       986009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    314399829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       985892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    313063606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1686337927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10766683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3635464                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10766683                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3635464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              689037696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   30144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               232669440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               689067712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            232669696                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    471                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            689093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            683837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            681688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            679217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            674891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            672701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            661329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            648771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            653451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            656229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           658206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           669920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           677307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           689830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           687332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           682412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            244983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            243414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            237264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            231012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            220419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            215192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            207524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            206253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            213138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            218691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           219556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           223214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           238948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           244960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           241644                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  546591131414                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10766683                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3635464                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4412353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3466690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1768189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  714733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  248436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  108026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   36737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   11035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 189078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 215400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 228015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 233239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 234877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 235849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 234486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 234401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 234266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 234297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 234114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 233929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 236102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 243478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8329842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.651115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.640075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   134.388408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6630565     79.60%     79.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       904109     10.85%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       345048      4.14%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       178217      2.14%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       123914      1.49%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47122      0.57%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30605      0.37%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16455      0.20%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        53807      0.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8329842                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       223565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.156903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.560385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.175824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       223561    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        223565                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       223566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.806526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           199053     89.04%     89.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3355      1.50%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12176      5.45%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5872      2.63%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2514      1.12%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              542      0.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               49      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        223566                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 384100383806                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            585966896306                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                53831070000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35676.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54426.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1260.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       425.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1260.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    425.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3599866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2471967                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37952.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              30067703820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              15981348405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             39077177160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             9508981680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43651732800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         100932198810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            981502080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    149129638650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       724914240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        129827220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           390185621145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            705.178909                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         325886507241                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    291932541                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18241162000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    488023101                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1857181763                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  202171323732                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 323541615378                       # Time in different power states
system.mem_ctrls_1.actEnergy              30461546220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              16190673015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             38971997820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             9637054380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43655420640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         101428975470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            984488160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    148354918020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       946229280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        141268890                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           390772766565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            706.240071                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         324899266391                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    285971882                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18242740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    514319746                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2445081991                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  203163070078                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 321940054818                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          4454635                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           42836935                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4454763                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.615985                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data          128                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        387769691                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       387769691                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     33818009                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33818009                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      9017108                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9017108                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     42835117                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        42835117                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     42835117                       # number of overall hits
system.cpu0.dcache.overall_hits::total       42835117                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      3283709                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3283709                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1795556                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1795556                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      5079265                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5079265                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      5079265                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5079265                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 263839822673                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 263839822673                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 161497823354                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 161497823354                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 425337646027                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 425337646027                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 425337646027                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 425337646027                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     37101718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     37101718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     10812664                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10812664                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     47914382                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47914382                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     47914382                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47914382                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.088506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.088506                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.166060                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.166060                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.106007                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106007                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.106007                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106007                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 80348.113269                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80348.113269                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 89943.072427                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89943.072427                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 83739.999001                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83739.999001                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 83739.999001                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83739.999001                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      1743337                       # number of writebacks
system.cpu0.dcache.writebacks::total          1743337                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13290                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13290                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       611340                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       611340                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       624630                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       624630                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       624630                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       624630                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      3270419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3270419                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      1184216                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1184216                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      4454635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4454635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      4454635                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4454635                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 258055424025                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 258055424025                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data 107766220429                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 107766220429                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 365821644454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 365821644454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 365821644454                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 365821644454                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.088147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.109521                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.109521                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.092971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.092971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.092971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.092971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78905.921237                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78905.921237                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 91002.165508                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91002.165508                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82121.575495                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82121.575495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82121.575495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82121.575495                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             9739                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.955469                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31587338                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             9867                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3201.311239                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     23757390960912                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.013916                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   127.941554                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000109                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999543                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999652                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        250645408                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       250645408                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     31319714                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31319714                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     31319714                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31319714                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     31319714                       # number of overall hits
system.cpu0.icache.overall_hits::total       31319714                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9744                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9744                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9744                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9744                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9744                       # number of overall misses
system.cpu0.icache.overall_misses::total         9744                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1033238206                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1033238206                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1033238206                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1033238206                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1033238206                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1033238206                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     31329458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31329458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     31329458                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31329458                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     31329458                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31329458                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 106038.403736                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 106038.403736                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 106038.403736                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 106038.403736                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 106038.403736                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 106038.403736                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         9739                       # number of writebacks
system.cpu0.icache.writebacks::total             9739                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         9744                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         9744                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         9744                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         9744                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         9744                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         9744                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1017004702                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1017004702                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1017004702                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1017004702                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1017004702                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1017004702                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000311                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000311                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000311                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000311                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104372.403736                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104372.403736                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104372.403736                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104372.403736                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104372.403736                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104372.403736                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          4467281                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42971991                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4467409                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.618996                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data          128                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        388983505                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       388983505                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     33929220                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33929220                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      9041293                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9041293                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     42970513                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42970513                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     42970513                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42970513                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      3294176                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3294176                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1799839                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1799839                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      5094015                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5094015                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      5094015                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5094015                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 264557303899                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 264557303899                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 159451562186                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 159451562186                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 424008866085                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 424008866085                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 424008866085                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 424008866085                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     37223396                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     37223396                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     10841132                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10841132                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48064528                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48064528                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48064528                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48064528                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.088497                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.088497                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.166019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.166019                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.105983                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.105983                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.105983                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.105983                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 80310.616038                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80310.616038                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 88592.125288                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88592.125288                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 83236.674035                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83236.674035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 83236.674035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83236.674035                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      1749421                       # number of writebacks
system.cpu1.dcache.writebacks::total          1749421                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13377                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13377                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       613359                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       613359                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       626736                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       626736                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       626736                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       626736                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      3280799                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3280799                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      1186480                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1186480                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      4467279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4467279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      4467279                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4467279                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 258750229325                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 258750229325                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data 106612022293                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 106612022293                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 365362251618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 365362251618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 365362251618                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 365362251618                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.088138                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088138                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.109442                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.109442                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.092943                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.092943                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.092943                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.092943                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78868.052973                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78868.052973                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 89855.726429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89855.726429                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 81786.306971                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81786.306971                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 81786.306971                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81786.306971                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             9738                       # number of replacements
system.cpu1.icache.tags.tagsinuse          127.955283                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31665467                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9866                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3209.554733                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     23757415767652                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.013960                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   127.941323                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000109                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999542                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999651                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        251278663                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       251278663                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     31398872                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31398872                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     31398872                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31398872                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     31398872                       # number of overall hits
system.cpu1.icache.overall_hits::total       31398872                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         9743                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9743                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         9743                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9743                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         9743                       # number of overall misses
system.cpu1.icache.overall_misses::total         9743                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   1041952219                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1041952219                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   1041952219                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1041952219                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   1041952219                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1041952219                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     31408615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31408615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     31408615                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31408615                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     31408615                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31408615                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000310                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000310                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 106943.674330                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 106943.674330                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 106943.674330                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 106943.674330                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 106943.674330                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 106943.674330                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         9738                       # number of writebacks
system.cpu1.icache.writebacks::total             9738                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         9743                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9743                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         9743                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9743                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         9743                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9743                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   1025720381                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1025720381                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   1025720381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1025720381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   1025720381                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1025720381                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000310                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000310                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000310                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000310                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105277.674330                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 105277.674330                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 105277.674330                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 105277.674330                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 105277.674330                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 105277.674330                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          4452833                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           42820463                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4452961                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.616177                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data          128                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        387620497                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       387620497                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     33804402                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       33804402                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      9014085                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9014085                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     42818487                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42818487                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     42818487                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42818487                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3282206                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3282206                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1795265                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1795265                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      5077471                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5077471                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      5077471                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5077471                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 264338996257                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 264338996257                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 160634988626                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 160634988626                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 424973984883                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 424973984883                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 424973984883                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 424973984883                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     37086608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     37086608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     10809350                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     10809350                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     47895958                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     47895958                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     47895958                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     47895958                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.088501                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.088501                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.166084                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.166084                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.106010                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.106010                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.106010                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.106010                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 80536.991358                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80536.991358                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89477.034658                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89477.034658                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 83697.963983                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83697.963983                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 83697.963983                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83697.963983                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      1742103                       # number of writebacks
system.cpu2.dcache.writebacks::total          1742103                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13277                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13277                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       611360                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       611360                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       624637                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       624637                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       624637                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       624637                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      3268929                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3268929                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1183905                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1183905                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      4452834                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4452834                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      4452834                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4452834                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 258555928743                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 258555928743                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 107227649277                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 107227649277                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 365783578020                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 365783578020                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 365783578020                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 365783578020                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.088143                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088143                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.109526                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.109526                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.092969                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.092969                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.092969                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.092969                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79094.996784                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79094.996784                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 90571.160082                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90571.160082                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 82146.241701                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82146.241701                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 82146.241701                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82146.241701                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             9740                       # number of replacements
system.cpu2.icache.tags.tagsinuse          127.955416                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31578374                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9868                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3200.078435                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     23757405045276                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.013941                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   127.941475                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000109                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999543                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999652                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        250573025                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       250573025                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     31310665                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       31310665                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     31310665                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        31310665                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     31310665                       # number of overall hits
system.cpu2.icache.overall_hits::total       31310665                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         9745                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         9745                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         9745                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          9745                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         9745                       # number of overall misses
system.cpu2.icache.overall_misses::total         9745                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1028193558                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1028193558                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1028193558                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1028193558                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1028193558                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1028193558                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     31320410                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31320410                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     31320410                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31320410                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     31320410                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31320410                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000311                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000311                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 105509.857158                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 105509.857158                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 105509.857158                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 105509.857158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 105509.857158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 105509.857158                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         9740                       # number of writebacks
system.cpu2.icache.writebacks::total             9740                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         9745                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9745                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         9745                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9745                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         9745                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9745                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1011958388                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1011958388                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1011958388                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1011958388                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1011958388                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1011958388                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000311                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000311                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000311                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000311                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 103843.857158                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 103843.857158                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 103843.857158                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 103843.857158                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 103843.857158                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 103843.857158                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON   546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          4497906                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           43225358                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4498034                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.609834                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data          128                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        391267482                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       391267482                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     34133642                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       34133642                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      9089143                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9089143                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     43222785                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        43222785                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     43222785                       # number of overall hits
system.cpu3.dcache.overall_hits::total       43222785                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      3319999                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3319999                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      1803413                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1803413                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      5123412                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5123412                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      5123412                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5123412                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 263284149198                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 263284149198                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 158123169589                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 158123169589                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 421407318787                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 421407318787                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 421407318787                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 421407318787                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     37453641                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     37453641                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     10892556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10892556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     48346197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     48346197                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     48346197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     48346197                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.088643                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.088643                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.165564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.165564                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.105973                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.105973                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.105973                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.105973                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 79302.478464                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79302.478464                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87679.954391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87679.954391                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 82251.304167                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82251.304167                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 82251.304167                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82251.304167                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      1768802                       # number of writebacks
system.cpu3.dcache.writebacks::total          1768802                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13529                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13529                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       611977                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       611977                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       625506                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       625506                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       625506                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       625506                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      3306470                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3306470                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      1191436                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1191436                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      4497906                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4497906                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      4497906                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4497906                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 257433771952                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 257433771952                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data 105548207989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 105548207989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 362981979941                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 362981979941                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 362981979941                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 362981979941                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.088282                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088282                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.109381                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.109381                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.093035                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.093035                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.093035                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.093035                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 77857.585870                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 77857.585870                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 88589.070658                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88589.070658                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 80700.214709                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80700.214709                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 80700.214709                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80700.214709                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             9740                       # number of replacements
system.cpu3.icache.tags.tagsinuse          127.955177                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31807575                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9868                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3223.305128                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     23757429214771                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.013985                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   127.941192                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000109                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999541                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999650                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        252418105                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       252418105                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     31541300                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31541300                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     31541300                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31541300                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     31541300                       # number of overall hits
system.cpu3.icache.overall_hits::total       31541300                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         9745                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         9745                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         9745                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          9745                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         9745                       # number of overall misses
system.cpu3.icache.overall_misses::total         9745                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   1051117718                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1051117718                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   1051117718                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1051117718                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   1051117718                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1051117718                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     31551045                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31551045                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     31551045                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31551045                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     31551045                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31551045                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000309                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000309                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000309                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000309                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000309                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000309                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 107862.259415                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 107862.259415                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 107862.259415                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 107862.259415                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 107862.259415                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 107862.259415                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         9740                       # number of writebacks
system.cpu3.icache.writebacks::total             9740                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         9745                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9745                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         9745                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9745                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         9745                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9745                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   1034882548                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1034882548                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   1034882548                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1034882548                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   1034882548                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1034882548                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 106196.259415                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 106196.259415                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 106196.259415                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 106196.259415                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 106196.259415                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 106196.259415                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  10794434                       # number of replacements
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    25100453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10810818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.321790                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       40.723421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    12.754902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  4171.086049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    11.421325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  3992.695939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    12.885500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  4016.000125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    10.563516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  4115.869224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.254583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.243695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.245117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.251213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          949                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7444                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 297380378                       # Number of tag accesses
system.l2.tags.data_accesses                297380378                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      7003663                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7003663                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        38957                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            38957                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data       384653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       387848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       384686                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       403141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1560328                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         1324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         1324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1325                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5297                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1384854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1390400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1383020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      1421049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5579323                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         1324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1769507                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1778248                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         1324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1767706                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1325                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1824190                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7144948                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1324                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1769507                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1324                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1778248                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         1324                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1767706                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1325                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1824190                       # number of overall hits
system.l2.overall_hits::total                 7144948                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data       799563                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       798632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       799219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       788295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3185709                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         8420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         8419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         8421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         8420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33680                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1885565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      1890399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      1885909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data      1885421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7547294                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         8420                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2685128                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         8419                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      2689031                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         8421                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2685128                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         8420                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      2673716                       # number of demand (read+write) misses
system.l2.demand_misses::total               10766683                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         8420                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2685128                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         8419                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      2689031                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         8421                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2685128                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         8420                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      2673716                       # number of overall misses
system.l2.overall_misses::total              10766683                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data  98034923672                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  96817182630                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  97494181722                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  95473149625                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  387819437649                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst    968880626                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst    977732917                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst    963810155                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst    986853434                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3897277132                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 225461284398                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data 226036907390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data 225999808069                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data 224120479268                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 901618479125                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    968880626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 323496208070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    977732917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 322854090020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    963810155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 323493989791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    986853434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 319593628893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1293335193906                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    968880626                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 323496208070                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    977732917                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 322854090020                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    963810155                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 323493989791                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    986853434                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 319593628893                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1293335193906                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      7003663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7003663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        38957                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        38957                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1184216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1186480                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1183905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1191436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4746037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         9744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         9743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         9745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         9745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          38977                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3270419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      3280799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      3268929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      3306470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13126617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         9744                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4454635                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         9743                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      4467279                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         9745                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4452834                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         9745                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      4497906                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17911631                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         9744                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4454635                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         9743                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      4467279                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         9745                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4452834                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         9745                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      4497906                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17911631                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.675183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.673110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.675070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.661634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.671236                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.864122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.864108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.864135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.864033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.864099                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.576552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.576201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.576920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.570222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.574961                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.864122                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.602772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.864108                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.601939                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.864135                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.603016                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.864033                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.594436                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.601100                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.864122                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.602772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.864108                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.601939                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.864135                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.603016                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.864033                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.594436                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.601100                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 122610.630647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 121228.779500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 121986.816782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 121113.478615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121737.245194                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 115068.957957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 116134.091579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 114453.171239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 117203.495724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115714.879216                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 119572.268470                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 119571.004529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 119836.009091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 118870.257236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119462.482729                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 115068.957957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 120477.015647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 116134.091579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 120063.357403                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 114453.171239                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 120476.189512                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 117203.495724                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 119531.628974                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120123.829587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 115068.957957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 120477.015647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 116134.091579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 120063.357403                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 114453.171239                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 120476.189512                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 117203.495724                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 119531.628974                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120123.829587                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              3635464                       # number of writebacks
system.l2.writebacks::total                   3635464                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       799563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       798632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       799219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       788295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3185709                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst         8420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst         8419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst         8421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst         8420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33680                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      1885565                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data      1890399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data      1885909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data      1885421                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7547294                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         8420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      2685128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         8419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      2689031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         8421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      2685128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         8420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      2673716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10766683                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         8420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      2685128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         8419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      2689031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         8421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      2685128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         8420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      2673716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10766683                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  84384649828                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  83180095018                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  83848928800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  82014104700                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 333427778346                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst    825092034                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst    833956886                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst    819963182                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst    843012575                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3322024677                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 193265440529                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data 193757285045                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data 193798620141                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data 191927626347                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 772748972062                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    825092034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 277650090357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    833956886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 276937380063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    819963182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 277647548941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    843012575                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 273941731047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1109498775085                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    825092034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 277650090357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    833956886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 276937380063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    819963182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 277647548941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    843012575                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 273941731047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1109498775085                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.675183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.673110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.675070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.661634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.671236                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.864122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.864108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.864135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.864033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.864099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.576552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.576201                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.576920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.570222                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.574961                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.864122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.602772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.864108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.601939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.864135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.603016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.864033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.594436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.601100                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.864122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.602772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.864108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.601939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.864135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.603016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.864033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.594436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.601100                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 105538.462670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 104153.220780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 104913.582885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 104039.864137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104663.601837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 97991.928029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 99056.525241                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 97371.236433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 100120.258314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98634.936966                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 102497.363140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 102495.444107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 102761.384638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 101795.634157                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102387.554011                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 97991.928029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 103402.925431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 99056.525241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 102987.797487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97371.236433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 103401.978953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 100120.258314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 102457.303261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103049.265506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 97991.928029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 103402.925431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 99056.525241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 102987.797487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97371.236433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 103401.978953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 100120.258314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 102457.303261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103049.265506                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      21533375                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     10766692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7580976                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3635464                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7131228                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3185709                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3185709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7580974                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32300060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     32300060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32300060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    921737536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    921737536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               921737536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10766683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10766683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10766683                       # Request fanout histogram
system.membus.reqLayer8.occupancy         45992516508                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        59168983189                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               656171955                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts          100000000                       # Number of instructions committed
system.switch_cpus0.committedOps            145044791                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps             32780472                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      6.561720                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.152399                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass        86875      0.06%      0.06% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu       61865268     42.65%     42.71% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult         25083      0.02%     42.73% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv           8800      0.01%     42.74% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd     38917831     26.83%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead       4451122      3.07%     72.64% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite       665764      0.46%     73.10% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead     28877148     19.91%     93.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite     10146900      7.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total       145044791                       # Class of committed instruction
system.switch_cpus0.tickCycles              307324794                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles              348847161                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               656172016                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts          100291883                       # Number of instructions committed
system.switch_cpus1.committedOps            145467148                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps             32847461                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      6.542623                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.152844                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass        86981      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu       62026302     42.64%     42.70% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult         25293      0.02%     42.72% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv           8800      0.01%     42.72% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd     39041741     26.84%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     69.56% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead       4470936      3.07%     72.63% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite       667847      0.46%     73.09% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead     28965963     19.91%     93.01% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite     10173285      6.99%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total       145467148                       # Class of committed instruction
system.switch_cpus1.tickCycles              308183876                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles              347988140                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               656171951                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts           99965149                       # Number of instructions committed
system.switch_cpus2.committedOps            144994454                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps             32773219                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      6.564007                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.152346                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass        86863      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu       61846740     42.65%     42.71% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult         25059      0.02%     42.73% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv           8800      0.01%     42.74% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd     38902573     26.83%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     69.57% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead       4448602      3.07%     72.64% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite       665545      0.46%     73.10% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead     28866467     19.91%     93.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite     10143805      7.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total       144994454                       # Class of committed instruction
system.switch_cpus2.tickCycles              307225641                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles              348946310                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON 546591238515                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               656171953                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts          100822417                       # Number of instructions committed
system.switch_cpus3.committedOps            146233274                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps             32967320                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      6.508195                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.153652                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass        87172      0.06%      0.06% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu       62315199     42.61%     42.67% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult         25686      0.02%     42.69% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv           8800      0.01%     42.70% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd     39268447     26.85%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead       4507703      3.08%     72.63% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite       671532      0.46%     73.09% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead     29127711     19.92%     93.01% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite     10221024      6.99%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total       146233274                       # Class of committed instruction
system.switch_cpus3.tickCycles              309709193                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles              346462760                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests     35823243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17911612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          27742                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        27742                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 546591238515                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13165595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10639127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        38957                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18027962                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4746037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4746037                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         38977                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13126617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        29227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     13363905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     13401841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     13358500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        29230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     13493718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53734875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1246912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    396670208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1246784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    397868928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1247040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    396475904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1247040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    401069312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1597072128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10794434                       # Total snoops (count)
system.tol2bus.snoopTraffic                 232669696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28706065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000966                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031072                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28678323     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27742      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28706065                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        41573766339                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24410992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11146517292                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24392685                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11177790173                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          24398515                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11141928400                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         24396019                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy      11254094075                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
