# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fully_integrated.srcs/sources_1/imports/Downloads/ALU.v" \
"../../../../fully_integrated.srcs/sources_1/imports/Downloads/Control_Unit.v" \
"../../../../fully_integrated.srcs/sources_1/imports/Downloads/DataPath.v" \
"../../../../fully_integrated.srcs/sources_1/imports/Downloads/Data_Mem.v" \
"../../../../fully_integrated.srcs/sources_1/imports/Downloads/IMem.v" \
"../../../../fully_integrated.srcs/sources_1/new/MUX.v" \
"../../../../fully_integrated.srcs/sources_1/imports/Downloads/PC_Counter.v" \
"../../../../fully_integrated.srcs/sources_1/imports/Downloads/Register_File.v" \
"../../../../fully_integrated.srcs/sources_1/new/instr_parse.v" \
"../../../../fully_integrated.srcs/sources_1/new/top_module.v" \
"../../../../fully_integrated.srcs/sim_1/new/top_module_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
