// Seed: 1186072086
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wor id_5,
    input uwire id_6,
    output wor id_7,
    input supply0 id_8
);
  assign id_4 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    output supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wor id_12
);
  assign id_8 = (1);
  wire id_14;
  module_0(
      id_8, id_10, id_6, id_9, id_8, id_8, id_6, id_8, id_4
  );
  assign id_7 = 1;
endmodule
