#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 08 10:53:51 2016
# Process ID: 8412
# Current directory: G:/example/zybo_hdmi_in/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4896 G:\example\zybo_hdmi_in\vivado\zybo_hdmi_in.xpr
# Log file: G:/example/zybo_hdmi_in/vivado/vivado.log
# Journal file: G:/example/zybo_hdmi_in/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.xpr
INFO: [Project 1-313] Project file moved from 'G:/PlataformaTutorial/zybo_hdmi_in/vivado' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'G:/../../../../vivado-boards/new/board_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zybo_hdmi_in.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zybo_hdmi_in_proc_sys_reset_3_0
zybo_hdmi_in_axi_vdma_0_0
zybo_hdmi_in_auto_pc_1
zybo_hdmi_in_axi_gpio_video_0
zybo_hdmi_in_axi_gpio_led_0
zybo_hdmi_in_axi_gpio_sw_0
zybo_hdmi_in_xbar_0
zybo_hdmi_in_proc_sys_reset_0_0
zybo_hdmi_in_proc_sys_reset_1_0
zybo_hdmi_in_proc_sys_reset_hdmi_in_0
zybo_hdmi_in_xbar_1
zybo_hdmi_in_v_axi4s_vid_out_0_0
zybo_hdmi_in_s01_regslice_0
zybo_hdmi_in_v_tc_0_0
zybo_hdmi_in_s00_regslice_0
zybo_hdmi_in_v_tc_1_0
zybo_hdmi_in_v_vid_in_axi4s_0_0
zybo_hdmi_in_m00_regslice_0
zybo_hdmi_in_auto_pc_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 904.227 ; gain = 221.980
update_compile_order -fileset sources_1
open_bd_design {G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.6 - dvi2rgb_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_hdmi_in
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_green
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_blue
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_red
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Successfully read diagram <zybo_hdmi_in> from BD file <G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.340 ; gain = 39.660
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {zybo_hdmi_in_axi_vdma_0_0 zybo_hdmi_in_proc_sys_reset_1_0 zybo_hdmi_in_proc_sys_reset_hdmi_in_0 zybo_hdmi_in_axi_gpio_video_0 zybo_hdmi_in_proc_sys_reset_3_0 zybo_hdmi_in_axi_mem_intercon_0 zybo_hdmi_in_v_vid_in_axi4s_0_0 zybo_hdmi_in_processing_system7_0_axi_periph_0 zybo_hdmi_in_axi_gpio_sw_0 zybo_hdmi_in_v_tc_1_0 zybo_hdmi_in_v_axi4s_vid_out_0_0 zybo_hdmi_in_proc_sys_reset_0_0 zybo_hdmi_in_v_tc_0_0 zybo_hdmi_in_axi_gpio_led_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {zybo_hdmi_in_axi_vdma_0_0 zybo_hdmi_in_proc_sys_reset_1_0 zybo_hdmi_in_proc_sys_reset_hdmi_in_0 zybo_hdmi_in_axi_gpio_video_0 zybo_hdmi_in_proc_sys_reset_3_0 zybo_hdmi_in_axi_mem_intercon_0 zybo_hdmi_in_v_vid_in_axi4s_0_0 zybo_hdmi_in_processing_system7_0_axi_periph_0 zybo_hdmi_in_axi_gpio_sw_0 zybo_hdmi_in_v_tc_1_0 zybo_hdmi_in_v_axi4s_vid_out_0_0 zybo_hdmi_in_proc_sys_reset_0_0 zybo_hdmi_in_v_tc_0_0 zybo_hdmi_in_axi_gpio_led_0}] -log ip_upgrade.log
Upgrading 'G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd'
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_axi_gpio_led_0 (AXI GPIO 2.0) from revision 9 to revision 11
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_axi_gpio_sw_0 (AXI GPIO 2.0) from revision 9 to revision 11
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_axi_gpio_video_0 (AXI GPIO 2.0) from revision 9 to revision 11
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_axi_vdma_0_0 (AXI Video Direct Memory Access 6.2) from revision 6 to revision 8
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 8 to revision 9
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_proc_sys_reset_1_0 (Processor System Reset 5.0) from revision 8 to revision 9
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_proc_sys_reset_3_0 (Processor System Reset 5.0) from revision 8 to revision 9
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_proc_sys_reset_hdmi_in_0 (Processor System Reset 5.0) from revision 8 to revision 9
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_v_tc_0_0 (Video Timing Controller 6.1) from revision 6 to revision 8
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_v_tc_1_0 (Video Timing Controller 6.1) from revision 6 to revision 8
INFO: [IP_Flow 19-3422] Upgraded zybo_hdmi_in_v_vid_in_axi4s_0_0 (Video In to AXI4-Stream 4.0) from revision 1 to revision 3
Wrote  : <G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/example/zybo_hdmi_in/vivado/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1049.680 ; gain = 48.219
report_ip_status -name ip_status 
make_wrapper -files [get_files G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd] -top
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propagated value(32). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/hdl/zybo_hdmi_in.vhd
VHDL Output written to : G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/hdl/zybo_hdmi_in_wrapper.vhd
Wrote  : <G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd> 
make_wrapper: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1145.977 ; gain = 45.465
generate_target all [get_files  G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd]
INFO: [BD 41-1662] The design 'zybo_hdmi_in.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/hdl/zybo_hdmi_in.vhd
VHDL Output written to : G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/hdl/zybo_hdmi_in_wrapper.vhd
Wrote  : <G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_hdmi_in .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] zybo_hdmi_in_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_green .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_blue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_red .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/hw_handoff/zybo_hdmi_in.hwh
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
Generated Block Design Tcl file G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/hw_handoff/zybo_hdmi_in_bd.tcl
Generated Hardware Definition File G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/hdl/zybo_hdmi_in.hwdef
generate_target: Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1228.477 ; gain = 45.574
export_ip_user_files -of_objects [get_files G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd] -no_script -force -quiet
export_simulation -of_objects [get_files G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd] -directory G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.ip_user_files/sim_scripts -ip_user_files_dir G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.ip_user_files -ipstatic_source_dir G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.ip_user_files/ipstatic -force -quiet
file mkdir G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.sdk
write_hwdef -force  -file G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.sdk/zybo_hdmi_in_wrapper.hdf
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 08 11:03:36 2016...
