$date
	Tue Nov 29 22:38:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! y [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module cla $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( y [3:0] $end
$var wire 1 " cout $end
$var wire 5 ) c [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#50
b1000 !
b1000 (
b1111 )
1%
b11 $
b11 '
b100 #
b100 &
#100
0"
b1111 !
b1111 (
b0 )
0%
b1100 #
b1100 &
#150
1"
b1111 !
b1111 (
b11111 )
1%
b1111 $
b1111 '
b1111 #
b1111 &
#200
