{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669890582838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669890582838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 18:29:42 2022 " "Processing started: Thu Dec 01 18:29:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669890582838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669890582838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669890582838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1669890583116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r0.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "rtl/r0.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/r0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r1.v" { { "Info" "ISGN_ENTITY_NAME" "1 r1 " "Found entity 1: r1" {  } { { "rtl/r1.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/r1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/z.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/z.v" { { "Info" "ISGN_ENTITY_NAME" "1 z " "Found entity 1: z" {  } { { "rtl/z.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/z.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "rtl/tr.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/tr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rtl/pc.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "rtl/ir.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "rtl/dr.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/dr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ar.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(18) " "Verilog HDL warning at alu.v(18): extended using \"x\" or \"z\"" {  } { { "rtl/alu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/alu.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1669890583192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rtl/alu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/light_show.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/light_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_show " "Found entity 1: light_show" {  } { { "rtl/light_show.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/light_show.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "rtl/clk_div.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/clk_div.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "rtl/CPU_Controller.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/CPU_Controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qtsj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qtsj.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtsj " "Found entity 1: qtsj" {  } { { "rtl/qtsj.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/qtsj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/x.v" { { "Info" "ISGN_ENTITY_NAME" "1 x " "Found entity 1: x" {  } { { "rtl/x.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/x.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669890583203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669890583203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z top.v(51) " "Verilog HDL Implicit Net warning at top.v(51): created implicit net for \"z\"" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669890583203 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "clr control.v(17) " "Verilog HDL Module Declaration error at control.v(17): port \"clr\" is not declared as port" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 17 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1669890583206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/webcourse/PCO_complex_stu_2022/output_files/PCO_comolex.map.smsg " "Generated suppressed messages file D:/webcourse/PCO_complex_stu_2022/output_files/PCO_comolex.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669890583229 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669890583265 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 18:29:43 2022 " "Processing ended: Thu Dec 01 18:29:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669890583265 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669890583265 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669890583265 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669890583265 ""}
