


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************/
    2 00000000         ;/* S3C2440A.S: Startup file for Samsung S3C440A        
                                             */
    3 00000000         ;/******************************************************
                       ***********************/
    4 00000000         ;/* <<< Use Configuration Wizard in Context Menu >>>    
                                             */ 
    5 00000000         ;/******************************************************
                       ***********************/
    6 00000000         ;/* This file is part of the uVision/ARM development too
                       ls.                   */
    7 00000000         ;/* Copyright (c) 2005-2006 Keil Software. All rights re
                       served.               */
    8 00000000         ;/* This software may only be used under the terms of a 
                       valid, current,       */
    9 00000000         ;/* end user licence from KEIL for a compatible version 
                       of KEIL software      */
   10 00000000         ;/* development tools. Nothing else gives you the right 
                       to use this software. */
   11 00000000         ;/******************************************************
                       ***********************/
   12 00000000         
   13 00000000         
   14 00000000         ; *** Startup Code (executed after Reset) ***
   15 00000000         
   16 00000000         
   17 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
   18 00000000         
   19 00000000 00000010 
                       Mode_USR
                               EQU              0x10
   20 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
   21 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
   22 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
   23 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   24 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   25 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   26 00000000         
   27 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   28 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   29 00000000         



ARM Macro Assembler    Page 2 


   30 00000000         
   31 00000000         ;// <h> Stack Configuration (Stack Sizes in Bytes)
   32 00000000         ;//   <o0> Undefined Mode      <0x0-0xFFFFFFFF:8>
   33 00000000         ;//   <o1> Supervisor Mode     <0x0-0xFFFFFFFF:8>
   34 00000000         ;//   <o2> Abort Mode          <0x0-0xFFFFFFFF:8>
   35 00000000         ;//   <o3> Fast Interrupt Mode <0x0-0xFFFFFFFF:8>
   36 00000000         ;//   <o4> Interrupt Mode      <0x0-0xFFFFFFFF:8>
   37 00000000         ;//   <o5> User/System Mode    <0x0-0xFFFFFFFF:8>
   38 00000000         ;// </h>
   39 00000000         
   40 00000000 00000000 
                       UND_Stack_Size
                               EQU              0x00000000
   41 00000000 00000008 
                       SVC_Stack_Size
                               EQU              0x00000008
   42 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000
   43 00000000 00000000 
                       FIQ_Stack_Size
                               EQU              0x00000000
   44 00000000 00000080 
                       IRQ_Stack_Size
                               EQU              0x00000080
   45 00000000 00000400 
                       USR_Stack_Size
                               EQU              0x00000400
   46 00000000         
   48 00000000 00000488 
                       Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
 + USR_Stack_Size)
   49 00000000         
   50 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   51 00000000         Stack_Mem
                               SPACE            Stack_Size
   52 00000488         
   53 00000488 00000488 
                       Stack_Top
                               EQU              Stack_Mem + Stack_Size
   54 00000488         
   55 00000488         
   56 00000488         ;// <h> Heap Configuration
   57 00000488         ;//   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF>
   58 00000488         ;// </h>
   59 00000488         
   60 00000488 00000000 
                       Heap_Size
                               EQU              0x00000000
   61 00000488         
   62 00000488                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   63 00000000         Heap_Mem
                               SPACE            Heap_Size
   64 00000000         
   65 00000000         



ARM Macro Assembler    Page 3 


   66 00000000         
   67 00000000         
   68 00000000         ; Clock Management definitions
   69 00000000 4C000000 
                       CLK_BASE
                               EQU              0x4C000000  ; Clock Base Addres
                                                            s
   70 00000000 00000000 
                       LOCKTIME_OFS
                               EQU              0x00        ; LOCKTIME Offset
   71 00000000 00000004 
                       MPLLCON_OFS
                               EQU              0x04        ; MPLLCON Offset
   72 00000000 00000008 
                       UPLLCON_OFS
                               EQU              0X08        ; UPLLCON Offset
   73 00000000 0000000C 
                       CLKCON_OFS
                               EQU              0x0C        ; CLKCON Offset
   74 00000000 00000010 
                       CLKSLOW_OFS
                               EQU              0x10        ; CLKSLOW Offset
   75 00000000 00000014 
                       CLKDIVN_OFS
                               EQU              0X14        ; CLDKIVN Offset
   76 00000000 00000018 
                       CAMDIVN_OFS
                               EQU              0X18        ; CAMDIVN Offset
   77 00000000         
   78 00000000         
   79 00000000         
   80 00000000         ;// <e> Clock Management
   81 00000000         ;//   <h> MPLL Settings
   82 00000000         ;//   <i> Mpll = (2* m * Fin) / (p * 2^s), 200MHz <Fclko
                        < 600MHz
   83 00000000         ;//     <o1.12..19> MDIV: Main divider <0x1-0xF8>
   84 00000000         ;//                 <i> m = MDIV + 8
   85 00000000         ;//     <o1.4..9>   PDIV: Pre-divider  <0x1-0x3E>
   86 00000000         ;//                 <i> p = PDIV + 2
   87 00000000         ;//     <o1.0..1>   SDIV: Post Divider <0x0-0x03>
   88 00000000         ;//                 <i> s = SDIV 
   89 00000000         ;//   </h>
   90 00000000         ;//   <h> UPLL Settings
   91 00000000         ;//   <i> Upll = ( m * Fin) / (p * 2^s),Uclk must be 48M
                       HZ to USB device 
   92 00000000         ;//     <o2.12..19> MDIV: Main divider <0x1-0xF8>
   93 00000000         ;//                 <i> m = MDIV + 8,if Fin=12MHZ MDIV c
                       ould be 0x38   
   94 00000000         ;//     <o2.4..9>   PDIV: Pre-divider  <0x1-0x3E>
   95 00000000         ;//                 <i> p = PDIV + 2,if Fin=12MHZ PDIV c
                       ould be 0x2
   96 00000000         ;//     <o2.0..1>   SDIV: Post Divider <0x0-0x03>
   97 00000000         ;//                 <i> s = SDIV ,if Fin=12MHZ SDIV coul
                       d be 0x2
   98 00000000         ;//   </h>
   99 00000000         ;//   <h>LOCK TIME 
  100 00000000         ;//      <o5.0..15>  LTIME CNT: MPLL Lock Time Count  <0
                       x0-0xFFFF>
  101 00000000         ;//      <o5.16..31>  LTIME CNT: UPLL Lock Time Count  <



ARM Macro Assembler    Page 4 


                       0x0-0xFFFF>
  102 00000000         ;//   </h>
  103 00000000         ;//   <h> Master Clock
  104 00000000         ;//   <i> PLL Clock:  FCLK = FMPLL
  105 00000000         ;//   <i> Slow Clock: FCLK = Fin / (2 * SLOW_VAL), SLOW_
                       VAL > 0
  106 00000000         ;//   <i> Slow Clock: FCLK = Fin, SLOW_VAL = 0
  107 00000000         ;//     <o4.7>      UCLK_ON: UCLK ON
  108 00000000         ;//                 <i> 0: UCLK ON(UPLL is also turned o
                       n) 1: UCLK OFF (UPLL is also turned off)   
  109 00000000         ;//     <o4.5>      MPLL_OFF: Turn off PLL
  110 00000000         ;//                 <i> 0: Turn on PLL.After PLL stabili
                       zation time (minimum 300us), SLOW_BIT can be cleared to 
                       0. 1: Turn off PLL. PLL is turned off only when SLOW_BIT
                        is 1.
  111 00000000         ;//     <o4.4>      SLOW_BIT: Slow Clock
  112 00000000         ;//     <o4.0..2>   SLOW_VAL: Slow Clock divider    <0x0
                       -0x7>
  113 00000000         ;//   </h>
  114 00000000         ;//   <h> CLOCK DIVIDER CONTROL
  115 00000000         ;//     <o6.3>      DIVN_UPLL: UCLK select register(UCLK
                        must be 48MHz for USB)   
  116 00000000         ;//                  <i> 0: UCLK = UPLL clock 1: UCLK = 
                       UPLL clock / 2
  117 00000000         ;//     <o6.1..2>   HDIVN                         <0x0-0
                       x3>   
  118 00000000         ;//                  <i> 00: HCLK = FCLK/1, 01 : HCLK = 
                       FCLK/2
  119 00000000         ;//                  <i> 10: HCLK = FCLK/4 when CAMDIVN[
                       9] = 0, HCLK= FCLK/8 when CAMDIVN[9] = 1.
  120 00000000         ;//                  <i> 11: HCLK = FCLK/3 when CAMDIVN[
                       8] = 0, HCLK = FCLK/6 when CAMDIVN[8] = 1.
  121 00000000         ;//     <o6.0>      PDIVN
  122 00000000         ;//                  <i> 0: PCLK has the clock same as t
                       he HCLK/1,1: PCLK has the clock same as the HCLK/2
  123 00000000         ;//    </h>
  124 00000000         ;//   <h>  CAMERA CLOCK DIVIDER CONTROL
  125 00000000         ;//     <o7.12>     DVS_EN 
  126 00000000         ;//                  <i> 0: DVS OFF ARM core will run no
                       rmally with FCLK (MPLLout).
  127 00000000         ;//                  <i> 1: DVS ON  ARM core will run at
                        the same clock as system clock (HCLK).
  128 00000000         ;//     <o7.9>      HCLK4_HALF : HDIVN division rate cha
                       nge bit 
  129 00000000         ;//                  <i> HDIVN division rate change bit,
                        when CLKDIVN[2:1]=10b.                    
  130 00000000         ;//                  <i> 0: HCLK = FCLK/4, 1: HCLK = FCL
                       K/8
  131 00000000         ;//     <o7.8>      HCLK3_HALF : HDIVN division rate cha
                       nge bit 
  132 00000000         ;//                  <i> HDIVN division rate change bit,
                        when CLKDIVN[2:1]=11b.                    
  133 00000000         ;//                  <i> 0: HCLK = FCLK/3, 1: HCLK = FCL
                       K/6
  134 00000000         ;//     <o7.4>      CAMCLK_SEL
  135 00000000         ;//                  <i> 0: Use CAMCLK with UPLL output 
                       (CAMCLK=UPLL output).
  136 00000000         ;//                  <i> 1: CAMCLK is divided by CAMCLK_
                       DIV value.



ARM Macro Assembler    Page 5 


  137 00000000         ;//     <o7.0..3>   CAMCLK_DIV : CAMCLK divide factor se
                       tting                    <0x0-0x0F>
  138 00000000         ;//                  <i> Camera clock = UPLL / [(CAMCLK_
                       DIV +1)x2].
  139 00000000         ;//                  <i>  This bit is valid when CAMCLK_
                       SEL=1.
  140 00000000         ;//    </h>
  141 00000000         ;//  <h> Clock Generation
  142 00000000         ;//     <o3.20>     AC97         <0=> Disable  <1=> Enab
                       le
  143 00000000         ;//     <o3.19>     Camera       <0=> Disable  <1=> Enab
                       le
  144 00000000         ;//     <o3.18>     SPI          <0=> Disable  <1=> Enab
                       le
  145 00000000         ;//     <o3.17>     IIS          <0=> Disable  <1=> Enab
                       le
  146 00000000         ;//     <o3.16>     IIC          <0=> Disable  <1=> Enab
                       le
  147 00000000         ;//     <o3.15>     ADC          <0=> Disable  <1=> Enab
                       le
  148 00000000         ;//     <o3.14>     RTC          <0=> Disable  <1=> Enab
                       le
  149 00000000         ;//     <o3.13>     GPIO         <0=> Disable  <1=> Enab
                       le
  150 00000000         ;//     <o3.12>     UART2        <0=> Disable  <1=> Enab
                       le
  151 00000000         ;//     <o3.11>     UART1        <0=> Disable  <1=> Enab
                       le
  152 00000000         ;//     <o3.10>     UART0        <0=> Disable  <1=> Enab
                       le
  153 00000000         ;//     <o3.9>      SDI          <0=> Disable  <1=> Enab
                       le
  154 00000000         ;//     <o3.8>      PWMTIMER     <0=> Disable  <1=> Enab
                       le
  155 00000000         ;//     <o3.7>      USB device   <0=> Disable  <1=> Enab
                       le
  156 00000000         ;//     <o3.6>      USB host     <0=> Disable  <1=> Enab
                       le
  157 00000000         ;//     <o3.5>      LCDC         <0=> Disable  <1=> Enab
                       le
  158 00000000         ;//     <o3.4>      NAND FLASH Controller       <0=> Dis
                       able  <1=> Enable
  159 00000000         ;//     <o3.3>      SLEEP        <0=> Disable  <1=> Enab
                       le
  160 00000000         ;//     <o3.2>      IDLE BIT     <0=> Disable  <1=> Enab
                       le
  161 00000000         ;//   </h>
  162 00000000         ;// </e>
  163 00000000 00000001 
                       CLOCK_SETUP
                               EQU              1
  164 00000000 0FFF0FFF 
                       LOCKTIME_Val
                               EQU              0x0FFF0FFF
  165 00000000 00043011 
                       MPLLCON_Val
                               EQU              0x00043011
  166 00000000 00028021 
                       UPLLCON_Val



ARM Macro Assembler    Page 6 


                               EQU              0x00028021
  167 00000000 001FFFF0 
                       CLKCON_Val
                               EQU              0x001FFFF0
  168 00000000 00000004 
                       CLKSLOW_Val
                               EQU              0x00000004
  169 00000000 0000000F 
                       CLKDIVN_Val
                               EQU              0x0000000F
  170 00000000 00000000 
                       CAMDIVN_Val
                               EQU              0x00000000
  171 00000000         
  172 00000000         ;Interrupt  definitions
  173 00000000 4A000014 
                       INTOFFSET
                               EQU              0X4A000014  ;Address of Interru
                                                            pt offset Register
  174 00000000         
  175 00000000         ;//<e> Interrupt Vector Table
  176 00000000         ;//  <o1.0..31> Interrupt Vector address     <0x20-0x3ff
                       fff78>
  177 00000000         ;//            <i> You could define Interuupt Vctor Tabl
                       e address.  
  178 00000000         ;//            <i> The Interrupt Vector Table address mu
                       st be word aligned adress. 
  179 00000000         ;//</e>  
  180 00000000 00000001 
                       IntVT_SETUP
                               EQU              1
  181 00000000 33FFFF20 
                       IntVTAddress
                               EQU              0x33ffff20
  182 00000000         
  183 00000000         
  184 00000000         ;----------------------- Memory Definitions ------------
                       ------------------------
  185 00000000         
  186 00000000         ; Internal Memory Base Addresses
  187 00000000 40000000 
                       IRAM_BASE
                               EQU              0x40000000
  188 00000000         
  189 00000000         ; Watchdog Timer definitions
  190 00000000 53000000 
                       WT_BASE EQU              0x53000000  ; WT Base Address
  191 00000000 00000000 
                       WTCON_OFS
                               EQU              0x00        ; WTCON Offset
  192 00000000 00000004 
                       WTDAT_OFS
                               EQU              0x04        ; WTDAT Offset
  193 00000000 00000008 
                       WTCNT_OFS
                               EQU              0x08        ; WTCNT Offset
  194 00000000         
  195 00000000         ;// <e> Watchdog Timer
  196 00000000         ;//   <o1.5>      Watchdog Timer Enable/Disable



ARM Macro Assembler    Page 7 


  197 00000000         ;//   <o1.0>      Reset Enable/Disable
  198 00000000         ;//   <o1.2>      Interrupt Enable/Disable
  199 00000000         ;//   <o1.3..4>   Clock Select  
  200 00000000         ;//               <0=> 1/16  <1=> 1/32  <2=> 1/64  <3=> 
                       1/128
  201 00000000         ;//               <i> Clock Division Factor
  202 00000000         ;//   <o1.8..15>  Prescaler Value <0x0-0xFF>
  203 00000000         ;//   <o2.0..15>  Time-out Value  <0x0-0xFFFF>
  204 00000000         ;// </e>
  205 00000000 00000001 
                       WT_SETUP
                               EQU              1
  206 00000000 00000000 
                       WTCON_Val
                               EQU              0x00000000
  207 00000000 00008000 
                       WTDAT_Val
                               EQU              0x00008000
  208 00000000         
  209 00000000         ; Memory Controller definitions
  210 00000000 48000000 
                       MC_BASE EQU              0x48000000  ; Memory Controller
                                                             Base Address
  211 00000000         
  212 00000000         ;// <e> Memory Controller
  213 00000000 00000001 
                       MC_SETUP
                               EQU              1
  214 00000000         
  215 00000000         ;//   <h> Bank 0
  216 00000000         ;//     <o0.0..1>   PMC: Page Mode Configuration
  217 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  218 00000000         ;//     <o0.2..3>   Tpac: Page Mode Access Cycle
  219 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  220 00000000         ;//     <o0.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  221 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  222 00000000         ;//     <o0.6..7>   Toch: Chip Select Hold on nOE
  223 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  224 00000000         ;//     <o0.8..10>  Tacc: Access Cycle
  225 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  226 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  227 00000000         ;//     <o0.11..12> Tcos: Chip Select Set-up nOE
  228 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  229 00000000         ;//     <o0.13..14> Tacs: Address Set-up before nGCSn
  230 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  231 00000000         ;//   </h>
  232 00000000         ;//
  233 00000000         ;//   <h> Bank 1
  234 00000000         ;//     <o8.4..5>   DW: Data Bus Width
  235 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi



ARM Macro Assembler    Page 8 


                       t  <3=> Rsrvd
  236 00000000         ;//     <o8.6>      WS: WAIT Status
  237 00000000         ;//                 <0=> WAIT Disable
  238 00000000         ;//                 <1=> WAIT Enable
  239 00000000         ;//     <o8.7>      ST: SRAM Type
  240 00000000         ;//                 <0=> Not using UB/LB
  241 00000000         ;//                 <1=> Using UB/LB
  242 00000000         ;//     <o1.0..1>   PMC: Page Mode Configuration
  243 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  244 00000000         ;//     <o1.2..3>   Tpac: Page Mode Access Cycle
  245 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  246 00000000         ;//     <o1.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  247 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  248 00000000         ;//     <o1.6..7>   Toch: Chip Select Hold on nOE
  249 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  250 00000000         ;//     <o1.8..10>  Tacc: Access Cycle
  251 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  252 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  253 00000000         ;//     <o1.11..12> Tcos: Chip Select Set-up nOE
  254 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  255 00000000         ;//     <o1.13..14> Tacs: Address Set-up before nGCSn
  256 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  257 00000000         ;//   </h>
  258 00000000         ;//
  259 00000000         ;//   <h> Bank 2
  260 00000000         ;//     <o8.8..9>   DW: Data Bus Width
  261 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  262 00000000         ;//     <o8.10>     WS: WAIT Status
  263 00000000         ;//                 <0=> WAIT Disable
  264 00000000         ;//                 <1=> WAIT Enable
  265 00000000         ;//     <o8.11>     ST: SRAM Type
  266 00000000         ;//                 <0=> Not using UB/LB
  267 00000000         ;//                 <1=> Using UB/LB
  268 00000000         ;//     <o2.0..1>   PMC: Page Mode Configuration
  269 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  270 00000000         ;//     <o2.2..3>   Tpac: Page Mode Access Cycle
  271 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  272 00000000         ;//     <o2.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  273 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  274 00000000         ;//     <o2.6..7>   Toch: Chip Select Hold on nOE
  275 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  276 00000000         ;//     <o2.8..10>  Tacc: Access Cycle
  277 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks



ARM Macro Assembler    Page 9 


  278 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  279 00000000         ;//     <o2.11..12> Tcos: Chip Select Set-up nOE
  280 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  281 00000000         ;//     <o2.13..14> Tacs: Address Set-up before nGCSn
  282 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  283 00000000         ;//   </h>
  284 00000000         ;//
  285 00000000         ;//   <h> Bank 3
  286 00000000         ;//     <o8.12..13> DW: Data Bus Width
  287 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  288 00000000         ;//     <o8.14>     WS: WAIT Status
  289 00000000         ;//                 <0=> WAIT Disable
  290 00000000         ;//                 <1=> WAIT Enable
  291 00000000         ;//     <o8.15>     ST: SRAM Type
  292 00000000         ;//                 <0=> Not using UB/LB
  293 00000000         ;//                 <1=> Using UB/LB
  294 00000000         ;//     <o3.0..1>   PMC: Page Mode Configuration
  295 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  296 00000000         ;//     <o3.2..3>   Tpac: Page Mode Access Cycle
  297 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  298 00000000         ;//     <o3.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  299 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  300 00000000         ;//     <o3.6..7>   Toch: Chip Select Hold on nOE
  301 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  302 00000000         ;//     <o3.8..10>  Tacc: Access Cycle
  303 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  304 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  305 00000000         ;//     <o3.11..12> Tcos: Chip Select Set-up nOE
  306 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  307 00000000         ;//     <o3.13..14> Tacs: Address Set-up before nGCSn
  308 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  309 00000000         ;//   </h>
  310 00000000         ;//
  311 00000000         ;//   <h> Bank 4
  312 00000000         ;//     <o8.16..17> DW: Data Bus Width
  313 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  314 00000000         ;//     <o8.18>     WS: WAIT Status
  315 00000000         ;//                 <0=> WAIT Disable
  316 00000000         ;//                 <1=> WAIT Enable
  317 00000000         ;//     <o8.19>     ST: SRAM Type
  318 00000000         ;//                 <0=> Not using UB/LB
  319 00000000         ;//                 <1=> Using UB/LB
  320 00000000         ;//     <o4.0..1>   PMC: Page Mode Configuration
  321 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data



ARM Macro Assembler    Page 10 


  322 00000000         ;//     <o4.2..3>   Tpac: Page Mode Access Cycle
  323 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  324 00000000         ;//     <o4.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  325 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  326 00000000         ;//     <o4.6..7>   Toch: Chip Select Hold on nOE
  327 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  328 00000000         ;//     <o4.8..10>  Tacc: Access Cycle
  329 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  330 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  331 00000000         ;//     <o4.11..12> Tcos: Chip Select Set-up nOE
  332 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  333 00000000         ;//     <o4.13..14> Tacs: Address Set-up before nGCSn
  334 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  335 00000000         ;//   </h>
  336 00000000         ;//
  337 00000000         ;//   <h> Bank 5
  338 00000000         ;//     <o8.20..21> DW: Data Bus Width
  339 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  340 00000000         ;//     <o8.22>     WS: WAIT Status
  341 00000000         ;//                 <0=> WAIT Disable
  342 00000000         ;//                 <1=> WAIT Enable
  343 00000000         ;//     <o8.23>     ST: SRAM Type
  344 00000000         ;//                 <0=> Not using UB/LB
  345 00000000         ;//                 <1=> Using UB/LB
  346 00000000         ;//     <o5.0..1>   PMC: Page Mode Configuration
  347 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  348 00000000         ;//     <o5.2..3>   Tpac: Page Mode Access Cycle
  349 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  350 00000000         ;//     <o5.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  351 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  352 00000000         ;//     <o5.6..7>   Toch: Chip Select Hold on nOE
  353 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  354 00000000         ;//     <o5.8..10>  Tacc: Access Cycle
  355 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  356 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  357 00000000         ;//     <o5.11..12> Tcos: Chip Select Set-up nOE
  358 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  359 00000000         ;//     <o5.13..14> Tacs: Address Set-up before nGCSn
  360 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  361 00000000         ;//   </h>
  362 00000000         ;//



ARM Macro Assembler    Page 11 


  363 00000000         ;//   <h> Bank 6
  364 00000000         ;//     <o10.0..2>  BK76MAP: Bank 6/7 Memory Map
  365 00000000         ;//                 <0=> 32M  <1=> 64M <2=> 128M <4=> 2M
                          <5=> 4M   <6=> 8M   <7=> 16M
  366 00000000         ;//     <o8.24..25> DW: Data Bus Width
  367 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  368 00000000         ;//     <o8.26>     WS: WAIT Status
  369 00000000         ;//                 <0=> WAIT Disable
  370 00000000         ;//                 <1=> WAIT Enable
  371 00000000         ;//     <o8.27>     ST: SRAM Type
  372 00000000         ;//                 <0=> Not using UB/LB
  373 00000000         ;//                 <1=> Using UB/LB
  374 00000000         ;//     <o6.15..16> MT: Memory Type
  375 00000000         ;//                 <0=> ROM or SRAM
  376 00000000         ;//                 <3=> SDRAM
  377 00000000         ;//     <h> ROM or SRAM
  378 00000000         ;//       <o6.0..1>   PMC: Page Mode Configuration
  379 00000000         ;//                   <0=> 1 Data  <1=> 4 Data  <2=> 8 D
                       ata  <3=> 16 Data
  380 00000000         ;//       <o6.2..3>   Tpac: Page Mode Access Cycle
  381 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  382 00000000         ;//       <o6.4..5>   Tcah: Address Holding Time after n
                       GCSn
  383 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  384 00000000         ;//       <o6.6..7>   Toch: Chip Select Hold on nOE
  385 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  386 00000000         ;//       <o6.8..10>  Tacc: Access Cycle
  387 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks  <3=> 4 clks
  388 00000000         ;//                   <4=> 6 clk   <5=> 8 clks  <6=> 10 
                       clks <7=> 14 clks
  389 00000000         ;//       <o6.11..12> Tcos: Chip Select Set-up nOE
  390 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  391 00000000         ;//       <o6.13..14> Tacs: Address Set-up before nGCSn
  392 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  393 00000000         ;//     </h>
  394 00000000         ;//     <h> SDRAM
  395 00000000         ;//       <o6.0..1>   SCAN: Columnn Address Number
  396 00000000         ;//                   <0=> 8-bit   <1=> 9-bit   <2=> 10-
                       bit  <3=> Rsrvd
  397 00000000         ;//       <o6.2..3>   Trcd: RAS to CAS Delay
  398 00000000         ;//                   <0=> 2 clks  <1=> 3 clks  <2=> 4 c
                       lks  <3=> Rsrvd
  399 00000000         ;//       <o10.4>     SCKEEN: SCLK Selection (Bank 6/7)
  400 00000000         ;//                   <0=> Normal
  401 00000000         ;//                   <1=> Reduced Power   
  402 00000000         ;//       <o10.5>     SCLKEN: SDRAM power down mode (Ban
                       k 6/7)
  403 00000000         ;//                   <0=> DISABLE
  404 00000000         ;//                   <1=> ENABLE 
  405 00000000         ;//       <o10.7>     BURST_EN: ARM core burst operation
                        (Bank 6/7)
  406 00000000         ;//                   <0=> DISABLE



ARM Macro Assembler    Page 12 


  407 00000000         ;//                   <1=> ENABLE 
  408 00000000         ;//       <o11.0..2>  BL: Burst Length
  409 00000000         ;//                   <0=> 1
  410 00000000         ;//       <o11.3>     BT: Burst Type
  411 00000000         ;//                   <0=> Sequential
  412 00000000         ;//       <o11.4..6>  CL: CAS Latency
  413 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks
  414 00000000         ;//       <o11.7..8>  TM: Test Mode
  415 00000000         ;//                   <0=> Mode Register Set
  416 00000000         ;//       <o11.9>     WBL: Write Burst Length
  417 00000000         ;//                   <0=> 0
  418 00000000         ;//     </h>
  419 00000000         ;//   </h>
  420 00000000         ;//
  421 00000000         ;//   <h> Bank 7
  422 00000000         ;//     <o10.0..2>  BK76MAP: Bank 6/7 Memory Map
  423 00000000         ;//                 <0=> 32M  <1=> 64M <2=> 128M <4=> 2M
                          <5=> 4M   <6=> 8M   <7=> 16M
  424 00000000         ;//     <o8.28..29> DW: Data Bus Width
  425 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  426 00000000         ;//     <o8.30>     WS: WAIT Status
  427 00000000         ;//                 <0=> WAIT Disable
  428 00000000         ;//                 <1=> WAIT Enable
  429 00000000         ;//     <o8.31>     ST: SRAM Type
  430 00000000         ;//                 <0=> Not using UB/LB
  431 00000000         ;//                 <1=> Using UB/LB
  432 00000000         ;//     <o7.15..16> MT: Memory Type
  433 00000000         ;//                 <0=> ROM or SRAM
  434 00000000         ;//                 <3=> SDRAM
  435 00000000         ;//     <h> ROM or SRAM
  436 00000000         ;//       <o7.0..1>   PMC: Page Mode Configuration
  437 00000000         ;//                   <0=> 1 Data  <1=> 4 Data  <2=> 8 D
                       ata  <3=> 16 Data
  438 00000000         ;//       <o7.2..3>   Tpac: Page Mode Access Cycle
  439 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  440 00000000         ;//       <o7.4..5>   Tcah: Address Holding Time after n
                       GCSn
  441 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  442 00000000         ;//       <o7.6..7>   Toch: Chip Select Hold on nOE
  443 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  444 00000000         ;//       <o7.8..10>  Tacc: Access Cycle
  445 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks  <3=> 4 clks
  446 00000000         ;//                   <4=> 6 clk   <5=> 8 clks  <6=> 10 
                       clks <7=> 14 clks
  447 00000000         ;//       <o7.11..12> Tcos: Chip Select Set-up nOE
  448 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  449 00000000         ;//       <o7.13..14> Tacs: Address Set-up before nGCSn
  450 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  451 00000000         ;//     </h>
  452 00000000         ;//     <h> SDRAM
  453 00000000         ;//       <o7.0..1>   SCAN: Columnn Address Number



ARM Macro Assembler    Page 13 


  454 00000000         ;//                   <0=> 8-bit   <1=> 9-bit   <2=> 10-
                       bit  <3=> Rsrvd
  455 00000000         ;//       <o7.2..3>   Trcd: RAS to CAS Delay
  456 00000000         ;//                   <0=> 2 clks  <1=> 3 clks  <2=> 4 c
                       lks  <3=> Rsrvd
  457 00000000         ;//       <o10.4>     SCLKEN: SCLK Selection (Bank 6/7)
  458 00000000         ;//                   <0=> Normal
  459 00000000         ;//                   <1=> Reduced Power 
  460 00000000         ;//       <o10.5>     SCLKEN: SDRAM power down mode (Ban
                       k 6/7)
  461 00000000         ;//                   <0=> DISABLE
  462 00000000         ;//                   <1=> ENABLE 
  463 00000000         ;//       <o10.7>     BURST_EN: ARM core burst operation
                        (Bank 6/7)
  464 00000000         ;//                   <0=> DISABLE
  465 00000000         ;//                   <1=> ENABLE 
  466 00000000         ;//       <o12.0..2>  BL: Burst Length
  467 00000000         ;//                   <0=> 1
  468 00000000         ;//       <o12.3>     BT: Burst Type
  469 00000000         ;//                   <0=> Sequential
  470 00000000         ;//       <o12.4..6>  CL: CAS Latency
  471 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks
  472 00000000         ;//       <o12.7..8>  TM: Test Mode
  473 00000000         ;//                   <0=> Mode Register Set
  474 00000000         ;//       <o12.9>     WBL: Write Burst Length
  475 00000000         ;//                   <0=> 0
  476 00000000         ;//     </h>
  477 00000000         ;//   </h>
  478 00000000         ;//
  479 00000000         ;//   <h> Refresh
  480 00000000         ;//     <o9.23>     REFEN: SDRAM Refresh
  481 00000000         ;//                 <0=> Disable <1=> Enable
  482 00000000         ;//     <o9.22>     TREFMD: SDRAM Refresh Mode
  483 00000000         ;//                 <0=> CBR/Auto Refresh
  484 00000000         ;//                 <1=> Self Refresh
  485 00000000         ;//     <o9.20..21> Trp: SDRAM RAS Pre-charge Time
  486 00000000         ;//                 <0=> 2 clks 
  487 00000000         ;//                 <1=> 3 clks 
  488 00000000         ;//                 <2=> 4 clks 
  489 00000000         ;//                 <3=> Rsrvd 
  490 00000000         ;//     <o9.18..19> Tsrc: SDRAM Semi Row cycle time
  491 00000000         ;//                <i> SDRAM Row cycle time: Trc=Tsrc+Tr
                       p
  492 00000000         ;//                 <0=> 4 clks  <1=> 5 clks  <2=> 6 clk
                       s  <3=> 7 clks
  493 00000000         ;//     <o9.0..10>  Refresh Counter <0x0-0x07FF>
  494 00000000         ;//                 <i> Refresh Period = (2^11 - Refresh
                        Count + 1) / HCLK
  495 00000000         ;//   </h>
  496 00000000 48000000 
                       BWSCON  EQU              0x48000000
  497 00000000 22000000 
                       BWSCON_Val
                               EQU              0x22000000
  498 00000000 00000700 
                       BANKCON0_Val
                               EQU              0x00000700
  499 00000000 00000700 



ARM Macro Assembler    Page 14 


                       BANKCON1_Val
                               EQU              0x00000700
  500 00000000 00000700 
                       BANKCON2_Val
                               EQU              0x00000700
  501 00000000 00000700 
                       BANKCON3_Val
                               EQU              0x00000700
  502 00000000 00000700 
                       BANKCON4_Val
                               EQU              0x00000700
  503 00000000 00000700 
                       BANKCON5_Val
                               EQU              0x00000700
  504 00000000 00018005 
                       BANKCON6_Val
                               EQU              0x00018005
  505 00000000 00018005 
                       BANKCON7_Val
                               EQU              0x00018005
  506 00000000 008404F3 
                       REFRESH_Val
                               EQU              0x008404F3
  507 00000000 00000032 
                       BANKSIZE_Val
                               EQU              0x00000032
  508 00000000 00000020 
                       MRSRB6_Val
                               EQU              0x00000020
  509 00000000 00000020 
                       MRSRB7_Val
                               EQU              0x00000020
  510 00000000         
  511 00000000         ;// </e> End of MC
  512 00000000         
  513 00000000         
  514 00000000         
  515 00000000         ; I/O Ports definitions
  516 00000000 56000000 
                       PIO_BASE
                               EQU              0x56000000  ; PIO Base Address
  517 00000000 00000000 
                       PCONA_OFS
                               EQU              0x00        ; PCONA Offset
  518 00000000 00000010 
                       PCONB_OFS
                               EQU              0x10        ; PCONB Offset
  519 00000000 00000020 
                       PCONC_OFS
                               EQU              0x20        ; PCONC Offset
  520 00000000 00000030 
                       PCOND_OFS
                               EQU              0x30        ; PCOND Offset
  521 00000000 00000040 
                       PCONE_OFS
                               EQU              0x40        ; PCONE Offset
  522 00000000 00000050 
                       PCONF_OFS
                               EQU              0x50        ; PCONF Offset



ARM Macro Assembler    Page 15 


  523 00000000 00000060 
                       PCONG_OFS
                               EQU              0x60        ; PCONG Offset
  524 00000000 00000070 
                       PCONH_OFS
                               EQU              0x70        ; PCONH Offset
  525 00000000 000000D0 
                       PCONJ_OFS
                               EQU              0xD0        ; PCONJ Offset
  526 00000000 00000018 
                       PUPB_OFS
                               EQU              0x18        ; PUPB Offset
  527 00000000 00000028 
                       PUPC_OFS
                               EQU              0x28        ; PUPC Offset
  528 00000000 00000038 
                       PUPD_OFS
                               EQU              0x38        ; PUPD Offset
  529 00000000 00000048 
                       PUPE_OFS
                               EQU              0x48        ; PUPE Offset
  530 00000000 00000058 
                       PUPF_OFS
                               EQU              0x58        ; PUPF Offset
  531 00000000 00000068 
                       PUPG_OFS
                               EQU              0x68        ; PUPG Offset
  532 00000000 00000078 
                       PUPH_OFS
                               EQU              0x78        ; PUPH Offset
  533 00000000 000000D8 
                       PUPJ_OFS
                               EQU              0xD8        ; PUPJ Offset
  534 00000000         
  535 00000000         
  536 00000000         ;// <e> I/O Configuration
  537 00000000 00000000 
                       PIO_SETUP
                               EQU              0
  538 00000000         
  539 00000000         ;//   <e> Port A
  540 00000000         ;//     <o1.0>      PA0  <0=> Output   <1=> ADDR0
  541 00000000         ;//     <o1.1>      PA1  <0=> Output   <1=> ADDR16
  542 00000000         ;//     <o1.2>      PA2  <0=> Output   <1=> ADDR17
  543 00000000         ;//     <o1.3>      PA3  <0=> Output   <1=> ADDR18
  544 00000000         ;//     <o1.4>      PA4  <0=> Output   <1=> ADDR19
  545 00000000         ;//     <o1.5>      PA5  <0=> Output   <1=> ADDR20
  546 00000000         ;//     <o1.6>      PA6  <0=> Output   <1=> ADDR21
  547 00000000         ;//     <o1.7>      PA7  <0=> Output   <1=> ADDR22
  548 00000000         ;//     <o1.8>      PA8  <0=> Output   <1=> ADDR23
  549 00000000         ;//     <o1.9>      PA9  <0=> Output   <1=> ADDR24
  550 00000000         ;//     <o1.10>      PA0  <0=> Output   <1=> ADDR25
  551 00000000         ;//     <o1.11>      PA1  <0=> Output   <1=> ADDR26
  552 00000000         ;//     <o1.12>      PA2  <0=> Output   <1=> nGCS[1]
  553 00000000         ;//     <o1.13>      PA3  <0=> Output   <1=> nGCS[2]
  554 00000000         ;//     <o1.14>      PA4  <0=> Output   <1=> nGCS[3]
  555 00000000         ;//     <o1.15>      PA5  <0=> Output   <1=> nGCS[4]
  556 00000000         ;//     <o1.16>      PA6  <0=> Output   <1=> nGCS[5]
  557 00000000         ;//     <o1.17>      PA7  <0=> Output   <1=> CLE



ARM Macro Assembler    Page 16 


  558 00000000         ;//     <o1.18>      PA8  <0=> Output   <1=> ALE
  559 00000000         ;//     <o1.19>      PA9  <0=> Output   <1=> nFWE
  560 00000000         ;//     <o1.20>      PA0  <0=> Output   <1=> nFRE
  561 00000000         ;//     <o1.21>      PA1  <0=> Output   <1=> nRSTOUT
  562 00000000         ;//     <o1.22>      PA2  <0=> Output   <1=> nFCE
  563 00000000         ;//   </e>
  564 00000000 00000000 
                       PIOA_SETUP
                               EQU              0
  565 00000000 000003FF 
                       PCONA_Val
                               EQU              0x000003FF
  566 00000000         
  567 00000000         ;//   <e> Port B
  568 00000000         ;//     <o1.0..1>        PB0  <0=> Input   <1=> Output  
                       <2=> TOUT0    <3=> Reserved 
  569 00000000         ;//     <o1.2..3>        PB1  <0=> Input   <1=> Output  
                       <2=> TOUT1    <3=> Reserved 
  570 00000000         ;//     <o1.4..5>        PB2  <0=> Input   <1=> Output  
                       <2=> TOUT2    <3=> Reserved 
  571 00000000         ;//     <o1.6..7>        PB3  <0=> Input   <1=> Output  
                       <2=> TOUT3    <3=> Reserved 
  572 00000000         ;//     <o1.8..9>        PB4  <0=> Input   <1=> Output  
                       <2=> TCLK[0]  <3=> Reserved 
  573 00000000         ;//     <o1.10..11>      PB5  <0=> Input   <1=> Output  
                       <2=> nXBACK   <3=> Reserved 
  574 00000000         ;//     <o1.12..13>      PB6  <0=> Input   <1=> Output  
                       <2=> nXBREQ   <3=> Reserved 
  575 00000000         ;//     <o1.14..15>      PB7  <0=> Input   <1=> Output  
                       <2=> nXDACK1  <3=> Reserved 
  576 00000000         ;//     <o1.16..17>      PB8  <0=> Input   <1=> Output  
                       <2=> nXDREQ1  <3=> Reserved 
  577 00000000         ;//     <o1.18..19>      PB9  <0=> Input   <1=> Output  
                       <2=> nXDACK0  <3=> Reserved 
  578 00000000         ;//     <o1.20..21>      PB10 <0=> Input   <1=> Output  
                       <2=> nXDREQ0  <3=> Reserved 
  579 00000000         ;//     <h> Pull-up Resistors                           
                                    
  580 00000000         ;//       <o2.0>    PB0 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  581 00000000         ;//       <o2.1>    PB1 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  582 00000000         ;//       <o2.2>    PB2 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  583 00000000         ;//       <o2.3>    PB3 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  584 00000000         ;//       <o2.4>    PB4 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  585 00000000         ;//       <o2.5>    PB5 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  586 00000000         ;//       <o2.6>    PB6 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  587 00000000         ;//       <o2.7>    PB7 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  588 00000000         ;//       <o2.8>    PB8 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  589 00000000         ;//       <o2.9>    PB9 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  590 00000000         ;//       <o2.10>   PB10 Pull-up       <0=> Enabled  <1=



ARM Macro Assembler    Page 17 


                       > Disabled   
  591 00000000         ;//     </h>                                            
                                    
  592 00000000         ;//   </e>
  593 00000000 00000000 
                       PIOB_SETUP
                               EQU              0
  594 00000000 00000000 
                       PCONB_Val
                               EQU              0x00000000
  595 00000000 00000000 
                       PUPB_Val
                               EQU              0x00000000
  596 00000000         
  597 00000000         ;//   <e> Port C
  598 00000000         ;//     <o1.0..1>          PC0  <0=> Input    <1=> Outpu
                       t  <2=> LEND          <3=> Reserved 
  599 00000000         ;//     <o1.2..3>          PC1  <0=> Input    <1=> Outpu
                       t  <2=> VCLK          <3=> Reserved 
  600 00000000         ;//     <o1.4..5>          PC2  <0=> Input    <1=> Outpu
                       t  <2=> VLINE         <3=> Reserved 
  601 00000000         ;//     <o1.6..7>          PC3  <0=> Input    <1=> Outpu
                       t  <2=> VFRAME        <3=> Reserved 
  602 00000000         ;//     <o1.8..9>          PC4  <0=> Input    <1=> Outpu
                       t  <2=> VM            <3=> Reserved 
  603 00000000         ;//     <o1.10..11>        PC5  <0=> Input    <1=> Outpu
                       t  <2=> LCD_LPCOE     <3=> Reserved 
  604 00000000         ;//     <o1.12..13>        PC6  <0=> Input    <1=> Outpu
                       t  <2=> LCD_LPCREV    <3=> Reserved 
  605 00000000         ;//     <o1.14..15>        PC7  <0=> Input    <1=> Outpu
                       t  <2=> LCD_LPCREVB   <3=> Reserved 
  606 00000000         ;//     <o1.16..17>        PC8  <0=> Input    <1=> Outpu
                       t  <2=> VD[0]         <3=> Reserved 
  607 00000000         ;//     <o1.18..19>        PC9  <0=> Input    <1=> Outpu
                       t  <2=> VD[1]         <3=> Reserved 
  608 00000000         ;//     <o1.20..21>        PC10 <0=> Input    <1=> Outpu
                       t  <2=> VD[2]         <3=> Reserved 
  609 00000000         ;//     <o1.22..23>        PC11  <0=> Input   <1=> Outpu
                       t  <2=> VD[3]         <3=> Reserved 
  610 00000000         ;//     <o1.24..25>        PC12  <0=> Input   <1=> Outpu
                       t  <2=> VD[4]         <3=> Reserved 
  611 00000000         ;//     <o1.26..27>        PC13  <0=> Input   <1=> Outpu
                       t  <2=> VD[5]         <3=> Reserved 
  612 00000000         ;//     <o1.28..29>        PC14  <0=> Input   <1=> Outpu
                       t  <2=> VD[6]         <3=> Reserved 
  613 00000000         ;//     <o1.30..31>        PC15  <0=> Input   <1=> Outpu
                       t  <2=> VD[7]         <3=> Reserved 
  614 00000000         ;//     <h> Pull-up Resistors                           
                                    
  615 00000000         ;//       <o2.0>     PC0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  616 00000000         ;//       <o2.1>     PC1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  617 00000000         ;//       <o2.2>     PC2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  618 00000000         ;//       <o2.3>     PC3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  619 00000000         ;//       <o2.4>     PC4 Pull-up         <0=> Enabled  <
                       1=> Disabled   



ARM Macro Assembler    Page 18 


  620 00000000         ;//       <o2.5>     PC5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  621 00000000         ;//       <o2.6>     PC6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  622 00000000         ;//       <o2.7>     PC7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  623 00000000         ;//       <o2.8>     PC8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  624 00000000         ;//       <o2.9>     PC9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  625 00000000         ;//       <o2.10>    PC10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  626 00000000         ;//       <o2.11>    PC11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  627 00000000         ;//       <o2.12>    PC12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  628 00000000         ;//       <o2.13>    PC13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  629 00000000         ;//       <o2.14>    PC14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  630 00000000         ;//       <o2.15>    PC15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  631 00000000         ;//     </h>                                            
                                    
  632 00000000         ;//   </e>
  633 00000000 00000001 
                       PIOC_SETUP
                               EQU              1
  634 00000000 00001401 
                       PCONC_Val
                               EQU              0x00001401
  635 00000000 00000000 
                       PUPC_Val
                               EQU              0x00000000
  636 00000000         
  637 00000000         ;//   <e> Port D
  638 00000000         ;//     <o1.0..1>          PD0  <0=> Input    <1=> Outpu
                       t  <2=> VD[8]         <3=> Reserved 
  639 00000000         ;//     <o1.2..3>          PD1  <0=> Input    <1=> Outpu
                       t  <2=> VD[9]         <3=> Reserved 
  640 00000000         ;//     <o1.4..5>          PD2  <0=> Input    <1=> Outpu
                       t  <2=> VD[10]         <3=> Reserved 
  641 00000000         ;//     <o1.6..7>          PD3  <0=> Input    <1=> Outpu
                       t  <2=> VD[11]         <3=> Reserved 
  642 00000000         ;//     <o1.8..9>          PD4  <0=> Input    <1=> Outpu
                       t  <2=> VD[12]         <3=> Reserved 
  643 00000000         ;//     <o1.10..11>        PD5  <0=> Input    <1=> Outpu
                       t  <2=> VD[13]         <3=> Reserved 
  644 00000000         ;//     <o1.12..13>        PD6  <0=> Input    <1=> Outpu
                       t  <2=> VD[14]         <3=> Reserved 
  645 00000000         ;//     <o1.14..15>        PD7  <0=> Input    <1=> Outpu
                       t  <2=> VD[15]         <3=> Reserved 
  646 00000000         ;//     <o1.16..17>        PD8  <0=> Input    <1=> Outpu
                       t  <2=> VD[16]         <3=> SPIMISO1 
  647 00000000         ;//     <o1.18..19>        PD9  <0=> Input    <1=> Outpu
                       t  <2=> VD[17]         <3=> SPIMOSI1
  648 00000000         ;//     <o1.20..21>        PD10 <0=> Input    <1=> Outpu
                       t  <2=> VD[18]         <3=> SPICLK1
  649 00000000         ;//     <o1.22..23>        PD11  <0=> Input   <1=> Outpu



ARM Macro Assembler    Page 19 


                       t  <2=> VD[19]         <3=> Reserved 
  650 00000000         ;//     <o1.24..25>        PD12  <0=> Input   <1=> Outpu
                       t  <2=> VD[20]         <3=> Reserved 
  651 00000000         ;//     <o1.26..27>        PD13  <0=> Input   <1=> Outpu
                       t  <2=> VD[21]         <3=> Reserved 
  652 00000000         ;//     <o1.28..29>        PD14  <0=> Input   <1=> Outpu
                       t  <2=> VD[22]          <3=> nSS1
  653 00000000         ;//     <o1.30..31>        PD15  <0=> Input   <1=> Outpu
                       t  <2=> VD[23]          <3=> nSS0 
  654 00000000         ;//     <h> Pull-up Resistors                           
                                    
  655 00000000         ;//       <o2.0>     PD0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  656 00000000         ;//       <o2.1>     PD1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  657 00000000         ;//       <o2.2>     PD2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  658 00000000         ;//       <o2.3>     PD3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  659 00000000         ;//       <o2.4>     PD4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  660 00000000         ;//       <o2.5>     PD5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  661 00000000         ;//       <o2.6>     PD6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  662 00000000         ;//       <o2.7>     PD7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  663 00000000         ;//       <o2.8>     PD8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  664 00000000         ;//       <o2.9>     PD9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  665 00000000         ;//       <o2.10>    PD10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  666 00000000         ;//       <o2.11>    PD11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  667 00000000         ;//       <o2.12>    PD12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  668 00000000         ;//       <o2.13>    PD13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  669 00000000         ;//       <o2.14>    PD14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  670 00000000         ;//       <o2.15>    PD15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  671 00000000         ;//     </h>         
  672 00000000         ;//   </e>
  673 00000000 00000000 
                       PIOD_SETUP
                               EQU              0
  674 00000000 00000000 
                       PCOND_Val
                               EQU              0x00000000
  675 00000000 00000000 
                       PUPD_Val
                               EQU              0x00000000
  676 00000000         
  677 00000000         ;//   <e> Port E
  678 00000000         ;//     <o1.0..1>          PE0  <0=> Input    <1=> Outpu
                       t  <2=> I2SLRCK       <3=> AC_SYNC 
  679 00000000         ;//     <o1.2..3>          PE1  <0=> Input    <1=> Outpu



ARM Macro Assembler    Page 20 


                       t  <2=> I2SSCLK       <3=> AC_BIT_CLK 
  680 00000000         ;//     <o1.4..5>          PE2  <0=> Input    <1=> Outpu
                       t  <2=> CDCLK         <3=> AC_nRESET 
  681 00000000         ;//     <o1.6..7>          PE3  <0=> Input    <1=> Outpu
                       t  <2=> I2SDI         <3=> AC_SDATA_IN 
  682 00000000         ;//     <o1.8..9>          PE4  <0=> Input    <1=> Outpu
                       t  <2=> I2SDO         <3=> AC_SDATA_OUT 
  683 00000000         ;//     <o1.10..11>        PE5  <0=> Input    <1=> Outpu
                       t  <2=> SDCLK         <3=> Reserved 
  684 00000000         ;//     <o1.12..13>        PE6  <0=> Input    <1=> Outpu
                       t  <2=> SDCMD         <3=> Reserved 
  685 00000000         ;//     <o1.14..15>        PE7  <0=> Input    <1=> Outpu
                       t  <2=> SDDAT0        <3=> Reserved 
  686 00000000         ;//     <o1.16..17>        PE8  <0=> Input    <1=> Outpu
                       t  <2=> SDDAT1        <3=> Reserved
  687 00000000         ;//     <o1.18..19>        PE9  <0=> Input    <1=> Outpu
                       t  <2=> SDDAT2        <3=> Reserved
  688 00000000         ;//     <o1.20..21>        PE10 <0=> Input    <1=> Outpu
                       t  <2=> SDDAT3        <3=> Reserved
  689 00000000         ;//     <o1.22..23>        PE11  <0=> Input   <1=> Outpu
                       t  <2=> SPIMISO0      <3=> Reserved 
  690 00000000         ;//     <o1.24..25>        PE12  <0=> Input   <1=> Outpu
                       t  <2=> SPIMOSI0      <3=> Reserved 
  691 00000000         ;//     <o1.26..27>        PE13  <0=> Input   <1=> Outpu
                       t  <2=> SPICLK0       <3=> Reserved 
  692 00000000         ;//     <o1.28..29>        PE14  <0=> Input   <1=> Outpu
                       t  <2=> IICSCL        <3=> Reserved
  693 00000000         ;//     <o1.30..31>        PE15  <0=> Input   <1=> Outpu
                       t  <2=> IICSDA        <3=> Reserved
  694 00000000         ;//     <h> Pull-up Resistors                           
                                                  
  695 00000000         ;//       <o2.0>     PE0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  696 00000000         ;//       <o2.1>     PE1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  697 00000000         ;//       <o2.2>     PE2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  698 00000000         ;//       <o2.3>     PE3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  699 00000000         ;//       <o2.4>     PE4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  700 00000000         ;//       <o2.5>     PE5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  701 00000000         ;//       <o2.6>     PE6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  702 00000000         ;//       <o2.7>     PE7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  703 00000000         ;//       <o2.8>     PE8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  704 00000000         ;//       <o2.9>     PE9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  705 00000000         ;//       <o2.10>    PE10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  706 00000000         ;//       <o2.11>    PE11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  707 00000000         ;//       <o2.12>    PE12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  708 00000000         ;//       <o2.13>    PE13 Pull-up        <0=> Enabled  <
                       1=> Disabled   



ARM Macro Assembler    Page 21 


  709 00000000         ;//       <o2.14>    PE14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  710 00000000         ;//       <o2.15>    PE15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  711 00000000         ;//     </h>         
  712 00000000         ;//   </e>
  713 00000000 00000000 
                       PIOE_SETUP
                               EQU              0
  714 00000000 00000000 
                       PCONE_Val
                               EQU              0x00000000
  715 00000000 00000000 
                       PUPE_Val
                               EQU              0x00000000
  716 00000000         
  717 00000000         ;//   <e> Port F
  718 00000000         ;//     <o1.0..1>        PF0  <0=> Input   <1=> Output  
                       <2=> EINT[0]  <3=> Reserved 
  719 00000000         ;//     <o1.2..3>        PF1  <0=> Input   <1=> Output  
                       <2=> EINT[1]  <3=> Reserved 
  720 00000000         ;//     <o1.4..5>        PF2  <0=> Input   <1=> Output  
                       <2=> EINT[2]  <3=> Reserved 
  721 00000000         ;//     <o1.6..7>        PF3  <0=> Input   <1=> Output  
                       <2=> EINT[3]  <3=> Reserved 
  722 00000000         ;//     <o1.8..9>        PF4  <0=> Input   <1=> Output  
                       <2=> EINT[4]  <3=> Reserved 
  723 00000000         ;//     <o1.10..11>      PF5  <0=> Input   <1=> Output  
                       <2=> EINT[5]  <3=> Reserved 
  724 00000000         ;//     <o1.12..13>      PF6  <0=> Input   <1=> Output  
                       <2=> EINT[6]  <3=> Reserved 
  725 00000000         ;//     <o1.14..15>      PF7  <0=> Input   <1=> Output  
                       <2=> EINT[7]  <3=> Reserved 
  726 00000000         ;//     <h> Pull-up Resistors                           
                                    
  727 00000000         ;//       <o2.0>    PF0 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  728 00000000         ;//       <o2.1>    PF1 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  729 00000000         ;//       <o2.2>    PF2 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  730 00000000         ;//       <o2.3>    PF3 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  731 00000000         ;//       <o2.4>    PF4 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  732 00000000         ;//       <o2.5>    PF5 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  733 00000000         ;//       <o2.6>    PF6 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  734 00000000         ;//       <o2.7>    PF7 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  735 00000000         ;//     </h> 
  736 00000000         ;//   </e>
  737 00000000 00000000 
                       PIOF_SETUP
                               EQU              0
  738 00000000 00000000 
                       PCONF_Val
                               EQU              0x00000000



ARM Macro Assembler    Page 22 


  739 00000000 00000000 
                       PUPF_Val
                               EQU              0x00000000
  740 00000000         
  741 00000000         ;//   <e> Port G
  742 00000000         ;//     <o1.0..1>          PG0  <0=> Input    <1=> Outpu
                       t  <2=> EINT[8]   <3=> Reserved 
  743 00000000         ;//     <o1.2..3>          PG1  <0=> Input    <1=> Outpu
                       t  <2=> EINT[9]   <3=> Reserved 
  744 00000000         ;//     <o1.4..5>          PG2  <0=> Input    <1=> Outpu
                       t  <2=> EINT[10]   <3=> nSS0 
  745 00000000         ;//     <o1.6..7>          PG3  <0=> Input    <1=> Outpu
                       t  <2=> EINT[11]   <3=> nSS1 
  746 00000000         ;//     <o1.8..9>          PG4  <0=> Input    <1=> Outpu
                       t  <2=> EINT[12]   <3=> LCD_PWRDN 
  747 00000000         ;//     <o1.10..11>        PG5  <0=> Input    <1=> Outpu
                       t  <2=> EINT[13]   <3=> SPIMISO1 
  748 00000000         ;//     <o1.12..13>        PG6  <0=> Input    <1=> Outpu
                       t  <2=> EINT[14]   <3=> SPIMOSI1
  749 00000000         ;//     <o1.14..15>        PG7  <0=> Input    <1=> Outpu
                       t  <2=> EINT[15]   <3=> SPICLK1 
  750 00000000         ;//     <o1.16..17>        PG8  <0=> Input    <1=> Outpu
                       t  <2=> EINT[16]   <3=> Reserved 
  751 00000000         ;//     <o1.18..19>        PG9  <0=> Input    <1=> Outpu
                       t  <2=> EINT[17]   <3=> nRTS1
  752 00000000         ;//     <o1.20..21>        PG10 <0=> Input    <1=> Outpu
                       t  <2=> EINT[18]   <3=> nCTS1 
  753 00000000         ;//     <o1.22..23>        PG11  <0=> Input   <1=> Outpu
                       t  <2=> EINT[19]   <3=> TCLK[1] 
  754 00000000         ;//     <o1.24..25>        PG12  <0=> Input   <1=> Outpu
                       t  <2=> EINT[20]   <3=> Reserved 
  755 00000000         ;//     <o1.26..27>        PG13  <0=> Input   <1=> Outpu
                       t  <2=> EINT[21]   <3=> Reserved 
  756 00000000         ;//     <o1.28..29>        PG14  <0=> Input   <1=> Outpu
                       t  <2=> EINT[22]   <3=> Reserved 
  757 00000000         ;//     <o1.30..31>        PG15  <0=> Input   <1=> Outpu
                       t  <2=> EINT[23]   <3=> Reserved 
  758 00000000         ;//     <h> Pull-up Resistors                           
                                    
  759 00000000         ;//       <o2.0>     PG0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  760 00000000         ;//       <o2.1>     PG1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  761 00000000         ;//       <o2.2>     PG2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  762 00000000         ;//       <o2.3>     PG3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  763 00000000         ;//       <o2.4>     PG4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  764 00000000         ;//       <o2.5>     PG5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  765 00000000         ;//       <o2.6>     PG6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  766 00000000         ;//       <o2.7>     PG7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  767 00000000         ;//       <o2.8>     PG8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  768 00000000         ;//       <o2.9>     PG9 Pull-up         <0=> Enabled  <
                       1=> Disabled   



ARM Macro Assembler    Page 23 


  769 00000000         ;//       <o2.10>    PG10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  770 00000000         ;//       <o2.11>    PG11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  771 00000000         ;//       <o2.12>    PG12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  772 00000000         ;//       <o2.13>    PG13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  773 00000000         ;//       <o2.14>    PG14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  774 00000000         ;//       <o2.15>    PG15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  775 00000000         ;//     </h>                                            
                               
  776 00000000         ;//   </e>
  777 00000000 00000000 
                       PIOG_SETUP
                               EQU              0
  778 00000000 00000000 
                       PCONG_Val
                               EQU              0x00000000
  779 00000000 00000000 
                       PUPG_Val
                               EQU              0x00000000
  780 00000000         
  781 00000000         ;//   <e> Port H
  782 00000000         ;//     <o1.0..1>        PH0  <0=> Input   <1=> Output  
                       <2=> nCTS0    <3=> Reserved 
  783 00000000         ;//     <o1.2..3>        PH1  <0=> Input   <1=> Output  
                       <2=> nRTS0    <3=> Reserved 
  784 00000000         ;//     <o1.4..5>        PH2  <0=> Input   <1=> Output  
                       <2=> TXD[0]    <3=> Reserved 
  785 00000000         ;//     <o1.6..7>        PH3  <0=> Input   <1=> Output  
                       <2=> RXD[0]    <3=> Reserved 
  786 00000000         ;//     <o1.8..9>        PH4  <0=> Input   <1=> Output  
                       <2=> TXD[1]  <3=> Reserved 
  787 00000000         ;//     <o1.10..11>      PH5  <0=> Input   <1=> Output  
                       <2=> RXD[1]   <3=> Reserved 
  788 00000000         ;//     <o1.12..13>      PH6  <0=> Input   <1=> Output  
                       <2=> TXD[2]   <3=> nRTS1
  789 00000000         ;//     <o1.14..15>      PH7  <0=> Input   <1=> Output  
                       <2=> RXD[2]  <3=> nCTS1 
  790 00000000         ;//     <o1.16..17>      PH8  <0=> Input   <1=> Output  
                       <2=> UEXTCLK  <3=> Reserved 
  791 00000000         ;//     <o1.18..19>      PH9  <0=> Input   <1=> Output  
                       <2=> CLKOUT0  <3=> Reserved 
  792 00000000         ;//     <o1.20..21>      PH10 <0=> Input   <1=> Output  
                       <2=> CLKOUT1  <3=> Reserved 
  793 00000000         ;//     <h> Pull-up Resistors                           
                                    
  794 00000000         ;//       <o2.0>    PH0 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  795 00000000         ;//       <o2.1>    PH1 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  796 00000000         ;//       <o2.2>    PH2 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  797 00000000         ;//       <o2.3>    PH3 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  798 00000000         ;//       <o2.4>    PH4 Pull-up        <0=> Enabled  <1=



ARM Macro Assembler    Page 24 


                       > Disabled   
  799 00000000         ;//       <o2.5>    PH5 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  800 00000000         ;//       <o2.6>    PH6 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  801 00000000         ;//       <o2.7>    PH7 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  802 00000000         ;//       <o2.8>    PH8 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  803 00000000         ;//       <o2.9>    PH9 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  804 00000000         ;//       <o2.10>   PH10 Pull-up       <0=> Enabled  <1=
                       > Disabled   
  805 00000000         ;//     </h>                                            
                                    
  806 00000000         ;//   </e>
  807 00000000 00000000 
                       PIOH_SETUP
                               EQU              0
  808 00000000 000007FF 
                       PCONH_Val
                               EQU              0x000007FF
  809 00000000 00000000 
                       PUPH_Val
                               EQU              0x00000000
  810 00000000         
  811 00000000         
  812 00000000         ;//   <e> Port J
  813 00000000         ;//     <o1.0..1>          PJ0  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[0]   <3=> Reserved
  814 00000000         ;//     <o1.2..3>          PJ1  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[1]   <3=> Reserved
  815 00000000         ;//     <o1.4..5>          PJ2  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[2]   <3=> Reserved
  816 00000000         ;//     <o1.6..7>          PJ3  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[3]   <3=> Reserved
  817 00000000         ;//     <o1.8..9>          PJ4  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[4]   <3=> Reserved 
  818 00000000         ;//     <o1.10..11>        PJ5  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[5]   <3=> Reserved
  819 00000000         ;//     <o1.12..13>        PJ6  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[6]   <3=> Reserved
  820 00000000         ;//     <o1.14..15>        PJ7  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[7]   <3=> Reserved
  821 00000000         ;//     <o1.16..17>        PJ8  <0=> Input    <1=> Outpu
                       t  <2=> CAMPCLK      <3=> Reserved
  822 00000000         ;//     <o1.18..19>        PJ9  <0=> Input    <1=> Outpu
                       t  <2=> CAMVSYNC     <3=> Reserved
  823 00000000         ;//     <o1.20..21>        PJ10 <0=> Input    <1=> Outpu
                       t  <2=> CAMHREF      <3=> Reserved
  824 00000000         ;//     <o1.22..23>        PJ11  <0=> Input   <1=> Outpu
                       t  <2=> CAMCLKOUT    <3=> Reserved
  825 00000000         ;//     <o1.24..25>        PJ12  <0=> Input   <1=> Outpu
                       t  <2=> CAMRESET     <3=> Reserved
  826 00000000         ;//     <h> Pull-up Resistors                           
                                    
  827 00000000         ;//       <o2.0>     PJ0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  828 00000000         ;//       <o2.1>     PJ1 Pull-up         <0=> Enabled  <



ARM Macro Assembler    Page 25 


                       1=> Disabled   
  829 00000000         ;//       <o2.2>     PJ2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  830 00000000         ;//       <o2.3>     PJ3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  831 00000000         ;//       <o2.4>     PJ4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  832 00000000         ;//       <o2.5>     PJ5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  833 00000000         ;//       <o2.6>     PJ6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  834 00000000         ;//       <o2.7>     PJ7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  835 00000000         ;//       <o2.8>     PJ8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  836 00000000         ;//       <o2.9>     PJ9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  837 00000000         ;//       <o2.10>    PJ10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  838 00000000         ;//       <o2.11>    PJ11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  839 00000000         ;//       <o2.12>    PJ12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  840 00000000         ;//     </h>                                            
                               
  841 00000000         ;//   </e>
  842 00000000 00000000 
                       PIOJ_SETUP
                               EQU              0
  843 00000000 00000000 
                       PCONJ_Val
                               EQU              0x00000000
  844 00000000 00000000 
                       PUPJ_Val
                               EQU              0x00000000
  845 00000000         
  846 00000000         
  847 00000000                 PRESERVE8
  848 00000000         
  849 00000000         
  850 00000000         ; Area Definition and Entry Point
  851 00000000         ;  Startup Code must be linked first at Address at which
                        it expects to run.
  852 00000000         
  853 00000000                 AREA             RESET, CODE, READONLY
  854 00000000                 ARM
  855 00000000         
  856 00000000         
  857 00000000         ; Exception Vectors
  858 00000000         ;  Mapped to Address 0.
  859 00000000         ;  Absolute addressing mode must be used.
  860 00000000         ;  Dummy Handlers are implemented as infinite loops whic
                       h can be modified.
  861 00000000         
  862 00000000         Vectors
  863 00000000 E59FF03C        LDR              PC, Reset_Addr
  864 00000004 E59FF03C        LDR              PC, Undef_Addr
  865 00000008 E59FF03C        LDR              PC, SWI_Addr
  866 0000000C E59FF03C        LDR              PC, PAbt_Addr



ARM Macro Assembler    Page 26 


  867 00000010 E59FF03C        LDR              PC, DAbt_Addr
  868 00000014 E1A00000        NOP                          ; Reserved Vector 
  869 00000018 E59FF03C        LDR              PC, IRQ_Addr
  870 0000001C E59FF03C        LDR              PC, FIQ_Addr
  871 00000020         
  872 00000020         
  873 00000020                 IF               IntVT_SETUP <> 0
  874 00000020         
  875 00000020         ;Interrupt Vector Table Address                
  876 00000020 33FFFF20 
                       HandleEINT0
                               EQU              IntVTAddress
  877 00000020 33FFFF24 
                       HandleEINT1
                               EQU              IntVTAddress +4
  878 00000020 33FFFF28 
                       HandleEINT2
                               EQU              IntVTAddress +4*2
  879 00000020 33FFFF2C 
                       HandleEINT3
                               EQU              IntVTAddress +4*3
  880 00000020 33FFFF30 
                       HandleEINT4_7
                               EQU              IntVTAddress +4*4
  881 00000020 33FFFF34 
                       HandleEINT8_23
                               EQU              IntVTAddress +4*5
  882 00000020 33FFFF38 
                       HandleCAM
                               EQU              IntVTAddress +4*6
  883 00000020 33FFFF3C 
                       HandleBATFLT
                               EQU              IntVTAddress +4*7
  884 00000020 33FFFF40 
                       HandleTICK
                               EQU              IntVTAddress +4*8
  885 00000020 33FFFF44 
                       HandleWDT
                               EQU              IntVTAddress +4*9
  886 00000020 33FFFF48 
                       HandleTIMER0
                               EQU              IntVTAddress +4*10
  887 00000020 33FFFF4C 
                       HandleTIMER1
                               EQU              IntVTAddress +4*11
  888 00000020 33FFFF50 
                       HandleTIMER2
                               EQU              IntVTAddress +4*12
  889 00000020 33FFFF54 
                       HandleTIMER3
                               EQU              IntVTAddress +4*13
  890 00000020 33FFFF58 
                       HandleTIMER4
                               EQU              IntVTAddress +4*14
  891 00000020 33FFFF5C 
                       HandleUART2
                               EQU              IntVTAddress +4*15
  892 00000020 33FFFF60 
                       HandleLCD



ARM Macro Assembler    Page 27 


                               EQU              IntVTAddress +4*16
  893 00000020 33FFFF64 
                       HandleDMA0
                               EQU              IntVTAddress +4*17
  894 00000020 33FFFF68 
                       HandleDMA1
                               EQU              IntVTAddress +4*18
  895 00000020 33FFFF6C 
                       HandleDMA2
                               EQU              IntVTAddress +4*19
  896 00000020 33FFFF70 
                       HandleDMA3
                               EQU              IntVTAddress +4*20
  897 00000020 33FFFF74 
                       HandleMMC
                               EQU              IntVTAddress +4*21
  898 00000020 33FFFF78 
                       HandleSPI0
                               EQU              IntVTAddress +4*22
  899 00000020 33FFFF7C 
                       HandleUART1
                               EQU              IntVTAddress +4*23
  900 00000020 33FFFF80 
                       HandleNFCON
                               EQU              IntVTAddress +4*24
  901 00000020 33FFFF84 
                       HandleUSBD
                               EQU              IntVTAddress +4*25
  902 00000020 33FFFF88 
                       HandleUSBH
                               EQU              IntVTAddress +4*26
  903 00000020 33FFFF8C 
                       HandleIIC
                               EQU              IntVTAddress +4*27
  904 00000020 33FFFF90 
                       HandleUART0
                               EQU              IntVTAddress +4*28
  905 00000020 33FFFFBC 
                       HandleSPI1
                               EQU              IntVTAddress +4*39
  906 00000020 33FFFF98 
                       HandleRTC
                               EQU              IntVTAddress +4*30
  907 00000020 33FFFF9C 
                       HandleADC
                               EQU              IntVTAddress +4*31
  908 00000020         
  909 00000020         IRQ_Entry
  910 00000020 E24DD004        sub              sp,sp,#4    ;reserved for PC
  911 00000024 E92D0300        stmfd            sp!,{r8-r9}
  912 00000028         
  913 00000028 E59F91B0        ldr              r9,=INTOFFSET
  914 0000002C E5999000        ldr              r9,[r9]
  915 00000030 E59F81AC        ldr              r8,=HandleEINT0
  916 00000034 E0888109        add              r8,r8,r9,lsl #2
  917 00000038 E5988000        ldr              r8,[r8]
  918 0000003C E58D8008        str              r8,[sp,#8]
  919 00000040 E8BD8300        ldmfd            sp!,{r8-r9,pc}
  920 00000044         



ARM Macro Assembler    Page 28 


  921 00000044                 ENDIF
  922 00000044                 IMPORT           OS_CPU_IRQ_ISR
  923 00000044                 IMPORT           Nand_Init
  924 00000044                 IMPORT           Nand_Copy2SDRAM
  925 00000044                 EXPORT           HandleEINT0
  926 00000044                 IMPORT           |Image$$ER_ROM1$$Limit|
  927 00000044                 IMPORT           |Image$$ER_ROM2$$Length|
  928 00000044                 IMPORT           __rt_entry_sh
  929 00000044         
  930 00000044 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
  931 00000048 00000000 
                       Undef_Addr
                               DCD              Undef_Handler
  932 0000004C 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
  933 00000050 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
  934 00000054 00000000 
                       DAbt_Addr
                               DCD              DAbt_Handler
  935 00000058 00000000        DCD              0           ; Reserved Address 
                                                            
  936 0000005C 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
  937 00000060 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
  938 00000064         
  939 00000064 EAFFFFFE 
                       Undef_Handler
                               B                Undef_Handler
  940 00000068 EAFFFFFE 
                       SWI_Handler
                               B                SWI_Handler
  941 0000006C EAFFFFFE 
                       PAbt_Handler
                               B                PAbt_Handler
  942 00000070 EAFFFFFE 
                       DAbt_Handler
                               B                DAbt_Handler
  943 00000074         
  944 00000074                 IF               IntVT_SETUP <> 1
  946                          ENDIF
  947 00000074         
  948 00000074                 IF               IntVT_SETUP <> 0
  949 00000074 EAFFFFFE 
                       IRQ_Handler
                               B                OS_CPU_IRQ_ISR
  950 00000078                 ENDIF
  951 00000078         
  952 00000078 EAFFFFFE 
                       FIQ_Handler
                               B                FIQ_Handler
  953 0000007C         



ARM Macro Assembler    Page 29 


  954 0000007C         
  955 0000007C         
  956 0000007C         ; Memory Controller Configuration
  957 0000007C                 IF               MC_SETUP <> 0
  958 0000007C         MC_CFG
  959 0000007C 22000000        DCD              BWSCON_Val
  960 00000080 00000700        DCD              BANKCON0_Val
  961 00000084 00000700        DCD              BANKCON1_Val
  962 00000088 00000700        DCD              BANKCON2_Val
  963 0000008C 00000700        DCD              BANKCON3_Val
  964 00000090 00000700        DCD              BANKCON4_Val
  965 00000094 00000700        DCD              BANKCON5_Val
  966 00000098 00018005        DCD              BANKCON6_Val
  967 0000009C 00018005        DCD              BANKCON7_Val
  968 000000A0 008404F3        DCD              REFRESH_Val
  969 000000A4 00000032        DCD              BANKSIZE_Val
  970 000000A8 00000020        DCD              MRSRB6_Val
  971 000000AC 00000020        DCD              MRSRB7_Val
  972 000000B0                 ENDIF
  973 000000B0         
  974 000000B0         
  975 000000B0         ; Clock Management Configuration
  976 000000B0                 IF               CLOCK_SETUP <> 0
  977 000000B0         CLK_CFG
  978 000000B0 0FFF0FFF        DCD              LOCKTIME_Val
  979 000000B4 0000000F        DCD              CLKDIVN_Val
  980 000000B8 00028021        DCD              UPLLCON_Val
  981 000000BC 00043011        DCD              MPLLCON_Val
  982 000000C0 00000004        DCD              CLKSLOW_Val
  983 000000C4 001FFFF0        DCD              CLKCON_Val
  984 000000C8 00000000        DCD              CAMDIVN_Val
  985 000000CC                 ENDIF
  986 000000CC         
  987 000000CC         
  988 000000CC         
  989 000000CC         ; I/O Configuration
  990 000000CC         
  991 000000CC                 IF               PIO_SETUP <> 0
 1010                          ENDIF
 1011 000000CC         
 1012 000000CC         ; Reset Handler
 1013 000000CC         
 1014 000000CC                 EXPORT           Reset_Handler
 1015 000000CC         Reset_Handler
 1016 000000CC         ;  -----------------------------------
 1017 000000CC                 IF               WT_SETUP <> 0
 1018 000000CC E3A00453        LDR              R0, =WT_BASE
 1019 000000D0 E3A01000        LDR              R1, =WTCON_Val
 1020 000000D4 E3A02902        LDR              R2, =WTDAT_Val
 1021 000000D8 E5802008        STR              R2, [R0, #WTCNT_OFS]
 1022 000000DC E5802004        STR              R2, [R0, #WTDAT_OFS]
 1023 000000E0 E5801000        STR              R1, [R0, #WTCON_OFS]
 1024 000000E4                 ENDIF
 1025 000000E4         
 1026 000000E4         ;---------------- 
 1027 000000E4                 IF               CLOCK_SETUP <> 0
 1028 000000E4 E3A00313        LDR              R0, =CLK_BASE
 1029 000000E8 E24F8040        ADR              R8, CLK_CFG
 1030 000000EC E89800FE        LDMIA            R8, {R1-R7}



ARM Macro Assembler    Page 30 


 1031 000000F0 E5801000        STR              R1, [R0, #LOCKTIME_OFS]
 1032 000000F4 E5802014        STR              R2, [R0, #CLKDIVN_OFS]
 1033 000000F8 E5803008        STR              R3, [R0, #UPLLCON_OFS]
 1034 000000FC E1A00000        nop
 1035 00000100 E1A00000        nop
 1036 00000104 E1A00000        nop
 1037 00000108 E1A00000        nop
 1038 0000010C E1A00000        nop
 1039 00000110 E1A00000        nop
 1040 00000114 E1A00000        nop
 1041 00000118 E5804004        STR              R4, [R0, #MPLLCON_OFS]
 1042 0000011C E5805010        STR              R5, [R0, #CLKSLOW_OFS]
 1043 00000120 E580600C        STR              R6, [R0, #CLKCON_OFS]
 1044 00000124 E5807018        STR              R7, [R0, #CAMDIVN_OFS]
 1045 00000128                 ENDIF
 1046 00000128         
 1047 00000128         ;-bank--SDRAM-----------------------  
                                       
 1048 00000128                 IF               MC_SETUP <> 0
 1049 00000128 E24FD0B4        ADR              R13, MC_CFG
 1050 0000012C E89D1FFF        LDMIA            R13, {R0-R12}
 1051 00000130 E59FD0B0        LDR              R13, =MC_BASE
 1052 00000134 E88D1FFF        STMIA            R13, {R0-R12}
 1053 00000138                 ENDIF
 1054 00000138         
 1055 00000138         
 1056 00000138                 IF               PIO_SETUP <> 0
 1120                          ENDIF
 1121 00000138         
 1122 00000138         
 1123 00000138         ; Setup Stack for each mode
 1124 00000138         
 1125 00000138 E59F00AC        LDR              R0, =Stack_Top
 1126 0000013C         
 1127 0000013C         ;  Enter Undefined Instruction Mode and set its Stack Po
                       inter
 1128 0000013C E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
 1129 00000140 E1A0D000        MOV              SP, R0
 1130 00000144 E2400000        SUB              R0, R0, #UND_Stack_Size
 1131 00000148         
 1132 00000148         ;  Enter Abort Mode and set its Stack Pointer
 1133 00000148 E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
 1134 0000014C E1A0D000        MOV              SP, R0
 1135 00000150 E2400000        SUB              R0, R0, #ABT_Stack_Size
 1136 00000154         
 1137 00000154         ;  Enter FIQ Mode and set its Stack Pointer
 1138 00000154 E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
 1139 00000158 E1A0D000        MOV              SP, R0
 1140 0000015C E2400000        SUB              R0, R0, #FIQ_Stack_Size
 1141 00000160         
 1142 00000160         ;  Enter IRQ Mode and set its Stack Pointer
 1143 00000160 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
 1144 00000164 E1A0D000        MOV              SP, R0
 1145 00000168 E2400080        SUB              R0, R0, #IRQ_Stack_Size
 1146 0000016C         



ARM Macro Assembler    Page 31 


 1147 0000016C         ;  Enter Supervisor Mode and set its Stack Pointer
 1148 0000016C E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
 1149 00000170 E1A0D000        MOV              SP, R0
 1150 00000174 E2400008        SUB              R0, R0, #SVC_Stack_Size
 1151 00000178         ;    IMPORT MMU_EnableICache
 1152 00000178         ;    bl     MMU_EnableICache
 1153 00000178         
 1154 00000178         
 1155 00000178         ;  Enter User Mode and set its Stack Pointer     
                       
 1156 00000178         ; MSR     CPSR_c, #Mode_USR
 1157 00000178         ;  MOV     SP, R0
 1158 00000178         ;   SUB     SL, SP, #USR_Stack_Size
 1159 00000178         
 1160 00000178         ;SDRAM0,run in
                        SDRAM, used by testing
 1161 00000178         ;    LDR  R0, =Vectors
 1162 00000178         ;    ADD  R3, R0, #128
 1163 00000178         ;    MOV  R2, 0x0
 1164 00000178         ;0 
 1165 00000178         ;    LDMIA R0!, {R4-R7}
 1166 00000178         ;    STMIA R2!, {R4-R7}
 1167 00000178         ;    CMP R0, R3
 1168 00000178         ;    BNE %B0
 1169 00000178         
 1170 00000178         clear_SDRAM
 1171 00000178 E3A00203        MOV              R0, 0x30000000
 1172 0000017C E2805902        ADD              R5, R0, #32*1024
 1173 00000180 E0211001        EOR              R1,R1
 1174 00000184 E0222002        EOR              R2,R2
 1175 00000188 E0233003        EOR              R3,R3
 1176 0000018C E0244004        EOR              R4,R4
 1177 00000190         1
 1178 00000190 E8A0001E        STMIA            R0!,{R1-R4}
 1179 00000194 E1500005        CMP              R0, R5
 1180 00000198 1AFFFFFC        BNE              %B1
 1181 0000019C         
 1182 0000019C         ;Check boot mode
 1183 0000019C         
 1184 0000019C E3A00312        ldr              r0, =BWSCON
 1185 000001A0 E5900000        ldr              r0, [r0]
 1186 000001A4 E2000003        bic              r0,r0, # 0xfffffffc
 1187 000001A8 E3500000        cmp              r0, #0      ;OM[1:0] != 0, NOR 
                                                            FLash boot
 1188 000001AC 0A000000        beq              nandflash   ; read nand flash
 1189 000001B0         
 1190 000001B0         
 1191 000001B0         ;norfalshSDRAM
 1192 000001B0         ;norflash    ;
                       
 1193 000001B0         ;  LDR  R0, =|Image$$ER_ROM1$$Limit|
 1194 000001B0         ;    ADD  R3, R0, #32*1024
 1195 000001B0         ;    MOV  R2, 0x30000000
 1196 000001B0         ;1 
 1197 000001B0         ;    LDMIA R0!, {R4-R7}
 1198 000001B0         ;    STMIA R2!, {R4-R7}
 1199 000001B0         ;    CMP R0, R3
 1200 000001B0         ;    BNE %B1



ARM Macro Assembler    Page 32 


 1201 000001B0 EA000008        B                aa
 1202 000001B4         
 1203 000001B4         
 1204 000001B4         ;NandfalshSDRAM
 1205 000001B4         
 1206 000001B4         nandflash
 1207 000001B4 EBFFFFFE        BL               Nand_Init
 1208 000001B8 E3A00203        ldr              r0, =0x30000000
 1209 000001BC E59F102C        ldr              r1, =|Image$$ER_ROM1$$Limit|
 1210 000001C0 E59F202C        ldr              r2, =|Image$$ER_ROM2$$Length|
 1211 000001C4 EBFFFFFE        BL               Nand_Copy2SDRAM
 1212 000001C8 E3100000        tst              r0, #0x0
 1213 000001CC 1AFFFFF8        bne              nandflash
 1214 000001D0 E59F0020        ldr              R0, =__rt_entry_sh
 1215 000001D4 E12FFF10        BX               R0
 1216 000001D8         
 1217 000001D8         aa                                   ; Enter the C code
 1218 000001D8                 IMPORT           __main
 1219 000001D8 E59F001C        LDR              R0, =__main
 1220 000001DC E12FFF10        BX               R0
 1221 000001E0         
 1222 000001E0         
 1223 000001E0         ; User Initial Stack & Heap
 1224 000001E0 4A000014 
              33FFFF20 
              48000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000         AREA             |.text|, CODE, READONLY
 1225 00000000         
 1226 00000000                 IMPORT           __use_two_region_memory
 1227 00000000                 EXPORT           __user_initial_stackheap
 1228 00000000         __user_initial_stackheap
 1229 00000000         
 1230 00000000 E59F000C        LDR              R0, =  Heap_Mem
 1231 00000004 E59F100C        LDR              R1, =(Stack_Mem + USR_Stack_Siz
e)
 1232 00000008 E59F2004        LDR              R2, = (Heap_Mem +      Heap_Siz
e)
 1233 0000000C E59F3008        LDR              R3, = Stack_Mem
 1234 00000010 E12FFF1E        BX               LR
 1235 00000014         
 1236 00000014         
 1237 00000014                 END
              00000000 
              00000400 
              00000000 
Command Line: --debug --xref --cpu=ARM920T --apcs=interwork --depend=.\obj\S3C2
440A.d -o.\obj\S3C2440A.o -IG:\keil4.22\ARM\CMSIS\Include -IG:\keil4.22\ARM\INC
\Samsung --predefine="__EVAL SETA 1" --list=.\lst\S3C2440A.lst ..\common\src\S3
C2440A.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 50 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 51 in file ..\common\src\S3C2440A.s
   Uses
      At line 53 in file ..\common\src\S3C2440A.s
      At line 1231 in file ..\common\src\S3C2440A.s
      At line 1233 in file ..\common\src\S3C2440A.s

Stack_Top 00000488

Symbol: Stack_Top
   Definitions
      At line 53 in file ..\common\src\S3C2440A.s
   Uses
      At line 1125 in file ..\common\src\S3C2440A.s
Comment: Stack_Top used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 62 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 63 in file ..\common\src\S3C2440A.s
   Uses
      At line 1230 in file ..\common\src\S3C2440A.s
      At line 1232 in file ..\common\src\S3C2440A.s

2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

 00000190

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
CLK_CFG 000000B0

Symbol: CLK_CFG
   Definitions
      At line 977 in file ..\common\src\S3C2440A.s
   Uses
      At line 1029 in file ..\common\src\S3C2440A.s
Comment: CLK_CFG used once
DAbt_Addr 00000054

Symbol: DAbt_Addr
   Definitions
      At line 934 in file ..\common\src\S3C2440A.s
   Uses
      At line 867 in file ..\common\src\S3C2440A.s
Comment: DAbt_Addr used once
DAbt_Handler 00000070

Symbol: DAbt_Handler
   Definitions
      At line 942 in file ..\common\src\S3C2440A.s
   Uses
      At line 934 in file ..\common\src\S3C2440A.s
      At line 942 in file ..\common\src\S3C2440A.s

FIQ_Addr 00000060

Symbol: FIQ_Addr
   Definitions
      At line 937 in file ..\common\src\S3C2440A.s
   Uses
      At line 870 in file ..\common\src\S3C2440A.s
Comment: FIQ_Addr used once
FIQ_Handler 00000078

Symbol: FIQ_Handler
   Definitions
      At line 952 in file ..\common\src\S3C2440A.s
   Uses
      At line 937 in file ..\common\src\S3C2440A.s
      At line 952 in file ..\common\src\S3C2440A.s

IRQ_Addr 0000005C

Symbol: IRQ_Addr
   Definitions
      At line 936 in file ..\common\src\S3C2440A.s
   Uses
      At line 869 in file ..\common\src\S3C2440A.s
Comment: IRQ_Addr used once
IRQ_Entry 00000020



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: IRQ_Entry
   Definitions
      At line 909 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: IRQ_Entry unused
IRQ_Handler 00000074

Symbol: IRQ_Handler
   Definitions
      At line 949 in file ..\common\src\S3C2440A.s
   Uses
      At line 936 in file ..\common\src\S3C2440A.s
Comment: IRQ_Handler used once
MC_CFG 0000007C

Symbol: MC_CFG
   Definitions
      At line 958 in file ..\common\src\S3C2440A.s
   Uses
      At line 1049 in file ..\common\src\S3C2440A.s
Comment: MC_CFG used once
PAbt_Addr 00000050

Symbol: PAbt_Addr
   Definitions
      At line 933 in file ..\common\src\S3C2440A.s
   Uses
      At line 866 in file ..\common\src\S3C2440A.s
Comment: PAbt_Addr used once
PAbt_Handler 0000006C

Symbol: PAbt_Handler
   Definitions
      At line 941 in file ..\common\src\S3C2440A.s
   Uses
      At line 933 in file ..\common\src\S3C2440A.s
      At line 941 in file ..\common\src\S3C2440A.s

RESET 00000000

Symbol: RESET
   Definitions
      At line 853 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: RESET unused
Reset_Addr 00000044

Symbol: Reset_Addr
   Definitions
      At line 930 in file ..\common\src\S3C2440A.s
   Uses
      At line 863 in file ..\common\src\S3C2440A.s
Comment: Reset_Addr used once
Reset_Handler 000000CC

Symbol: Reset_Handler



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 1015 in file ..\common\src\S3C2440A.s
   Uses
      At line 930 in file ..\common\src\S3C2440A.s
      At line 1014 in file ..\common\src\S3C2440A.s

SWI_Addr 0000004C

Symbol: SWI_Addr
   Definitions
      At line 932 in file ..\common\src\S3C2440A.s
   Uses
      At line 865 in file ..\common\src\S3C2440A.s
Comment: SWI_Addr used once
SWI_Handler 00000068

Symbol: SWI_Handler
   Definitions
      At line 940 in file ..\common\src\S3C2440A.s
   Uses
      At line 932 in file ..\common\src\S3C2440A.s
      At line 940 in file ..\common\src\S3C2440A.s

Undef_Addr 00000048

Symbol: Undef_Addr
   Definitions
      At line 931 in file ..\common\src\S3C2440A.s
   Uses
      At line 864 in file ..\common\src\S3C2440A.s
Comment: Undef_Addr used once
Undef_Handler 00000064

Symbol: Undef_Handler
   Definitions
      At line 939 in file ..\common\src\S3C2440A.s
   Uses
      At line 931 in file ..\common\src\S3C2440A.s
      At line 939 in file ..\common\src\S3C2440A.s

Vectors 00000000

Symbol: Vectors
   Definitions
      At line 862 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: Vectors unused
aa 000001D8

Symbol: aa
   Definitions
      At line 1217 in file ..\common\src\S3C2440A.s
   Uses
      At line 1201 in file ..\common\src\S3C2440A.s
Comment: aa used once
clear_SDRAM 00000178

Symbol: clear_SDRAM



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 1170 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: clear_SDRAM unused
nandflash 000001B4

Symbol: nandflash
   Definitions
      At line 1206 in file ..\common\src\S3C2440A.s
   Uses
      At line 1188 in file ..\common\src\S3C2440A.s
      At line 1213 in file ..\common\src\S3C2440A.s

23 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 1224 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: .text unused
__user_initial_stackheap 00000000

Symbol: __user_initial_stackheap
   Definitions
      At line 1228 in file ..\common\src\S3C2440A.s
   Uses
      At line 1227 in file ..\common\src\S3C2440A.s
Comment: __user_initial_stackheap used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000000

Symbol: ABT_Stack_Size
   Definitions
      At line 42 in file ..\common\src\S3C2440A.s
   Uses
      At line 48 in file ..\common\src\S3C2440A.s
      At line 1135 in file ..\common\src\S3C2440A.s

BANKCON0_Val 00000700

Symbol: BANKCON0_Val
   Definitions
      At line 498 in file ..\common\src\S3C2440A.s
   Uses
      At line 960 in file ..\common\src\S3C2440A.s
Comment: BANKCON0_Val used once
BANKCON1_Val 00000700

Symbol: BANKCON1_Val
   Definitions
      At line 499 in file ..\common\src\S3C2440A.s
   Uses
      At line 961 in file ..\common\src\S3C2440A.s
Comment: BANKCON1_Val used once
BANKCON2_Val 00000700

Symbol: BANKCON2_Val
   Definitions
      At line 500 in file ..\common\src\S3C2440A.s
   Uses
      At line 962 in file ..\common\src\S3C2440A.s
Comment: BANKCON2_Val used once
BANKCON3_Val 00000700

Symbol: BANKCON3_Val
   Definitions
      At line 501 in file ..\common\src\S3C2440A.s
   Uses
      At line 963 in file ..\common\src\S3C2440A.s
Comment: BANKCON3_Val used once
BANKCON4_Val 00000700

Symbol: BANKCON4_Val
   Definitions
      At line 502 in file ..\common\src\S3C2440A.s
   Uses
      At line 964 in file ..\common\src\S3C2440A.s
Comment: BANKCON4_Val used once
BANKCON5_Val 00000700

Symbol: BANKCON5_Val
   Definitions
      At line 503 in file ..\common\src\S3C2440A.s
   Uses
      At line 965 in file ..\common\src\S3C2440A.s
Comment: BANKCON5_Val used once
BANKCON6_Val 00018005




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: BANKCON6_Val
   Definitions
      At line 504 in file ..\common\src\S3C2440A.s
   Uses
      At line 966 in file ..\common\src\S3C2440A.s
Comment: BANKCON6_Val used once
BANKCON7_Val 00018005

Symbol: BANKCON7_Val
   Definitions
      At line 505 in file ..\common\src\S3C2440A.s
   Uses
      At line 967 in file ..\common\src\S3C2440A.s
Comment: BANKCON7_Val used once
BANKSIZE_Val 00000032

Symbol: BANKSIZE_Val
   Definitions
      At line 507 in file ..\common\src\S3C2440A.s
   Uses
      At line 969 in file ..\common\src\S3C2440A.s
Comment: BANKSIZE_Val used once
BWSCON 48000000

Symbol: BWSCON
   Definitions
      At line 496 in file ..\common\src\S3C2440A.s
   Uses
      At line 1184 in file ..\common\src\S3C2440A.s
Comment: BWSCON used once
BWSCON_Val 22000000

Symbol: BWSCON_Val
   Definitions
      At line 497 in file ..\common\src\S3C2440A.s
   Uses
      At line 959 in file ..\common\src\S3C2440A.s
Comment: BWSCON_Val used once
CAMDIVN_OFS 00000018

Symbol: CAMDIVN_OFS
   Definitions
      At line 76 in file ..\common\src\S3C2440A.s
   Uses
      At line 1044 in file ..\common\src\S3C2440A.s
Comment: CAMDIVN_OFS used once
CAMDIVN_Val 00000000

Symbol: CAMDIVN_Val
   Definitions
      At line 170 in file ..\common\src\S3C2440A.s
   Uses
      At line 984 in file ..\common\src\S3C2440A.s
Comment: CAMDIVN_Val used once
CLKCON_OFS 0000000C

Symbol: CLKCON_OFS
   Definitions
      At line 73 in file ..\common\src\S3C2440A.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 1043 in file ..\common\src\S3C2440A.s
Comment: CLKCON_OFS used once
CLKCON_Val 001FFFF0

Symbol: CLKCON_Val
   Definitions
      At line 167 in file ..\common\src\S3C2440A.s
   Uses
      At line 983 in file ..\common\src\S3C2440A.s
Comment: CLKCON_Val used once
CLKDIVN_OFS 00000014

Symbol: CLKDIVN_OFS
   Definitions
      At line 75 in file ..\common\src\S3C2440A.s
   Uses
      At line 1032 in file ..\common\src\S3C2440A.s
Comment: CLKDIVN_OFS used once
CLKDIVN_Val 0000000F

Symbol: CLKDIVN_Val
   Definitions
      At line 169 in file ..\common\src\S3C2440A.s
   Uses
      At line 979 in file ..\common\src\S3C2440A.s
Comment: CLKDIVN_Val used once
CLKSLOW_OFS 00000010

Symbol: CLKSLOW_OFS
   Definitions
      At line 74 in file ..\common\src\S3C2440A.s
   Uses
      At line 1042 in file ..\common\src\S3C2440A.s
Comment: CLKSLOW_OFS used once
CLKSLOW_Val 00000004

Symbol: CLKSLOW_Val
   Definitions
      At line 168 in file ..\common\src\S3C2440A.s
   Uses
      At line 982 in file ..\common\src\S3C2440A.s
Comment: CLKSLOW_Val used once
CLK_BASE 4C000000

Symbol: CLK_BASE
   Definitions
      At line 69 in file ..\common\src\S3C2440A.s
   Uses
      At line 1028 in file ..\common\src\S3C2440A.s
Comment: CLK_BASE used once
CLOCK_SETUP 00000001

Symbol: CLOCK_SETUP
   Definitions
      At line 163 in file ..\common\src\S3C2440A.s
   Uses
      At line 976 in file ..\common\src\S3C2440A.s
      At line 1027 in file ..\common\src\S3C2440A.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


FIQ_Stack_Size 00000000

Symbol: FIQ_Stack_Size
   Definitions
      At line 43 in file ..\common\src\S3C2440A.s
   Uses
      At line 48 in file ..\common\src\S3C2440A.s
      At line 1140 in file ..\common\src\S3C2440A.s

F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 28 in file ..\common\src\S3C2440A.s
   Uses
      At line 1128 in file ..\common\src\S3C2440A.s
      At line 1133 in file ..\common\src\S3C2440A.s
      At line 1138 in file ..\common\src\S3C2440A.s
      At line 1143 in file ..\common\src\S3C2440A.s
      At line 1148 in file ..\common\src\S3C2440A.s

HandleADC 33FFFF9C

Symbol: HandleADC
   Definitions
      At line 907 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleADC unused
HandleBATFLT 33FFFF3C

Symbol: HandleBATFLT
   Definitions
      At line 883 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleBATFLT unused
HandleCAM 33FFFF38

Symbol: HandleCAM
   Definitions
      At line 882 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleCAM unused
HandleDMA0 33FFFF64

Symbol: HandleDMA0
   Definitions
      At line 893 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleDMA0 unused
HandleDMA1 33FFFF68

Symbol: HandleDMA1
   Definitions
      At line 894 in file ..\common\src\S3C2440A.s



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: HandleDMA1 unused
HandleDMA2 33FFFF6C

Symbol: HandleDMA2
   Definitions
      At line 895 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleDMA2 unused
HandleDMA3 33FFFF70

Symbol: HandleDMA3
   Definitions
      At line 896 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleDMA3 unused
HandleEINT0 33FFFF20

Symbol: HandleEINT0
   Definitions
      At line 876 in file ..\common\src\S3C2440A.s
   Uses
      At line 915 in file ..\common\src\S3C2440A.s
      At line 925 in file ..\common\src\S3C2440A.s

HandleEINT1 33FFFF24

Symbol: HandleEINT1
   Definitions
      At line 877 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleEINT1 unused
HandleEINT2 33FFFF28

Symbol: HandleEINT2
   Definitions
      At line 878 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleEINT2 unused
HandleEINT3 33FFFF2C

Symbol: HandleEINT3
   Definitions
      At line 879 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleEINT3 unused
HandleEINT4_7 33FFFF30

Symbol: HandleEINT4_7
   Definitions
      At line 880 in file ..\common\src\S3C2440A.s
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: HandleEINT4_7 unused
HandleEINT8_23 33FFFF34

Symbol: HandleEINT8_23
   Definitions
      At line 881 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleEINT8_23 unused
HandleIIC 33FFFF8C

Symbol: HandleIIC
   Definitions
      At line 903 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleIIC unused
HandleLCD 33FFFF60

Symbol: HandleLCD
   Definitions
      At line 892 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleLCD unused
HandleMMC 33FFFF74

Symbol: HandleMMC
   Definitions
      At line 897 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleMMC unused
HandleNFCON 33FFFF80

Symbol: HandleNFCON
   Definitions
      At line 900 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleNFCON unused
HandleRTC 33FFFF98

Symbol: HandleRTC
   Definitions
      At line 906 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleRTC unused
HandleSPI0 33FFFF78

Symbol: HandleSPI0
   Definitions
      At line 898 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleSPI0 unused
HandleSPI1 33FFFFBC




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: HandleSPI1
   Definitions
      At line 905 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleSPI1 unused
HandleTICK 33FFFF40

Symbol: HandleTICK
   Definitions
      At line 884 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleTICK unused
HandleTIMER0 33FFFF48

Symbol: HandleTIMER0
   Definitions
      At line 886 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleTIMER0 unused
HandleTIMER1 33FFFF4C

Symbol: HandleTIMER1
   Definitions
      At line 887 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleTIMER1 unused
HandleTIMER2 33FFFF50

Symbol: HandleTIMER2
   Definitions
      At line 888 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleTIMER2 unused
HandleTIMER3 33FFFF54

Symbol: HandleTIMER3
   Definitions
      At line 889 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleTIMER3 unused
HandleTIMER4 33FFFF58

Symbol: HandleTIMER4
   Definitions
      At line 890 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleTIMER4 unused
HandleUART0 33FFFF90

Symbol: HandleUART0
   Definitions
      At line 904 in file ..\common\src\S3C2440A.s



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: HandleUART0 unused
HandleUART1 33FFFF7C

Symbol: HandleUART1
   Definitions
      At line 899 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleUART1 unused
HandleUART2 33FFFF5C

Symbol: HandleUART2
   Definitions
      At line 891 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleUART2 unused
HandleUSBD 33FFFF84

Symbol: HandleUSBD
   Definitions
      At line 901 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleUSBD unused
HandleUSBH 33FFFF88

Symbol: HandleUSBH
   Definitions
      At line 902 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleUSBH unused
HandleWDT 33FFFF44

Symbol: HandleWDT
   Definitions
      At line 885 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: HandleWDT unused
Heap_Size 00000000

Symbol: Heap_Size
   Definitions
      At line 60 in file ..\common\src\S3C2440A.s
   Uses
      At line 63 in file ..\common\src\S3C2440A.s
      At line 1232 in file ..\common\src\S3C2440A.s

INTOFFSET 4A000014

Symbol: INTOFFSET
   Definitions
      At line 173 in file ..\common\src\S3C2440A.s
   Uses
      At line 913 in file ..\common\src\S3C2440A.s



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

Comment: INTOFFSET used once
IRAM_BASE 40000000

Symbol: IRAM_BASE
   Definitions
      At line 187 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: IRAM_BASE unused
IRQ_Stack_Size 00000080

Symbol: IRQ_Stack_Size
   Definitions
      At line 44 in file ..\common\src\S3C2440A.s
   Uses
      At line 48 in file ..\common\src\S3C2440A.s
      At line 1145 in file ..\common\src\S3C2440A.s

I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 27 in file ..\common\src\S3C2440A.s
   Uses
      At line 1128 in file ..\common\src\S3C2440A.s
      At line 1133 in file ..\common\src\S3C2440A.s
      At line 1138 in file ..\common\src\S3C2440A.s
      At line 1143 in file ..\common\src\S3C2440A.s
      At line 1148 in file ..\common\src\S3C2440A.s

IntVTAddress 33FFFF20

Symbol: IntVTAddress
   Definitions
      At line 181 in file ..\common\src\S3C2440A.s
   Uses
      At line 876 in file ..\common\src\S3C2440A.s
      At line 877 in file ..\common\src\S3C2440A.s
      At line 878 in file ..\common\src\S3C2440A.s
      At line 879 in file ..\common\src\S3C2440A.s
      At line 880 in file ..\common\src\S3C2440A.s
      At line 881 in file ..\common\src\S3C2440A.s
      At line 882 in file ..\common\src\S3C2440A.s
      At line 883 in file ..\common\src\S3C2440A.s
      At line 884 in file ..\common\src\S3C2440A.s
      At line 885 in file ..\common\src\S3C2440A.s
      At line 886 in file ..\common\src\S3C2440A.s
      At line 887 in file ..\common\src\S3C2440A.s
      At line 888 in file ..\common\src\S3C2440A.s
      At line 889 in file ..\common\src\S3C2440A.s
      At line 890 in file ..\common\src\S3C2440A.s
      At line 891 in file ..\common\src\S3C2440A.s
      At line 892 in file ..\common\src\S3C2440A.s
      At line 893 in file ..\common\src\S3C2440A.s
      At line 894 in file ..\common\src\S3C2440A.s
      At line 895 in file ..\common\src\S3C2440A.s
      At line 896 in file ..\common\src\S3C2440A.s
      At line 897 in file ..\common\src\S3C2440A.s
      At line 898 in file ..\common\src\S3C2440A.s



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

      At line 899 in file ..\common\src\S3C2440A.s
      At line 900 in file ..\common\src\S3C2440A.s
      At line 901 in file ..\common\src\S3C2440A.s
      At line 902 in file ..\common\src\S3C2440A.s
      At line 903 in file ..\common\src\S3C2440A.s
      At line 904 in file ..\common\src\S3C2440A.s
      At line 905 in file ..\common\src\S3C2440A.s
      At line 906 in file ..\common\src\S3C2440A.s
      At line 907 in file ..\common\src\S3C2440A.s

IntVT_SETUP 00000001

Symbol: IntVT_SETUP
   Definitions
      At line 180 in file ..\common\src\S3C2440A.s
   Uses
      At line 873 in file ..\common\src\S3C2440A.s
      At line 944 in file ..\common\src\S3C2440A.s
      At line 948 in file ..\common\src\S3C2440A.s

LOCKTIME_OFS 00000000

Symbol: LOCKTIME_OFS
   Definitions
      At line 70 in file ..\common\src\S3C2440A.s
   Uses
      At line 1031 in file ..\common\src\S3C2440A.s
Comment: LOCKTIME_OFS used once
LOCKTIME_Val 0FFF0FFF

Symbol: LOCKTIME_Val
   Definitions
      At line 164 in file ..\common\src\S3C2440A.s
   Uses
      At line 978 in file ..\common\src\S3C2440A.s
Comment: LOCKTIME_Val used once
MC_BASE 48000000

Symbol: MC_BASE
   Definitions
      At line 210 in file ..\common\src\S3C2440A.s
   Uses
      At line 1051 in file ..\common\src\S3C2440A.s
Comment: MC_BASE used once
MC_SETUP 00000001

Symbol: MC_SETUP
   Definitions
      At line 213 in file ..\common\src\S3C2440A.s
   Uses
      At line 957 in file ..\common\src\S3C2440A.s
      At line 1048 in file ..\common\src\S3C2440A.s

MPLLCON_OFS 00000004

Symbol: MPLLCON_OFS
   Definitions
      At line 71 in file ..\common\src\S3C2440A.s
   Uses



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

      At line 1041 in file ..\common\src\S3C2440A.s
Comment: MPLLCON_OFS used once
MPLLCON_Val 00043011

Symbol: MPLLCON_Val
   Definitions
      At line 165 in file ..\common\src\S3C2440A.s
   Uses
      At line 981 in file ..\common\src\S3C2440A.s
Comment: MPLLCON_Val used once
MRSRB6_Val 00000020

Symbol: MRSRB6_Val
   Definitions
      At line 508 in file ..\common\src\S3C2440A.s
   Uses
      At line 970 in file ..\common\src\S3C2440A.s
Comment: MRSRB6_Val used once
MRSRB7_Val 00000020

Symbol: MRSRB7_Val
   Definitions
      At line 509 in file ..\common\src\S3C2440A.s
   Uses
      At line 971 in file ..\common\src\S3C2440A.s
Comment: MRSRB7_Val used once
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 23 in file ..\common\src\S3C2440A.s
   Uses
      At line 1133 in file ..\common\src\S3C2440A.s
Comment: Mode_ABT used once
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 20 in file ..\common\src\S3C2440A.s
   Uses
      At line 1138 in file ..\common\src\S3C2440A.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 21 in file ..\common\src\S3C2440A.s
   Uses
      At line 1143 in file ..\common\src\S3C2440A.s
Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 22 in file ..\common\src\S3C2440A.s
   Uses
      At line 1148 in file ..\common\src\S3C2440A.s
Comment: Mode_SVC used once
Mode_SYS 0000001F



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols


Symbol: Mode_SYS
   Definitions
      At line 25 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 24 in file ..\common\src\S3C2440A.s
   Uses
      At line 1128 in file ..\common\src\S3C2440A.s
Comment: Mode_UND used once
Mode_USR 00000010

Symbol: Mode_USR
   Definitions
      At line 19 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: Mode_USR unused
PCONA_OFS 00000000

Symbol: PCONA_OFS
   Definitions
      At line 517 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONA_OFS unused
PCONA_Val 000003FF

Symbol: PCONA_Val
   Definitions
      At line 565 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONA_Val unused
PCONB_OFS 00000010

Symbol: PCONB_OFS
   Definitions
      At line 518 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONB_OFS unused
PCONB_Val 00000000

Symbol: PCONB_Val
   Definitions
      At line 594 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONB_Val unused
PCONC_OFS 00000020

Symbol: PCONC_OFS
   Definitions



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

      At line 519 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONC_OFS unused
PCONC_Val 00001401

Symbol: PCONC_Val
   Definitions
      At line 634 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONC_Val unused
PCOND_OFS 00000030

Symbol: PCOND_OFS
   Definitions
      At line 520 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCOND_OFS unused
PCOND_Val 00000000

Symbol: PCOND_Val
   Definitions
      At line 674 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCOND_Val unused
PCONE_OFS 00000040

Symbol: PCONE_OFS
   Definitions
      At line 521 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONE_OFS unused
PCONE_Val 00000000

Symbol: PCONE_Val
   Definitions
      At line 714 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONE_Val unused
PCONF_OFS 00000050

Symbol: PCONF_OFS
   Definitions
      At line 522 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONF_OFS unused
PCONF_Val 00000000

Symbol: PCONF_Val
   Definitions
      At line 738 in file ..\common\src\S3C2440A.s
   Uses
      None



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

Comment: PCONF_Val unused
PCONG_OFS 00000060

Symbol: PCONG_OFS
   Definitions
      At line 523 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONG_OFS unused
PCONG_Val 00000000

Symbol: PCONG_Val
   Definitions
      At line 778 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONG_Val unused
PCONH_OFS 00000070

Symbol: PCONH_OFS
   Definitions
      At line 524 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONH_OFS unused
PCONH_Val 000007FF

Symbol: PCONH_Val
   Definitions
      At line 808 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONH_Val unused
PCONJ_OFS 000000D0

Symbol: PCONJ_OFS
   Definitions
      At line 525 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONJ_OFS unused
PCONJ_Val 00000000

Symbol: PCONJ_Val
   Definitions
      At line 843 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PCONJ_Val unused
PIOA_SETUP 00000000

Symbol: PIOA_SETUP
   Definitions
      At line 564 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PIOA_SETUP unused
PIOB_SETUP 00000000




ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

Symbol: PIOB_SETUP
   Definitions
      At line 593 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PIOB_SETUP unused
PIOC_SETUP 00000001

Symbol: PIOC_SETUP
   Definitions
      At line 633 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PIOC_SETUP unused
PIOD_SETUP 00000000

Symbol: PIOD_SETUP
   Definitions
      At line 673 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PIOD_SETUP unused
PIOE_SETUP 00000000

Symbol: PIOE_SETUP
   Definitions
      At line 713 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PIOE_SETUP unused
PIOF_SETUP 00000000

Symbol: PIOF_SETUP
   Definitions
      At line 737 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PIOF_SETUP unused
PIOG_SETUP 00000000

Symbol: PIOG_SETUP
   Definitions
      At line 777 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PIOG_SETUP unused
PIOH_SETUP 00000000

Symbol: PIOH_SETUP
   Definitions
      At line 807 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PIOH_SETUP unused
PIOJ_SETUP 00000000

Symbol: PIOJ_SETUP
   Definitions
      At line 842 in file ..\common\src\S3C2440A.s



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PIOJ_SETUP unused
PIO_BASE 56000000

Symbol: PIO_BASE
   Definitions
      At line 516 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PIO_BASE unused
PIO_SETUP 00000000

Symbol: PIO_SETUP
   Definitions
      At line 537 in file ..\common\src\S3C2440A.s
   Uses
      At line 991 in file ..\common\src\S3C2440A.s
      At line 1056 in file ..\common\src\S3C2440A.s

PUPB_OFS 00000018

Symbol: PUPB_OFS
   Definitions
      At line 526 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPB_OFS unused
PUPB_Val 00000000

Symbol: PUPB_Val
   Definitions
      At line 595 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPB_Val unused
PUPC_OFS 00000028

Symbol: PUPC_OFS
   Definitions
      At line 527 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPC_OFS unused
PUPC_Val 00000000

Symbol: PUPC_Val
   Definitions
      At line 635 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPC_Val unused
PUPD_OFS 00000038

Symbol: PUPD_OFS
   Definitions
      At line 528 in file ..\common\src\S3C2440A.s
   Uses
      None



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

Comment: PUPD_OFS unused
PUPD_Val 00000000

Symbol: PUPD_Val
   Definitions
      At line 675 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPD_Val unused
PUPE_OFS 00000048

Symbol: PUPE_OFS
   Definitions
      At line 529 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPE_OFS unused
PUPE_Val 00000000

Symbol: PUPE_Val
   Definitions
      At line 715 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPE_Val unused
PUPF_OFS 00000058

Symbol: PUPF_OFS
   Definitions
      At line 530 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPF_OFS unused
PUPF_Val 00000000

Symbol: PUPF_Val
   Definitions
      At line 739 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPF_Val unused
PUPG_OFS 00000068

Symbol: PUPG_OFS
   Definitions
      At line 531 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPG_OFS unused
PUPG_Val 00000000

Symbol: PUPG_Val
   Definitions
      At line 779 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPG_Val unused
PUPH_OFS 00000078




ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

Symbol: PUPH_OFS
   Definitions
      At line 532 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPH_OFS unused
PUPH_Val 00000000

Symbol: PUPH_Val
   Definitions
      At line 809 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPH_Val unused
PUPJ_OFS 000000D8

Symbol: PUPJ_OFS
   Definitions
      At line 533 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPJ_OFS unused
PUPJ_Val 00000000

Symbol: PUPJ_Val
   Definitions
      At line 844 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: PUPJ_Val unused
REFRESH_Val 008404F3

Symbol: REFRESH_Val
   Definitions
      At line 506 in file ..\common\src\S3C2440A.s
   Uses
      At line 968 in file ..\common\src\S3C2440A.s
Comment: REFRESH_Val used once
SVC_Stack_Size 00000008

Symbol: SVC_Stack_Size
   Definitions
      At line 41 in file ..\common\src\S3C2440A.s
   Uses
      At line 48 in file ..\common\src\S3C2440A.s
      At line 1150 in file ..\common\src\S3C2440A.s

Stack_Size 00000488

Symbol: Stack_Size
   Definitions
      At line 48 in file ..\common\src\S3C2440A.s
   Uses
      At line 51 in file ..\common\src\S3C2440A.s
      At line 53 in file ..\common\src\S3C2440A.s

UND_Stack_Size 00000000

Symbol: UND_Stack_Size



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 40 in file ..\common\src\S3C2440A.s
   Uses
      At line 48 in file ..\common\src\S3C2440A.s
      At line 1130 in file ..\common\src\S3C2440A.s

UPLLCON_OFS 00000008

Symbol: UPLLCON_OFS
   Definitions
      At line 72 in file ..\common\src\S3C2440A.s
   Uses
      At line 1033 in file ..\common\src\S3C2440A.s
Comment: UPLLCON_OFS used once
UPLLCON_Val 00028021

Symbol: UPLLCON_Val
   Definitions
      At line 166 in file ..\common\src\S3C2440A.s
   Uses
      At line 980 in file ..\common\src\S3C2440A.s
Comment: UPLLCON_Val used once
USR_Stack_Size 00000400

Symbol: USR_Stack_Size
   Definitions
      At line 45 in file ..\common\src\S3C2440A.s
   Uses
      At line 48 in file ..\common\src\S3C2440A.s
      At line 1231 in file ..\common\src\S3C2440A.s

WTCNT_OFS 00000008

Symbol: WTCNT_OFS
   Definitions
      At line 193 in file ..\common\src\S3C2440A.s
   Uses
      At line 1021 in file ..\common\src\S3C2440A.s
Comment: WTCNT_OFS used once
WTCON_OFS 00000000

Symbol: WTCON_OFS
   Definitions
      At line 191 in file ..\common\src\S3C2440A.s
   Uses
      At line 1023 in file ..\common\src\S3C2440A.s
Comment: WTCON_OFS used once
WTCON_Val 00000000

Symbol: WTCON_Val
   Definitions
      At line 206 in file ..\common\src\S3C2440A.s
   Uses
      At line 1019 in file ..\common\src\S3C2440A.s
Comment: WTCON_Val used once
WTDAT_OFS 00000004

Symbol: WTDAT_OFS
   Definitions



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols

      At line 192 in file ..\common\src\S3C2440A.s
   Uses
      At line 1022 in file ..\common\src\S3C2440A.s
Comment: WTDAT_OFS used once
WTDAT_Val 00008000

Symbol: WTDAT_Val
   Definitions
      At line 207 in file ..\common\src\S3C2440A.s
   Uses
      At line 1020 in file ..\common\src\S3C2440A.s
Comment: WTDAT_Val used once
WT_BASE 53000000

Symbol: WT_BASE
   Definitions
      At line 190 in file ..\common\src\S3C2440A.s
   Uses
      At line 1018 in file ..\common\src\S3C2440A.s
Comment: WT_BASE used once
WT_SETUP 00000001

Symbol: WT_SETUP
   Definitions
      At line 205 in file ..\common\src\S3C2440A.s
   Uses
      At line 1017 in file ..\common\src\S3C2440A.s
Comment: WT_SETUP used once
137 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

Image$$ER_ROM1$$Limit 00000000

Symbol: Image$$ER_ROM1$$Limit
   Definitions
      At line 926 in file ..\common\src\S3C2440A.s
   Uses
      At line 1209 in file ..\common\src\S3C2440A.s
Comment: Image$$ER_ROM1$$Limit used once
Image$$ER_ROM2$$Length 00000000

Symbol: Image$$ER_ROM2$$Length
   Definitions
      At line 927 in file ..\common\src\S3C2440A.s
   Uses
      At line 1210 in file ..\common\src\S3C2440A.s
Comment: Image$$ER_ROM2$$Length used once
Nand_Copy2SDRAM 00000000

Symbol: Nand_Copy2SDRAM
   Definitions
      At line 924 in file ..\common\src\S3C2440A.s
   Uses
      At line 1211 in file ..\common\src\S3C2440A.s
Comment: Nand_Copy2SDRAM used once
Nand_Init 00000000

Symbol: Nand_Init
   Definitions
      At line 923 in file ..\common\src\S3C2440A.s
   Uses
      At line 1207 in file ..\common\src\S3C2440A.s
Comment: Nand_Init used once
OS_CPU_IRQ_ISR 00000000

Symbol: OS_CPU_IRQ_ISR
   Definitions
      At line 922 in file ..\common\src\S3C2440A.s
   Uses
      At line 949 in file ..\common\src\S3C2440A.s
Comment: OS_CPU_IRQ_ISR used once
__main 00000000

Symbol: __main
   Definitions
      At line 1218 in file ..\common\src\S3C2440A.s
   Uses
      At line 1219 in file ..\common\src\S3C2440A.s
Comment: __main used once
__rt_entry_sh 00000000

Symbol: __rt_entry_sh
   Definitions
      At line 928 in file ..\common\src\S3C2440A.s
   Uses
      At line 1214 in file ..\common\src\S3C2440A.s
Comment: __rt_entry_sh used once
__use_two_region_memory 00000000

Symbol: __use_two_region_memory



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

   Definitions
      At line 1226 in file ..\common\src\S3C2440A.s
   Uses
      None
Comment: __use_two_region_memory unused
8 symbols
510 symbols in table
