Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan  2 10:29:52 2023
| Host         : DESKTOP-IR34L4A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file comunicazione_seriale_control_sets_placed.rpt
| Design       : comunicazione_seriale
| Device       : xc7a50ti
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            4 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              42 |           13 |
| Yes          | No                    | No                     |              34 |            7 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |              44 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  trasm/controllo/next_state |                                       |                                       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG              |                                       |                                       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG              | ricev/UART_R/CE                       | ricev/cu/uart_reset                   |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG              | ricev/UART_R/eqOp0_in                 | ricev/UART_R/ctRst                    |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG              | ricev/UART_R/dataIncr                 | ricev/UART_R/dataRST                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG              | trasm/UART/tfIncr                     | trasm/UART/tClkRST                    |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG              |                                       | ricev/cu/uart_reset                   |                2 |              7 |         3.50 |
| ~ricev/cu/curr_state[0]     |                                       |                                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG              | ricev/UART_R/rdReg0                   |                                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG              | ricev/cu/p_0_in                       |                                       |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG              | trasm/UART/tfSReg[8]_i_1_n_0          |                                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG              |                                       | ricev/UART_R/clkDiv0                  |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG              | ricev/UART_R/dataIncr                 |                                       |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG              |                                       | trasm/UART/tDelayCtr0                 |                4 |             13 |         3.25 |
|  CLK_IBUF_BUFG              |                                       | RST_IBUF                              |                4 |             13 |         3.25 |
|  CLK_IBUF_BUFG              | wr_clearer/debouncer.cont[31]_i_2_n_0 | wr_clearer/debouncer.cont[31]_i_1_n_0 |                7 |             32 |         4.57 |
+-----------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+


