/// Auto-generated bit field definitions for MCAN0
/// Device: ATSAMV71N20
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::atsamv71n20::mcan0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// MCAN0 Bit Field Definitions
// ============================================================================

/// CREL - Core Release Register
namespace crel {
    /// Timestamp Day
    /// Position: 0, Width: 8
    using DAY = BitField<0, 8>;
    constexpr uint32_t DAY_Pos = 0;
    constexpr uint32_t DAY_Msk = DAY::mask;

    /// Timestamp Month
    /// Position: 8, Width: 8
    using MON = BitField<8, 8>;
    constexpr uint32_t MON_Pos = 8;
    constexpr uint32_t MON_Msk = MON::mask;

    /// Timestamp Year
    /// Position: 16, Width: 4
    using YEAR = BitField<16, 4>;
    constexpr uint32_t YEAR_Pos = 16;
    constexpr uint32_t YEAR_Msk = YEAR::mask;

    /// Sub-step of Core Release
    /// Position: 20, Width: 4
    using SUBSTEP = BitField<20, 4>;
    constexpr uint32_t SUBSTEP_Pos = 20;
    constexpr uint32_t SUBSTEP_Msk = SUBSTEP::mask;

    /// Step of Core Release
    /// Position: 24, Width: 4
    using STEP = BitField<24, 4>;
    constexpr uint32_t STEP_Pos = 24;
    constexpr uint32_t STEP_Msk = STEP::mask;

    /// Core Release
    /// Position: 28, Width: 4
    using REL = BitField<28, 4>;
    constexpr uint32_t REL_Pos = 28;
    constexpr uint32_t REL_Msk = REL::mask;

}  // namespace crel

/// ENDN - Endian Register
namespace endn {
    /// Endianness Test Value
    /// Position: 0, Width: 32
    using ETV = BitField<0, 32>;
    constexpr uint32_t ETV_Pos = 0;
    constexpr uint32_t ETV_Msk = ETV::mask;

}  // namespace endn

/// CUST - Customer Register
namespace cust {
    /// Customer-specific Value
    /// Position: 0, Width: 32
    using CSV = BitField<0, 32>;
    constexpr uint32_t CSV_Pos = 0;
    constexpr uint32_t CSV_Msk = CSV::mask;

}  // namespace cust

/// FBTP - Fast Bit Timing and Prescaler Register
namespace fbtp {
    /// Fast (Re) Synchronization Jump Width
    /// Position: 0, Width: 2
    using FSJW = BitField<0, 2>;
    constexpr uint32_t FSJW_Pos = 0;
    constexpr uint32_t FSJW_Msk = FSJW::mask;

    /// Fast Time Segment After Sample Point
    /// Position: 4, Width: 3
    using FTSEG2 = BitField<4, 3>;
    constexpr uint32_t FTSEG2_Pos = 4;
    constexpr uint32_t FTSEG2_Msk = FTSEG2::mask;

    /// Fast Time Segment Before Sample Point
    /// Position: 8, Width: 4
    using FTSEG1 = BitField<8, 4>;
    constexpr uint32_t FTSEG1_Pos = 8;
    constexpr uint32_t FTSEG1_Msk = FTSEG1::mask;

    /// Fast Baud Rate Prescaler
    /// Position: 16, Width: 5
    using FBRP = BitField<16, 5>;
    constexpr uint32_t FBRP_Pos = 16;
    constexpr uint32_t FBRP_Msk = FBRP::mask;

    /// Transceiver Delay Compensation
    /// Position: 23, Width: 1
    using TDC = BitField<23, 1>;
    constexpr uint32_t TDC_Pos = 23;
    constexpr uint32_t TDC_Msk = TDC::mask;
    /// Enumerated values for TDC
    namespace tdc {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Transceiver Delay Compensation Offset
    /// Position: 24, Width: 5
    using TDCO = BitField<24, 5>;
    constexpr uint32_t TDCO_Pos = 24;
    constexpr uint32_t TDCO_Msk = TDCO::mask;

}  // namespace fbtp

/// TEST - Test Register
namespace test {
    /// Loop Back Mode (read/write)
    /// Position: 4, Width: 1
    using LBCK = BitField<4, 1>;
    constexpr uint32_t LBCK_Pos = 4;
    constexpr uint32_t LBCK_Msk = LBCK::mask;
    /// Enumerated values for LBCK
    namespace lbck {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Control of Transmit Pin (read/write)
    /// Position: 5, Width: 2
    using TX = BitField<5, 2>;
    constexpr uint32_t TX_Pos = 5;
    constexpr uint32_t TX_Msk = TX::mask;
    /// Enumerated values for TX
    namespace tx {
        constexpr uint32_t RESET = 0;
        constexpr uint32_t SAMPLE_POINT_MONITORING = 1;
        constexpr uint32_t DOMINANT = 2;
        constexpr uint32_t RECESSIVE = 3;
    }

    /// Receive Pin (read-only)
    /// Position: 7, Width: 1
    using RX = BitField<7, 1>;
    constexpr uint32_t RX_Pos = 7;
    constexpr uint32_t RX_Msk = RX::mask;

    /// Transceiver Delay Compensation Value (read-only)
    /// Position: 8, Width: 6
    using TDCV = BitField<8, 6>;
    constexpr uint32_t TDCV_Pos = 8;
    constexpr uint32_t TDCV_Msk = TDCV::mask;

}  // namespace test

/// RWD - RAM Watchdog Register
namespace rwd {
    /// Watchdog Configuration (read/write)
    /// Position: 0, Width: 8
    using WDC = BitField<0, 8>;
    constexpr uint32_t WDC_Pos = 0;
    constexpr uint32_t WDC_Msk = WDC::mask;

    /// Watchdog Value (read-only)
    /// Position: 8, Width: 8
    using WDV = BitField<8, 8>;
    constexpr uint32_t WDV_Pos = 8;
    constexpr uint32_t WDV_Msk = WDV::mask;

}  // namespace rwd

/// CCCR - CC Control Register
namespace cccr {
    /// Initialization (read/write)
    /// Position: 0, Width: 1
    using INIT = BitField<0, 1>;
    constexpr uint32_t INIT_Pos = 0;
    constexpr uint32_t INIT_Msk = INIT::mask;
    /// Enumerated values for INIT
    namespace init {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Configuration Change Enable (read/write, write protection)
    /// Position: 1, Width: 1
    using CCE = BitField<1, 1>;
    constexpr uint32_t CCE_Pos = 1;
    constexpr uint32_t CCE_Msk = CCE::mask;
    /// Enumerated values for CCE
    namespace cce {
        constexpr uint32_t PROTECTED = 0;
        constexpr uint32_t CONFIGURABLE = 1;
    }

    /// Restricted Operation Mode (read/write, write protection against '1')
    /// Position: 2, Width: 1
    using ASM = BitField<2, 1>;
    constexpr uint32_t ASM_Pos = 2;
    constexpr uint32_t ASM_Msk = ASM::mask;
    /// Enumerated values for ASM
    namespace asm {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t RESTRICTED = 1;
    }

    /// Clock Stop Acknowledge (read-only)
    /// Position: 3, Width: 1
    using CSA = BitField<3, 1>;
    constexpr uint32_t CSA_Pos = 3;
    constexpr uint32_t CSA_Msk = CSA::mask;

    /// Clock Stop Request (read/write)
    /// Position: 4, Width: 1
    using CSR = BitField<4, 1>;
    constexpr uint32_t CSR_Pos = 4;
    constexpr uint32_t CSR_Msk = CSR::mask;
    /// Enumerated values for CSR
    namespace csr {
        constexpr uint32_t NO_CLOCK_STOP = 0;
        constexpr uint32_t CLOCK_STOP = 1;
    }

    /// Bus Monitoring Mode (read/write, write protection against '1')
    /// Position: 5, Width: 1
    using MON = BitField<5, 1>;
    constexpr uint32_t MON_Pos = 5;
    constexpr uint32_t MON_Msk = MON::mask;
    /// Enumerated values for MON
    namespace mon {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Disable Automatic Retransmission (read/write, write protection)
    /// Position: 6, Width: 1
    using DAR = BitField<6, 1>;
    constexpr uint32_t DAR_Pos = 6;
    constexpr uint32_t DAR_Msk = DAR::mask;
    /// Enumerated values for DAR
    namespace dar {
        constexpr uint32_t AUTO_RETX = 0;
        constexpr uint32_t NO_AUTO_RETX = 1;
    }

    /// Test Mode Enable (read/write, write protection against '1')
    /// Position: 7, Width: 1
    using TEST = BitField<7, 1>;
    constexpr uint32_t TEST_Pos = 7;
    constexpr uint32_t TEST_Msk = TEST::mask;
    /// Enumerated values for TEST
    namespace test {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// CAN Mode Enable (read/write, write protection)
    /// Position: 8, Width: 2
    using CME = BitField<8, 2>;
    constexpr uint32_t CME_Pos = 8;
    constexpr uint32_t CME_Msk = CME::mask;
    /// Enumerated values for CME
    namespace cme {
        constexpr uint32_t ISO11898_1 = 0;
        constexpr uint32_t FD = 1;
    }

    /// CAN Mode Request (read/write)
    /// Position: 10, Width: 2
    using CMR = BitField<10, 2>;
    constexpr uint32_t CMR_Pos = 10;
    constexpr uint32_t CMR_Msk = CMR::mask;
    /// Enumerated values for CMR
    namespace cmr {
        constexpr uint32_t NO_CHANGE = 0;
        constexpr uint32_t FD = 1;
        constexpr uint32_t FD_BITRATE_SWITCH = 2;
        constexpr uint32_t ISO11898_1 = 3;
    }

    /// CAN FD Operation (read-only)
    /// Position: 12, Width: 1
    using FDO = BitField<12, 1>;
    constexpr uint32_t FDO_Pos = 12;
    constexpr uint32_t FDO_Msk = FDO::mask;

    /// CAN FD Bit Rate Switching (read-only)
    /// Position: 13, Width: 1
    using FDBS = BitField<13, 1>;
    constexpr uint32_t FDBS_Pos = 13;
    constexpr uint32_t FDBS_Msk = FDBS::mask;

    /// Transmit Pause (read/write, write protection)
    /// Position: 14, Width: 1
    using TXP = BitField<14, 1>;
    constexpr uint32_t TXP_Pos = 14;
    constexpr uint32_t TXP_Msk = TXP::mask;

}  // namespace cccr

/// BTP - Bit Timing and Prescaler Register
namespace btp {
    /// (Re) Synchronization Jump Width
    /// Position: 0, Width: 4
    using SJW = BitField<0, 4>;
    constexpr uint32_t SJW_Pos = 0;
    constexpr uint32_t SJW_Msk = SJW::mask;

    /// Time Segment After Sample Point
    /// Position: 4, Width: 4
    using TSEG2 = BitField<4, 4>;
    constexpr uint32_t TSEG2_Pos = 4;
    constexpr uint32_t TSEG2_Msk = TSEG2::mask;

    /// Time Segment Before Sample Point
    /// Position: 8, Width: 6
    using TSEG1 = BitField<8, 6>;
    constexpr uint32_t TSEG1_Pos = 8;
    constexpr uint32_t TSEG1_Msk = TSEG1::mask;

    /// Baud Rate Prescaler
    /// Position: 16, Width: 10
    using BRP = BitField<16, 10>;
    constexpr uint32_t BRP_Pos = 16;
    constexpr uint32_t BRP_Msk = BRP::mask;

}  // namespace btp

/// TSCC - Timestamp Counter Configuration Register
namespace tscc {
    /// Timestamp Select
    /// Position: 0, Width: 2
    using TSS = BitField<0, 2>;
    constexpr uint32_t TSS_Pos = 0;
    constexpr uint32_t TSS_Msk = TSS::mask;
    /// Enumerated values for TSS
    namespace tss {
        constexpr uint32_t ALWAYS_0 = 0;
        constexpr uint32_t TCP_INC = 1;
        constexpr uint32_t EXT_TIMESTAMP = 2;
    }

    /// Timestamp Counter Prescaler
    /// Position: 16, Width: 4
    using TCP = BitField<16, 4>;
    constexpr uint32_t TCP_Pos = 16;
    constexpr uint32_t TCP_Msk = TCP::mask;

}  // namespace tscc

/// TSCV - Timestamp Counter Value Register
namespace tscv {
    /// Timestamp Counter (cleared on write)
    /// Position: 0, Width: 16
    using TSC = BitField<0, 16>;
    constexpr uint32_t TSC_Pos = 0;
    constexpr uint32_t TSC_Msk = TSC::mask;

}  // namespace tscv

/// TOCC - Timeout Counter Configuration Register
namespace tocc {
    /// Enable Timeout Counter
    /// Position: 0, Width: 1
    using ETOC = BitField<0, 1>;
    constexpr uint32_t ETOC_Pos = 0;
    constexpr uint32_t ETOC_Msk = ETOC::mask;
    /// Enumerated values for ETOC
    namespace etoc {
        constexpr uint32_t NO_TIMEOUT = 0;
        constexpr uint32_t TOS_CONTROLLED = 1;
    }

    /// Timeout Select
    /// Position: 1, Width: 2
    using TOS = BitField<1, 2>;
    constexpr uint32_t TOS_Pos = 1;
    constexpr uint32_t TOS_Msk = TOS::mask;
    /// Enumerated values for TOS
    namespace tos {
        constexpr uint32_t CONTINUOUS = 0;
        constexpr uint32_t TX_EV_TIMEOUT = 1;
        constexpr uint32_t RX0_EV_TIMEOUT = 2;
        constexpr uint32_t RX1_EV_TIMEOUT = 3;
    }

    /// Timeout Period
    /// Position: 16, Width: 16
    using TOP = BitField<16, 16>;
    constexpr uint32_t TOP_Pos = 16;
    constexpr uint32_t TOP_Msk = TOP::mask;

}  // namespace tocc

/// TOCV - Timeout Counter Value Register
namespace tocv {
    /// Timeout Counter (cleared on write)
    /// Position: 0, Width: 16
    using TOC = BitField<0, 16>;
    constexpr uint32_t TOC_Pos = 0;
    constexpr uint32_t TOC_Msk = TOC::mask;

}  // namespace tocv

/// ECR - Error Counter Register
namespace ecr {
    /// Transmit Error Counter
    /// Position: 0, Width: 8
    using TEC = BitField<0, 8>;
    constexpr uint32_t TEC_Pos = 0;
    constexpr uint32_t TEC_Msk = TEC::mask;

    /// Receive Error Counter
    /// Position: 8, Width: 7
    using REC = BitField<8, 7>;
    constexpr uint32_t REC_Pos = 8;
    constexpr uint32_t REC_Msk = REC::mask;

    /// Receive Error Passive
    /// Position: 15, Width: 1
    using RP = BitField<15, 1>;
    constexpr uint32_t RP_Pos = 15;
    constexpr uint32_t RP_Msk = RP::mask;

    /// CAN Error Logging (cleared on read)
    /// Position: 16, Width: 8
    using CEL = BitField<16, 8>;
    constexpr uint32_t CEL_Pos = 16;
    constexpr uint32_t CEL_Msk = CEL::mask;

}  // namespace ecr

/// PSR - Protocol Status Register
namespace psr {
    /// Last Error Code (set to 111 on read)
    /// Position: 0, Width: 3
    using LEC = BitField<0, 3>;
    constexpr uint32_t LEC_Pos = 0;
    constexpr uint32_t LEC_Msk = LEC::mask;
    /// Enumerated values for LEC
    namespace lec {
        constexpr uint32_t NO_ERROR = 0;
        constexpr uint32_t STUFF_ERROR = 1;
        constexpr uint32_t FORM_ERROR = 2;
        constexpr uint32_t ACK_ERROR = 3;
        constexpr uint32_t BIT1_ERROR = 4;
        constexpr uint32_t BIT0_ERROR = 5;
        constexpr uint32_t CRC_ERROR = 6;
        constexpr uint32_t NO_CHANGE = 7;
    }

    /// Activity
    /// Position: 3, Width: 2
    using ACT = BitField<3, 2>;
    constexpr uint32_t ACT_Pos = 3;
    constexpr uint32_t ACT_Msk = ACT::mask;
    /// Enumerated values for ACT
    namespace act {
        constexpr uint32_t SYNCHRONIZING = 0;
        constexpr uint32_t IDLE = 1;
        constexpr uint32_t RECEIVER = 2;
        constexpr uint32_t TRANSMITTER = 3;
    }

    /// Error Passive
    /// Position: 5, Width: 1
    using EP = BitField<5, 1>;
    constexpr uint32_t EP_Pos = 5;
    constexpr uint32_t EP_Msk = EP::mask;

    /// Warning Status
    /// Position: 6, Width: 1
    using EW = BitField<6, 1>;
    constexpr uint32_t EW_Pos = 6;
    constexpr uint32_t EW_Msk = EW::mask;

    /// Bus_Off Status
    /// Position: 7, Width: 1
    using BO = BitField<7, 1>;
    constexpr uint32_t BO_Pos = 7;
    constexpr uint32_t BO_Msk = BO::mask;

    /// Fast Last Error Code (set to 111 on read)
    /// Position: 8, Width: 3
    using FLEC = BitField<8, 3>;
    constexpr uint32_t FLEC_Pos = 8;
    constexpr uint32_t FLEC_Msk = FLEC::mask;

    /// ESI Flag of Last Received CAN FD Message (cleared on read)
    /// Position: 11, Width: 1
    using RESI = BitField<11, 1>;
    constexpr uint32_t RESI_Pos = 11;
    constexpr uint32_t RESI_Msk = RESI::mask;

    /// BRS Flag of Last Received CAN FD Message (cleared on read)
    /// Position: 12, Width: 1
    using RBRS = BitField<12, 1>;
    constexpr uint32_t RBRS_Pos = 12;
    constexpr uint32_t RBRS_Msk = RBRS::mask;

    /// Received a CAN FD Message (cleared on read)
    /// Position: 13, Width: 1
    using REDL = BitField<13, 1>;
    constexpr uint32_t REDL_Pos = 13;
    constexpr uint32_t REDL_Msk = REDL::mask;

}  // namespace psr

/// IR - Interrupt Register
namespace ir {
    /// Receive FIFO 0 New Message
    /// Position: 0, Width: 1
    using RF0N = BitField<0, 1>;
    constexpr uint32_t RF0N_Pos = 0;
    constexpr uint32_t RF0N_Msk = RF0N::mask;

    /// Receive FIFO 0 Watermark Reached
    /// Position: 1, Width: 1
    using RF0W = BitField<1, 1>;
    constexpr uint32_t RF0W_Pos = 1;
    constexpr uint32_t RF0W_Msk = RF0W::mask;

    /// Receive FIFO 0 Full
    /// Position: 2, Width: 1
    using RF0F = BitField<2, 1>;
    constexpr uint32_t RF0F_Pos = 2;
    constexpr uint32_t RF0F_Msk = RF0F::mask;

    /// Receive FIFO 0 Message Lost
    /// Position: 3, Width: 1
    using RF0L = BitField<3, 1>;
    constexpr uint32_t RF0L_Pos = 3;
    constexpr uint32_t RF0L_Msk = RF0L::mask;

    /// Receive FIFO 1 New Message
    /// Position: 4, Width: 1
    using RF1N = BitField<4, 1>;
    constexpr uint32_t RF1N_Pos = 4;
    constexpr uint32_t RF1N_Msk = RF1N::mask;

    /// Receive FIFO 1 Watermark Reached
    /// Position: 5, Width: 1
    using RF1W = BitField<5, 1>;
    constexpr uint32_t RF1W_Pos = 5;
    constexpr uint32_t RF1W_Msk = RF1W::mask;

    /// Receive FIFO 1 Full
    /// Position: 6, Width: 1
    using RF1F = BitField<6, 1>;
    constexpr uint32_t RF1F_Pos = 6;
    constexpr uint32_t RF1F_Msk = RF1F::mask;

    /// Receive FIFO 1 Message Lost
    /// Position: 7, Width: 1
    using RF1L = BitField<7, 1>;
    constexpr uint32_t RF1L_Pos = 7;
    constexpr uint32_t RF1L_Msk = RF1L::mask;

    /// High Priority Message
    /// Position: 8, Width: 1
    using HPM = BitField<8, 1>;
    constexpr uint32_t HPM_Pos = 8;
    constexpr uint32_t HPM_Msk = HPM::mask;

    /// Transmission Completed
    /// Position: 9, Width: 1
    using TC = BitField<9, 1>;
    constexpr uint32_t TC_Pos = 9;
    constexpr uint32_t TC_Msk = TC::mask;

    /// Transmission Cancellation Finished
    /// Position: 10, Width: 1
    using TCF = BitField<10, 1>;
    constexpr uint32_t TCF_Pos = 10;
    constexpr uint32_t TCF_Msk = TCF::mask;

    /// Tx FIFO Empty
    /// Position: 11, Width: 1
    using TFE = BitField<11, 1>;
    constexpr uint32_t TFE_Pos = 11;
    constexpr uint32_t TFE_Msk = TFE::mask;

    /// Tx Event FIFO New Entry
    /// Position: 12, Width: 1
    using TEFN = BitField<12, 1>;
    constexpr uint32_t TEFN_Pos = 12;
    constexpr uint32_t TEFN_Msk = TEFN::mask;

    /// Tx Event FIFO Watermark Reached
    /// Position: 13, Width: 1
    using TEFW = BitField<13, 1>;
    constexpr uint32_t TEFW_Pos = 13;
    constexpr uint32_t TEFW_Msk = TEFW::mask;

    /// Tx Event FIFO Full
    /// Position: 14, Width: 1
    using TEFF = BitField<14, 1>;
    constexpr uint32_t TEFF_Pos = 14;
    constexpr uint32_t TEFF_Msk = TEFF::mask;

    /// Tx Event FIFO Element Lost
    /// Position: 15, Width: 1
    using TEFL = BitField<15, 1>;
    constexpr uint32_t TEFL_Pos = 15;
    constexpr uint32_t TEFL_Msk = TEFL::mask;

    /// Timestamp Wraparound
    /// Position: 16, Width: 1
    using TSW = BitField<16, 1>;
    constexpr uint32_t TSW_Pos = 16;
    constexpr uint32_t TSW_Msk = TSW::mask;

    /// Message RAM Access Failure
    /// Position: 17, Width: 1
    using MRAF = BitField<17, 1>;
    constexpr uint32_t MRAF_Pos = 17;
    constexpr uint32_t MRAF_Msk = MRAF::mask;

    /// Timeout Occurred
    /// Position: 18, Width: 1
    using TOO = BitField<18, 1>;
    constexpr uint32_t TOO_Pos = 18;
    constexpr uint32_t TOO_Msk = TOO::mask;

    /// Message stored to Dedicated Receive Buffer
    /// Position: 19, Width: 1
    using DRX = BitField<19, 1>;
    constexpr uint32_t DRX_Pos = 19;
    constexpr uint32_t DRX_Msk = DRX::mask;

    /// Bit Error Corrected
    /// Position: 20, Width: 1
    using BEC = BitField<20, 1>;
    constexpr uint32_t BEC_Pos = 20;
    constexpr uint32_t BEC_Msk = BEC::mask;

    /// Bit Error Uncorrected
    /// Position: 21, Width: 1
    using BEU = BitField<21, 1>;
    constexpr uint32_t BEU_Pos = 21;
    constexpr uint32_t BEU_Msk = BEU::mask;

    /// Error Logging Overflow
    /// Position: 22, Width: 1
    using ELO = BitField<22, 1>;
    constexpr uint32_t ELO_Pos = 22;
    constexpr uint32_t ELO_Msk = ELO::mask;

    /// Error Passive
    /// Position: 23, Width: 1
    using EP = BitField<23, 1>;
    constexpr uint32_t EP_Pos = 23;
    constexpr uint32_t EP_Msk = EP::mask;

    /// Warning Status
    /// Position: 24, Width: 1
    using EW = BitField<24, 1>;
    constexpr uint32_t EW_Pos = 24;
    constexpr uint32_t EW_Msk = EW::mask;

    /// Bus_Off Status
    /// Position: 25, Width: 1
    using BO = BitField<25, 1>;
    constexpr uint32_t BO_Pos = 25;
    constexpr uint32_t BO_Msk = BO::mask;

    /// Watchdog Interrupt
    /// Position: 26, Width: 1
    using WDI = BitField<26, 1>;
    constexpr uint32_t WDI_Pos = 26;
    constexpr uint32_t WDI_Msk = WDI::mask;

    /// CRC Error
    /// Position: 27, Width: 1
    using CRCE = BitField<27, 1>;
    constexpr uint32_t CRCE_Pos = 27;
    constexpr uint32_t CRCE_Msk = CRCE::mask;

    /// Bit Error
    /// Position: 28, Width: 1
    using BE = BitField<28, 1>;
    constexpr uint32_t BE_Pos = 28;
    constexpr uint32_t BE_Msk = BE::mask;

    /// Acknowledge Error
    /// Position: 29, Width: 1
    using ACKE = BitField<29, 1>;
    constexpr uint32_t ACKE_Pos = 29;
    constexpr uint32_t ACKE_Msk = ACKE::mask;

    /// Format Error
    /// Position: 30, Width: 1
    using FOE = BitField<30, 1>;
    constexpr uint32_t FOE_Pos = 30;
    constexpr uint32_t FOE_Msk = FOE::mask;

    /// Stuff Error
    /// Position: 31, Width: 1
    using STE = BitField<31, 1>;
    constexpr uint32_t STE_Pos = 31;
    constexpr uint32_t STE_Msk = STE::mask;

}  // namespace ir

/// IE - Interrupt Enable Register
namespace ie {
    /// Receive FIFO 0 New Message Interrupt Enable
    /// Position: 0, Width: 1
    using RF0NE = BitField<0, 1>;
    constexpr uint32_t RF0NE_Pos = 0;
    constexpr uint32_t RF0NE_Msk = RF0NE::mask;

    /// Receive FIFO 0 Watermark Reached Interrupt Enable
    /// Position: 1, Width: 1
    using RF0WE = BitField<1, 1>;
    constexpr uint32_t RF0WE_Pos = 1;
    constexpr uint32_t RF0WE_Msk = RF0WE::mask;

    /// Receive FIFO 0 Full Interrupt Enable
    /// Position: 2, Width: 1
    using RF0FE = BitField<2, 1>;
    constexpr uint32_t RF0FE_Pos = 2;
    constexpr uint32_t RF0FE_Msk = RF0FE::mask;

    /// Receive FIFO 0 Message Lost Interrupt Enable
    /// Position: 3, Width: 1
    using RF0LE = BitField<3, 1>;
    constexpr uint32_t RF0LE_Pos = 3;
    constexpr uint32_t RF0LE_Msk = RF0LE::mask;

    /// Receive FIFO 1 New Message Interrupt Enable
    /// Position: 4, Width: 1
    using RF1NE = BitField<4, 1>;
    constexpr uint32_t RF1NE_Pos = 4;
    constexpr uint32_t RF1NE_Msk = RF1NE::mask;

    /// Receive FIFO 1 Watermark Reached Interrupt Enable
    /// Position: 5, Width: 1
    using RF1WE = BitField<5, 1>;
    constexpr uint32_t RF1WE_Pos = 5;
    constexpr uint32_t RF1WE_Msk = RF1WE::mask;

    /// Receive FIFO 1 Full Interrupt Enable
    /// Position: 6, Width: 1
    using RF1FE = BitField<6, 1>;
    constexpr uint32_t RF1FE_Pos = 6;
    constexpr uint32_t RF1FE_Msk = RF1FE::mask;

    /// Receive FIFO 1 Message Lost Interrupt Enable
    /// Position: 7, Width: 1
    using RF1LE = BitField<7, 1>;
    constexpr uint32_t RF1LE_Pos = 7;
    constexpr uint32_t RF1LE_Msk = RF1LE::mask;

    /// High Priority Message Interrupt Enable
    /// Position: 8, Width: 1
    using HPME = BitField<8, 1>;
    constexpr uint32_t HPME_Pos = 8;
    constexpr uint32_t HPME_Msk = HPME::mask;

    /// Transmission Completed Interrupt Enable
    /// Position: 9, Width: 1
    using TCE = BitField<9, 1>;
    constexpr uint32_t TCE_Pos = 9;
    constexpr uint32_t TCE_Msk = TCE::mask;

    /// Transmission Cancellation Finished Interrupt Enable
    /// Position: 10, Width: 1
    using TCFE = BitField<10, 1>;
    constexpr uint32_t TCFE_Pos = 10;
    constexpr uint32_t TCFE_Msk = TCFE::mask;

    /// Tx FIFO Empty Interrupt Enable
    /// Position: 11, Width: 1
    using TFEE = BitField<11, 1>;
    constexpr uint32_t TFEE_Pos = 11;
    constexpr uint32_t TFEE_Msk = TFEE::mask;

    /// Tx Event FIFO New Entry Interrupt Enable
    /// Position: 12, Width: 1
    using TEFNE = BitField<12, 1>;
    constexpr uint32_t TEFNE_Pos = 12;
    constexpr uint32_t TEFNE_Msk = TEFNE::mask;

    /// Tx Event FIFO Watermark Reached Interrupt Enable
    /// Position: 13, Width: 1
    using TEFWE = BitField<13, 1>;
    constexpr uint32_t TEFWE_Pos = 13;
    constexpr uint32_t TEFWE_Msk = TEFWE::mask;

    /// Tx Event FIFO Full Interrupt Enable
    /// Position: 14, Width: 1
    using TEFFE = BitField<14, 1>;
    constexpr uint32_t TEFFE_Pos = 14;
    constexpr uint32_t TEFFE_Msk = TEFFE::mask;

    /// Tx Event FIFO Event Lost Interrupt Enable
    /// Position: 15, Width: 1
    using TEFLE = BitField<15, 1>;
    constexpr uint32_t TEFLE_Pos = 15;
    constexpr uint32_t TEFLE_Msk = TEFLE::mask;

    /// Timestamp Wraparound Interrupt Enable
    /// Position: 16, Width: 1
    using TSWE = BitField<16, 1>;
    constexpr uint32_t TSWE_Pos = 16;
    constexpr uint32_t TSWE_Msk = TSWE::mask;

    /// Message RAM Access Failure Interrupt Enable
    /// Position: 17, Width: 1
    using MRAFE = BitField<17, 1>;
    constexpr uint32_t MRAFE_Pos = 17;
    constexpr uint32_t MRAFE_Msk = MRAFE::mask;

    /// Timeout Occurred Interrupt Enable
    /// Position: 18, Width: 1
    using TOOE = BitField<18, 1>;
    constexpr uint32_t TOOE_Pos = 18;
    constexpr uint32_t TOOE_Msk = TOOE::mask;

    /// Message stored to Dedicated Receive Buffer Interrupt Enable
    /// Position: 19, Width: 1
    using DRXE = BitField<19, 1>;
    constexpr uint32_t DRXE_Pos = 19;
    constexpr uint32_t DRXE_Msk = DRXE::mask;

    /// Bit Error Corrected Interrupt Enable
    /// Position: 20, Width: 1
    using BECE = BitField<20, 1>;
    constexpr uint32_t BECE_Pos = 20;
    constexpr uint32_t BECE_Msk = BECE::mask;

    /// Bit Error Uncorrected Interrupt Enable
    /// Position: 21, Width: 1
    using BEUE = BitField<21, 1>;
    constexpr uint32_t BEUE_Pos = 21;
    constexpr uint32_t BEUE_Msk = BEUE::mask;

    /// Error Logging Overflow Interrupt Enable
    /// Position: 22, Width: 1
    using ELOE = BitField<22, 1>;
    constexpr uint32_t ELOE_Pos = 22;
    constexpr uint32_t ELOE_Msk = ELOE::mask;

    /// Error Passive Interrupt Enable
    /// Position: 23, Width: 1
    using EPE = BitField<23, 1>;
    constexpr uint32_t EPE_Pos = 23;
    constexpr uint32_t EPE_Msk = EPE::mask;

    /// Warning Status Interrupt Enable
    /// Position: 24, Width: 1
    using EWE = BitField<24, 1>;
    constexpr uint32_t EWE_Pos = 24;
    constexpr uint32_t EWE_Msk = EWE::mask;

    /// Bus_Off Status Interrupt Enable
    /// Position: 25, Width: 1
    using BOE = BitField<25, 1>;
    constexpr uint32_t BOE_Pos = 25;
    constexpr uint32_t BOE_Msk = BOE::mask;

    /// Watchdog Interrupt Enable
    /// Position: 26, Width: 1
    using WDIE = BitField<26, 1>;
    constexpr uint32_t WDIE_Pos = 26;
    constexpr uint32_t WDIE_Msk = WDIE::mask;

    /// CRC Error Interrupt Enable
    /// Position: 27, Width: 1
    using CRCEE = BitField<27, 1>;
    constexpr uint32_t CRCEE_Pos = 27;
    constexpr uint32_t CRCEE_Msk = CRCEE::mask;

    /// Bit Error Interrupt Enable
    /// Position: 28, Width: 1
    using BEE = BitField<28, 1>;
    constexpr uint32_t BEE_Pos = 28;
    constexpr uint32_t BEE_Msk = BEE::mask;

    /// Acknowledge Error Interrupt Enable
    /// Position: 29, Width: 1
    using ACKEE = BitField<29, 1>;
    constexpr uint32_t ACKEE_Pos = 29;
    constexpr uint32_t ACKEE_Msk = ACKEE::mask;

    /// Format Error Interrupt Enable
    /// Position: 30, Width: 1
    using FOEE = BitField<30, 1>;
    constexpr uint32_t FOEE_Pos = 30;
    constexpr uint32_t FOEE_Msk = FOEE::mask;

    /// Stuff Error Interrupt Enable
    /// Position: 31, Width: 1
    using STEE = BitField<31, 1>;
    constexpr uint32_t STEE_Pos = 31;
    constexpr uint32_t STEE_Msk = STEE::mask;

}  // namespace ie

/// ILS - Interrupt Line Select Register
namespace ils {
    /// Receive FIFO 0 New Message Interrupt Line
    /// Position: 0, Width: 1
    using RF0NL = BitField<0, 1>;
    constexpr uint32_t RF0NL_Pos = 0;
    constexpr uint32_t RF0NL_Msk = RF0NL::mask;

    /// Receive FIFO 0 Watermark Reached Interrupt Line
    /// Position: 1, Width: 1
    using RF0WL = BitField<1, 1>;
    constexpr uint32_t RF0WL_Pos = 1;
    constexpr uint32_t RF0WL_Msk = RF0WL::mask;

    /// Receive FIFO 0 Full Interrupt Line
    /// Position: 2, Width: 1
    using RF0FL = BitField<2, 1>;
    constexpr uint32_t RF0FL_Pos = 2;
    constexpr uint32_t RF0FL_Msk = RF0FL::mask;

    /// Receive FIFO 0 Message Lost Interrupt Line
    /// Position: 3, Width: 1
    using RF0LL = BitField<3, 1>;
    constexpr uint32_t RF0LL_Pos = 3;
    constexpr uint32_t RF0LL_Msk = RF0LL::mask;

    /// Receive FIFO 1 New Message Interrupt Line
    /// Position: 4, Width: 1
    using RF1NL = BitField<4, 1>;
    constexpr uint32_t RF1NL_Pos = 4;
    constexpr uint32_t RF1NL_Msk = RF1NL::mask;

    /// Receive FIFO 1 Watermark Reached Interrupt Line
    /// Position: 5, Width: 1
    using RF1WL = BitField<5, 1>;
    constexpr uint32_t RF1WL_Pos = 5;
    constexpr uint32_t RF1WL_Msk = RF1WL::mask;

    /// Receive FIFO 1 Full Interrupt Line
    /// Position: 6, Width: 1
    using RF1FL = BitField<6, 1>;
    constexpr uint32_t RF1FL_Pos = 6;
    constexpr uint32_t RF1FL_Msk = RF1FL::mask;

    /// Receive FIFO 1 Message Lost Interrupt Line
    /// Position: 7, Width: 1
    using RF1LL = BitField<7, 1>;
    constexpr uint32_t RF1LL_Pos = 7;
    constexpr uint32_t RF1LL_Msk = RF1LL::mask;

    /// High Priority Message Interrupt Line
    /// Position: 8, Width: 1
    using HPML = BitField<8, 1>;
    constexpr uint32_t HPML_Pos = 8;
    constexpr uint32_t HPML_Msk = HPML::mask;

    /// Transmission Completed Interrupt Line
    /// Position: 9, Width: 1
    using TCL = BitField<9, 1>;
    constexpr uint32_t TCL_Pos = 9;
    constexpr uint32_t TCL_Msk = TCL::mask;

    /// Transmission Cancellation Finished Interrupt Line
    /// Position: 10, Width: 1
    using TCFL = BitField<10, 1>;
    constexpr uint32_t TCFL_Pos = 10;
    constexpr uint32_t TCFL_Msk = TCFL::mask;

    /// Tx FIFO Empty Interrupt Line
    /// Position: 11, Width: 1
    using TFEL = BitField<11, 1>;
    constexpr uint32_t TFEL_Pos = 11;
    constexpr uint32_t TFEL_Msk = TFEL::mask;

    /// Tx Event FIFO New Entry Interrupt Line
    /// Position: 12, Width: 1
    using TEFNL = BitField<12, 1>;
    constexpr uint32_t TEFNL_Pos = 12;
    constexpr uint32_t TEFNL_Msk = TEFNL::mask;

    /// Tx Event FIFO Watermark Reached Interrupt Line
    /// Position: 13, Width: 1
    using TEFWL = BitField<13, 1>;
    constexpr uint32_t TEFWL_Pos = 13;
    constexpr uint32_t TEFWL_Msk = TEFWL::mask;

    /// Tx Event FIFO Full Interrupt Line
    /// Position: 14, Width: 1
    using TEFFL = BitField<14, 1>;
    constexpr uint32_t TEFFL_Pos = 14;
    constexpr uint32_t TEFFL_Msk = TEFFL::mask;

    /// Tx Event FIFO Event Lost Interrupt Line
    /// Position: 15, Width: 1
    using TEFLL = BitField<15, 1>;
    constexpr uint32_t TEFLL_Pos = 15;
    constexpr uint32_t TEFLL_Msk = TEFLL::mask;

    /// Timestamp Wraparound Interrupt Line
    /// Position: 16, Width: 1
    using TSWL = BitField<16, 1>;
    constexpr uint32_t TSWL_Pos = 16;
    constexpr uint32_t TSWL_Msk = TSWL::mask;

    /// Message RAM Access Failure Interrupt Line
    /// Position: 17, Width: 1
    using MRAFL = BitField<17, 1>;
    constexpr uint32_t MRAFL_Pos = 17;
    constexpr uint32_t MRAFL_Msk = MRAFL::mask;

    /// Timeout Occurred Interrupt Line
    /// Position: 18, Width: 1
    using TOOL = BitField<18, 1>;
    constexpr uint32_t TOOL_Pos = 18;
    constexpr uint32_t TOOL_Msk = TOOL::mask;

    /// Message stored to Dedicated Receive Buffer Interrupt Line
    /// Position: 19, Width: 1
    using DRXL = BitField<19, 1>;
    constexpr uint32_t DRXL_Pos = 19;
    constexpr uint32_t DRXL_Msk = DRXL::mask;

    /// Bit Error Corrected Interrupt Line
    /// Position: 20, Width: 1
    using BECL = BitField<20, 1>;
    constexpr uint32_t BECL_Pos = 20;
    constexpr uint32_t BECL_Msk = BECL::mask;

    /// Bit Error Uncorrected Interrupt Line
    /// Position: 21, Width: 1
    using BEUL = BitField<21, 1>;
    constexpr uint32_t BEUL_Pos = 21;
    constexpr uint32_t BEUL_Msk = BEUL::mask;

    /// Error Logging Overflow Interrupt Line
    /// Position: 22, Width: 1
    using ELOL = BitField<22, 1>;
    constexpr uint32_t ELOL_Pos = 22;
    constexpr uint32_t ELOL_Msk = ELOL::mask;

    /// Error Passive Interrupt Line
    /// Position: 23, Width: 1
    using EPL = BitField<23, 1>;
    constexpr uint32_t EPL_Pos = 23;
    constexpr uint32_t EPL_Msk = EPL::mask;

    /// Warning Status Interrupt Line
    /// Position: 24, Width: 1
    using EWL = BitField<24, 1>;
    constexpr uint32_t EWL_Pos = 24;
    constexpr uint32_t EWL_Msk = EWL::mask;

    /// Bus_Off Status Interrupt Line
    /// Position: 25, Width: 1
    using BOL = BitField<25, 1>;
    constexpr uint32_t BOL_Pos = 25;
    constexpr uint32_t BOL_Msk = BOL::mask;

    /// Watchdog Interrupt Line
    /// Position: 26, Width: 1
    using WDIL = BitField<26, 1>;
    constexpr uint32_t WDIL_Pos = 26;
    constexpr uint32_t WDIL_Msk = WDIL::mask;

    /// CRC Error Interrupt Line
    /// Position: 27, Width: 1
    using CRCEL = BitField<27, 1>;
    constexpr uint32_t CRCEL_Pos = 27;
    constexpr uint32_t CRCEL_Msk = CRCEL::mask;

    /// Bit Error Interrupt Line
    /// Position: 28, Width: 1
    using BEL = BitField<28, 1>;
    constexpr uint32_t BEL_Pos = 28;
    constexpr uint32_t BEL_Msk = BEL::mask;

    /// Acknowledge Error Interrupt Line
    /// Position: 29, Width: 1
    using ACKEL = BitField<29, 1>;
    constexpr uint32_t ACKEL_Pos = 29;
    constexpr uint32_t ACKEL_Msk = ACKEL::mask;

    /// Format Error Interrupt Line
    /// Position: 30, Width: 1
    using FOEL = BitField<30, 1>;
    constexpr uint32_t FOEL_Pos = 30;
    constexpr uint32_t FOEL_Msk = FOEL::mask;

    /// Stuff Error Interrupt Line
    /// Position: 31, Width: 1
    using STEL = BitField<31, 1>;
    constexpr uint32_t STEL_Pos = 31;
    constexpr uint32_t STEL_Msk = STEL::mask;

}  // namespace ils

/// ILE - Interrupt Line Enable Register
namespace ile {
    /// Enable Interrupt Line 0
    /// Position: 0, Width: 1
    using EINT0 = BitField<0, 1>;
    constexpr uint32_t EINT0_Pos = 0;
    constexpr uint32_t EINT0_Msk = EINT0::mask;

    /// Enable Interrupt Line 1
    /// Position: 1, Width: 1
    using EINT1 = BitField<1, 1>;
    constexpr uint32_t EINT1_Pos = 1;
    constexpr uint32_t EINT1_Msk = EINT1::mask;

}  // namespace ile

/// GFC - Global Filter Configuration Register
namespace gfc {
    /// Reject Remote Frames Extended
    /// Position: 0, Width: 1
    using RRFE = BitField<0, 1>;
    constexpr uint32_t RRFE_Pos = 0;
    constexpr uint32_t RRFE_Msk = RRFE::mask;
    /// Enumerated values for RRFE
    namespace rrfe {
        constexpr uint32_t FILTER = 0;
        constexpr uint32_t REJECT = 1;
    }

    /// Reject Remote Frames Standard
    /// Position: 1, Width: 1
    using RRFS = BitField<1, 1>;
    constexpr uint32_t RRFS_Pos = 1;
    constexpr uint32_t RRFS_Msk = RRFS::mask;
    /// Enumerated values for RRFS
    namespace rrfs {
        constexpr uint32_t FILTER = 0;
        constexpr uint32_t REJECT = 1;
    }

    /// Accept Non-matching Frames Extended
    /// Position: 2, Width: 2
    using ANFE = BitField<2, 2>;
    constexpr uint32_t ANFE_Pos = 2;
    constexpr uint32_t ANFE_Msk = ANFE::mask;
    /// Enumerated values for ANFE
    namespace anfe {
        constexpr uint32_t RX_FIFO_0 = 0;
        constexpr uint32_t RX_FIFO_1 = 1;
    }

    /// Accept Non-matching Frames Standard
    /// Position: 4, Width: 2
    using ANFS = BitField<4, 2>;
    constexpr uint32_t ANFS_Pos = 4;
    constexpr uint32_t ANFS_Msk = ANFS::mask;
    /// Enumerated values for ANFS
    namespace anfs {
        constexpr uint32_t RX_FIFO_0 = 0;
        constexpr uint32_t RX_FIFO_1 = 1;
    }

}  // namespace gfc

/// SIDFC - Standard ID Filter Configuration Register
namespace sidfc {
    /// Filter List Standard Start Address
    /// Position: 2, Width: 14
    using FLSSA = BitField<2, 14>;
    constexpr uint32_t FLSSA_Pos = 2;
    constexpr uint32_t FLSSA_Msk = FLSSA::mask;

    /// List Size Standard
    /// Position: 16, Width: 8
    using LSS = BitField<16, 8>;
    constexpr uint32_t LSS_Pos = 16;
    constexpr uint32_t LSS_Msk = LSS::mask;

}  // namespace sidfc

/// XIDFC - Extended ID Filter Configuration Register
namespace xidfc {
    /// Filter List Extended Start Address
    /// Position: 2, Width: 14
    using FLESA = BitField<2, 14>;
    constexpr uint32_t FLESA_Pos = 2;
    constexpr uint32_t FLESA_Msk = FLESA::mask;

    /// List Size Extended
    /// Position: 16, Width: 7
    using LSE = BitField<16, 7>;
    constexpr uint32_t LSE_Pos = 16;
    constexpr uint32_t LSE_Msk = LSE::mask;

}  // namespace xidfc

/// XIDAM - Extended ID AND Mask Register
namespace xidam {
    /// Extended ID Mask
    /// Position: 0, Width: 29
    using EIDM = BitField<0, 29>;
    constexpr uint32_t EIDM_Pos = 0;
    constexpr uint32_t EIDM_Msk = EIDM::mask;

}  // namespace xidam

/// HPMS - High Priority Message Status Register
namespace hpms {
    /// Buffer Index
    /// Position: 0, Width: 6
    using BIDX = BitField<0, 6>;
    constexpr uint32_t BIDX_Pos = 0;
    constexpr uint32_t BIDX_Msk = BIDX::mask;

    /// Message Storage Indicator
    /// Position: 6, Width: 2
    using MSI = BitField<6, 2>;
    constexpr uint32_t MSI_Pos = 6;
    constexpr uint32_t MSI_Msk = MSI::mask;
    /// Enumerated values for MSI
    namespace msi {
        constexpr uint32_t NO_FIFO_SEL = 0;
        constexpr uint32_t LOST = 1;
        constexpr uint32_t FIFO_0 = 2;
        constexpr uint32_t FIFO_1 = 3;
    }

    /// Filter Index
    /// Position: 8, Width: 7
    using FIDX = BitField<8, 7>;
    constexpr uint32_t FIDX_Pos = 8;
    constexpr uint32_t FIDX_Msk = FIDX::mask;

    /// Filter List
    /// Position: 15, Width: 1
    using FLST = BitField<15, 1>;
    constexpr uint32_t FLST_Pos = 15;
    constexpr uint32_t FLST_Msk = FLST::mask;

}  // namespace hpms

/// NDAT1 - New Data 1 Register
namespace ndat1 {
    /// New Data
    /// Position: 0, Width: 1
    using ND0 = BitField<0, 1>;
    constexpr uint32_t ND0_Pos = 0;
    constexpr uint32_t ND0_Msk = ND0::mask;

    /// New Data
    /// Position: 1, Width: 1
    using ND1 = BitField<1, 1>;
    constexpr uint32_t ND1_Pos = 1;
    constexpr uint32_t ND1_Msk = ND1::mask;

    /// New Data
    /// Position: 2, Width: 1
    using ND2 = BitField<2, 1>;
    constexpr uint32_t ND2_Pos = 2;
    constexpr uint32_t ND2_Msk = ND2::mask;

    /// New Data
    /// Position: 3, Width: 1
    using ND3 = BitField<3, 1>;
    constexpr uint32_t ND3_Pos = 3;
    constexpr uint32_t ND3_Msk = ND3::mask;

    /// New Data
    /// Position: 4, Width: 1
    using ND4 = BitField<4, 1>;
    constexpr uint32_t ND4_Pos = 4;
    constexpr uint32_t ND4_Msk = ND4::mask;

    /// New Data
    /// Position: 5, Width: 1
    using ND5 = BitField<5, 1>;
    constexpr uint32_t ND5_Pos = 5;
    constexpr uint32_t ND5_Msk = ND5::mask;

    /// New Data
    /// Position: 6, Width: 1
    using ND6 = BitField<6, 1>;
    constexpr uint32_t ND6_Pos = 6;
    constexpr uint32_t ND6_Msk = ND6::mask;

    /// New Data
    /// Position: 7, Width: 1
    using ND7 = BitField<7, 1>;
    constexpr uint32_t ND7_Pos = 7;
    constexpr uint32_t ND7_Msk = ND7::mask;

    /// New Data
    /// Position: 8, Width: 1
    using ND8 = BitField<8, 1>;
    constexpr uint32_t ND8_Pos = 8;
    constexpr uint32_t ND8_Msk = ND8::mask;

    /// New Data
    /// Position: 9, Width: 1
    using ND9 = BitField<9, 1>;
    constexpr uint32_t ND9_Pos = 9;
    constexpr uint32_t ND9_Msk = ND9::mask;

    /// New Data
    /// Position: 10, Width: 1
    using ND10 = BitField<10, 1>;
    constexpr uint32_t ND10_Pos = 10;
    constexpr uint32_t ND10_Msk = ND10::mask;

    /// New Data
    /// Position: 11, Width: 1
    using ND11 = BitField<11, 1>;
    constexpr uint32_t ND11_Pos = 11;
    constexpr uint32_t ND11_Msk = ND11::mask;

    /// New Data
    /// Position: 12, Width: 1
    using ND12 = BitField<12, 1>;
    constexpr uint32_t ND12_Pos = 12;
    constexpr uint32_t ND12_Msk = ND12::mask;

    /// New Data
    /// Position: 13, Width: 1
    using ND13 = BitField<13, 1>;
    constexpr uint32_t ND13_Pos = 13;
    constexpr uint32_t ND13_Msk = ND13::mask;

    /// New Data
    /// Position: 14, Width: 1
    using ND14 = BitField<14, 1>;
    constexpr uint32_t ND14_Pos = 14;
    constexpr uint32_t ND14_Msk = ND14::mask;

    /// New Data
    /// Position: 15, Width: 1
    using ND15 = BitField<15, 1>;
    constexpr uint32_t ND15_Pos = 15;
    constexpr uint32_t ND15_Msk = ND15::mask;

    /// New Data
    /// Position: 16, Width: 1
    using ND16 = BitField<16, 1>;
    constexpr uint32_t ND16_Pos = 16;
    constexpr uint32_t ND16_Msk = ND16::mask;

    /// New Data
    /// Position: 17, Width: 1
    using ND17 = BitField<17, 1>;
    constexpr uint32_t ND17_Pos = 17;
    constexpr uint32_t ND17_Msk = ND17::mask;

    /// New Data
    /// Position: 18, Width: 1
    using ND18 = BitField<18, 1>;
    constexpr uint32_t ND18_Pos = 18;
    constexpr uint32_t ND18_Msk = ND18::mask;

    /// New Data
    /// Position: 19, Width: 1
    using ND19 = BitField<19, 1>;
    constexpr uint32_t ND19_Pos = 19;
    constexpr uint32_t ND19_Msk = ND19::mask;

    /// New Data
    /// Position: 20, Width: 1
    using ND20 = BitField<20, 1>;
    constexpr uint32_t ND20_Pos = 20;
    constexpr uint32_t ND20_Msk = ND20::mask;

    /// New Data
    /// Position: 21, Width: 1
    using ND21 = BitField<21, 1>;
    constexpr uint32_t ND21_Pos = 21;
    constexpr uint32_t ND21_Msk = ND21::mask;

    /// New Data
    /// Position: 22, Width: 1
    using ND22 = BitField<22, 1>;
    constexpr uint32_t ND22_Pos = 22;
    constexpr uint32_t ND22_Msk = ND22::mask;

    /// New Data
    /// Position: 23, Width: 1
    using ND23 = BitField<23, 1>;
    constexpr uint32_t ND23_Pos = 23;
    constexpr uint32_t ND23_Msk = ND23::mask;

    /// New Data
    /// Position: 24, Width: 1
    using ND24 = BitField<24, 1>;
    constexpr uint32_t ND24_Pos = 24;
    constexpr uint32_t ND24_Msk = ND24::mask;

    /// New Data
    /// Position: 25, Width: 1
    using ND25 = BitField<25, 1>;
    constexpr uint32_t ND25_Pos = 25;
    constexpr uint32_t ND25_Msk = ND25::mask;

    /// New Data
    /// Position: 26, Width: 1
    using ND26 = BitField<26, 1>;
    constexpr uint32_t ND26_Pos = 26;
    constexpr uint32_t ND26_Msk = ND26::mask;

    /// New Data
    /// Position: 27, Width: 1
    using ND27 = BitField<27, 1>;
    constexpr uint32_t ND27_Pos = 27;
    constexpr uint32_t ND27_Msk = ND27::mask;

    /// New Data
    /// Position: 28, Width: 1
    using ND28 = BitField<28, 1>;
    constexpr uint32_t ND28_Pos = 28;
    constexpr uint32_t ND28_Msk = ND28::mask;

    /// New Data
    /// Position: 29, Width: 1
    using ND29 = BitField<29, 1>;
    constexpr uint32_t ND29_Pos = 29;
    constexpr uint32_t ND29_Msk = ND29::mask;

    /// New Data
    /// Position: 30, Width: 1
    using ND30 = BitField<30, 1>;
    constexpr uint32_t ND30_Pos = 30;
    constexpr uint32_t ND30_Msk = ND30::mask;

    /// New Data
    /// Position: 31, Width: 1
    using ND31 = BitField<31, 1>;
    constexpr uint32_t ND31_Pos = 31;
    constexpr uint32_t ND31_Msk = ND31::mask;

}  // namespace ndat1

/// NDAT2 - New Data 2 Register
namespace ndat2 {
    /// New Data
    /// Position: 0, Width: 1
    using ND32 = BitField<0, 1>;
    constexpr uint32_t ND32_Pos = 0;
    constexpr uint32_t ND32_Msk = ND32::mask;

    /// New Data
    /// Position: 1, Width: 1
    using ND33 = BitField<1, 1>;
    constexpr uint32_t ND33_Pos = 1;
    constexpr uint32_t ND33_Msk = ND33::mask;

    /// New Data
    /// Position: 2, Width: 1
    using ND34 = BitField<2, 1>;
    constexpr uint32_t ND34_Pos = 2;
    constexpr uint32_t ND34_Msk = ND34::mask;

    /// New Data
    /// Position: 3, Width: 1
    using ND35 = BitField<3, 1>;
    constexpr uint32_t ND35_Pos = 3;
    constexpr uint32_t ND35_Msk = ND35::mask;

    /// New Data
    /// Position: 4, Width: 1
    using ND36 = BitField<4, 1>;
    constexpr uint32_t ND36_Pos = 4;
    constexpr uint32_t ND36_Msk = ND36::mask;

    /// New Data
    /// Position: 5, Width: 1
    using ND37 = BitField<5, 1>;
    constexpr uint32_t ND37_Pos = 5;
    constexpr uint32_t ND37_Msk = ND37::mask;

    /// New Data
    /// Position: 6, Width: 1
    using ND38 = BitField<6, 1>;
    constexpr uint32_t ND38_Pos = 6;
    constexpr uint32_t ND38_Msk = ND38::mask;

    /// New Data
    /// Position: 7, Width: 1
    using ND39 = BitField<7, 1>;
    constexpr uint32_t ND39_Pos = 7;
    constexpr uint32_t ND39_Msk = ND39::mask;

    /// New Data
    /// Position: 8, Width: 1
    using ND40 = BitField<8, 1>;
    constexpr uint32_t ND40_Pos = 8;
    constexpr uint32_t ND40_Msk = ND40::mask;

    /// New Data
    /// Position: 9, Width: 1
    using ND41 = BitField<9, 1>;
    constexpr uint32_t ND41_Pos = 9;
    constexpr uint32_t ND41_Msk = ND41::mask;

    /// New Data
    /// Position: 10, Width: 1
    using ND42 = BitField<10, 1>;
    constexpr uint32_t ND42_Pos = 10;
    constexpr uint32_t ND42_Msk = ND42::mask;

    /// New Data
    /// Position: 11, Width: 1
    using ND43 = BitField<11, 1>;
    constexpr uint32_t ND43_Pos = 11;
    constexpr uint32_t ND43_Msk = ND43::mask;

    /// New Data
    /// Position: 12, Width: 1
    using ND44 = BitField<12, 1>;
    constexpr uint32_t ND44_Pos = 12;
    constexpr uint32_t ND44_Msk = ND44::mask;

    /// New Data
    /// Position: 13, Width: 1
    using ND45 = BitField<13, 1>;
    constexpr uint32_t ND45_Pos = 13;
    constexpr uint32_t ND45_Msk = ND45::mask;

    /// New Data
    /// Position: 14, Width: 1
    using ND46 = BitField<14, 1>;
    constexpr uint32_t ND46_Pos = 14;
    constexpr uint32_t ND46_Msk = ND46::mask;

    /// New Data
    /// Position: 15, Width: 1
    using ND47 = BitField<15, 1>;
    constexpr uint32_t ND47_Pos = 15;
    constexpr uint32_t ND47_Msk = ND47::mask;

    /// New Data
    /// Position: 16, Width: 1
    using ND48 = BitField<16, 1>;
    constexpr uint32_t ND48_Pos = 16;
    constexpr uint32_t ND48_Msk = ND48::mask;

    /// New Data
    /// Position: 17, Width: 1
    using ND49 = BitField<17, 1>;
    constexpr uint32_t ND49_Pos = 17;
    constexpr uint32_t ND49_Msk = ND49::mask;

    /// New Data
    /// Position: 18, Width: 1
    using ND50 = BitField<18, 1>;
    constexpr uint32_t ND50_Pos = 18;
    constexpr uint32_t ND50_Msk = ND50::mask;

    /// New Data
    /// Position: 19, Width: 1
    using ND51 = BitField<19, 1>;
    constexpr uint32_t ND51_Pos = 19;
    constexpr uint32_t ND51_Msk = ND51::mask;

    /// New Data
    /// Position: 20, Width: 1
    using ND52 = BitField<20, 1>;
    constexpr uint32_t ND52_Pos = 20;
    constexpr uint32_t ND52_Msk = ND52::mask;

    /// New Data
    /// Position: 21, Width: 1
    using ND53 = BitField<21, 1>;
    constexpr uint32_t ND53_Pos = 21;
    constexpr uint32_t ND53_Msk = ND53::mask;

    /// New Data
    /// Position: 22, Width: 1
    using ND54 = BitField<22, 1>;
    constexpr uint32_t ND54_Pos = 22;
    constexpr uint32_t ND54_Msk = ND54::mask;

    /// New Data
    /// Position: 23, Width: 1
    using ND55 = BitField<23, 1>;
    constexpr uint32_t ND55_Pos = 23;
    constexpr uint32_t ND55_Msk = ND55::mask;

    /// New Data
    /// Position: 24, Width: 1
    using ND56 = BitField<24, 1>;
    constexpr uint32_t ND56_Pos = 24;
    constexpr uint32_t ND56_Msk = ND56::mask;

    /// New Data
    /// Position: 25, Width: 1
    using ND57 = BitField<25, 1>;
    constexpr uint32_t ND57_Pos = 25;
    constexpr uint32_t ND57_Msk = ND57::mask;

    /// New Data
    /// Position: 26, Width: 1
    using ND58 = BitField<26, 1>;
    constexpr uint32_t ND58_Pos = 26;
    constexpr uint32_t ND58_Msk = ND58::mask;

    /// New Data
    /// Position: 27, Width: 1
    using ND59 = BitField<27, 1>;
    constexpr uint32_t ND59_Pos = 27;
    constexpr uint32_t ND59_Msk = ND59::mask;

    /// New Data
    /// Position: 28, Width: 1
    using ND60 = BitField<28, 1>;
    constexpr uint32_t ND60_Pos = 28;
    constexpr uint32_t ND60_Msk = ND60::mask;

    /// New Data
    /// Position: 29, Width: 1
    using ND61 = BitField<29, 1>;
    constexpr uint32_t ND61_Pos = 29;
    constexpr uint32_t ND61_Msk = ND61::mask;

    /// New Data
    /// Position: 30, Width: 1
    using ND62 = BitField<30, 1>;
    constexpr uint32_t ND62_Pos = 30;
    constexpr uint32_t ND62_Msk = ND62::mask;

    /// New Data
    /// Position: 31, Width: 1
    using ND63 = BitField<31, 1>;
    constexpr uint32_t ND63_Pos = 31;
    constexpr uint32_t ND63_Msk = ND63::mask;

}  // namespace ndat2

/// RXF0C - Receive FIFO 0 Configuration Register
namespace rxf0c {
    /// Receive FIFO 0 Start Address
    /// Position: 2, Width: 14
    using F0SA = BitField<2, 14>;
    constexpr uint32_t F0SA_Pos = 2;
    constexpr uint32_t F0SA_Msk = F0SA::mask;

    /// Receive FIFO 0 Start Address
    /// Position: 16, Width: 7
    using F0S = BitField<16, 7>;
    constexpr uint32_t F0S_Pos = 16;
    constexpr uint32_t F0S_Msk = F0S::mask;

    /// Receive FIFO 0 Watermark
    /// Position: 24, Width: 7
    using F0WM = BitField<24, 7>;
    constexpr uint32_t F0WM_Pos = 24;
    constexpr uint32_t F0WM_Msk = F0WM::mask;

    /// FIFO 0 Operation Mode
    /// Position: 31, Width: 1
    using F0OM = BitField<31, 1>;
    constexpr uint32_t F0OM_Pos = 31;
    constexpr uint32_t F0OM_Msk = F0OM::mask;

}  // namespace rxf0c

/// RXF0S - Receive FIFO 0 Status Register
namespace rxf0s {
    /// Receive FIFO 0 Fill Level
    /// Position: 0, Width: 7
    using F0FL = BitField<0, 7>;
    constexpr uint32_t F0FL_Pos = 0;
    constexpr uint32_t F0FL_Msk = F0FL::mask;

    /// Receive FIFO 0 Get Index
    /// Position: 8, Width: 6
    using F0GI = BitField<8, 6>;
    constexpr uint32_t F0GI_Pos = 8;
    constexpr uint32_t F0GI_Msk = F0GI::mask;

    /// Receive FIFO 0 Put Index
    /// Position: 16, Width: 6
    using F0PI = BitField<16, 6>;
    constexpr uint32_t F0PI_Pos = 16;
    constexpr uint32_t F0PI_Msk = F0PI::mask;

    /// Receive FIFO 0 Fill Level
    /// Position: 24, Width: 1
    using F0F = BitField<24, 1>;
    constexpr uint32_t F0F_Pos = 24;
    constexpr uint32_t F0F_Msk = F0F::mask;

    /// Receive FIFO 0 Message Lost
    /// Position: 25, Width: 1
    using RF0L = BitField<25, 1>;
    constexpr uint32_t RF0L_Pos = 25;
    constexpr uint32_t RF0L_Msk = RF0L::mask;

}  // namespace rxf0s

/// RXF0A - Receive FIFO 0 Acknowledge Register
namespace rxf0a {
    /// Receive FIFO 0 Acknowledge Index
    /// Position: 0, Width: 6
    using F0AI = BitField<0, 6>;
    constexpr uint32_t F0AI_Pos = 0;
    constexpr uint32_t F0AI_Msk = F0AI::mask;

}  // namespace rxf0a

/// RXBC - Receive Rx Buffer Configuration Register
namespace rxbc {
    /// Receive Buffer Start Address
    /// Position: 2, Width: 14
    using RBSA = BitField<2, 14>;
    constexpr uint32_t RBSA_Pos = 2;
    constexpr uint32_t RBSA_Msk = RBSA::mask;

}  // namespace rxbc

/// RXF1C - Receive FIFO 1 Configuration Register
namespace rxf1c {
    /// Receive FIFO 1 Start Address
    /// Position: 2, Width: 14
    using F1SA = BitField<2, 14>;
    constexpr uint32_t F1SA_Pos = 2;
    constexpr uint32_t F1SA_Msk = F1SA::mask;

    /// Receive FIFO 1 Start Address
    /// Position: 16, Width: 7
    using F1S = BitField<16, 7>;
    constexpr uint32_t F1S_Pos = 16;
    constexpr uint32_t F1S_Msk = F1S::mask;

    /// Receive FIFO 1 Watermark
    /// Position: 24, Width: 7
    using F1WM = BitField<24, 7>;
    constexpr uint32_t F1WM_Pos = 24;
    constexpr uint32_t F1WM_Msk = F1WM::mask;

    /// FIFO 1 Operation Mode
    /// Position: 31, Width: 1
    using F1OM = BitField<31, 1>;
    constexpr uint32_t F1OM_Pos = 31;
    constexpr uint32_t F1OM_Msk = F1OM::mask;

}  // namespace rxf1c

/// RXF1S - Receive FIFO 1 Status Register
namespace rxf1s {
    /// Receive FIFO 1 Fill Level
    /// Position: 0, Width: 7
    using F1FL = BitField<0, 7>;
    constexpr uint32_t F1FL_Pos = 0;
    constexpr uint32_t F1FL_Msk = F1FL::mask;

    /// Receive FIFO 1 Get Index
    /// Position: 8, Width: 6
    using F1GI = BitField<8, 6>;
    constexpr uint32_t F1GI_Pos = 8;
    constexpr uint32_t F1GI_Msk = F1GI::mask;

    /// Receive FIFO 1 Put Index
    /// Position: 16, Width: 6
    using F1PI = BitField<16, 6>;
    constexpr uint32_t F1PI_Pos = 16;
    constexpr uint32_t F1PI_Msk = F1PI::mask;

    /// Receive FIFO 1 Fill Level
    /// Position: 24, Width: 1
    using F1F = BitField<24, 1>;
    constexpr uint32_t F1F_Pos = 24;
    constexpr uint32_t F1F_Msk = F1F::mask;

    /// Receive FIFO 1 Message Lost
    /// Position: 25, Width: 1
    using RF1L = BitField<25, 1>;
    constexpr uint32_t RF1L_Pos = 25;
    constexpr uint32_t RF1L_Msk = RF1L::mask;

    /// Debug Message Status
    /// Position: 30, Width: 2
    using DMS = BitField<30, 2>;
    constexpr uint32_t DMS_Pos = 30;
    constexpr uint32_t DMS_Msk = DMS::mask;
    /// Enumerated values for DMS
    namespace dms {
        constexpr uint32_t IDLE = 0;
        constexpr uint32_t MSG_A = 1;
        constexpr uint32_t MSG_AB = 2;
        constexpr uint32_t MSG_ABC = 3;
    }

}  // namespace rxf1s

/// RXF1A - Receive FIFO 1 Acknowledge Register
namespace rxf1a {
    /// Receive FIFO 1 Acknowledge Index
    /// Position: 0, Width: 6
    using F1AI = BitField<0, 6>;
    constexpr uint32_t F1AI_Pos = 0;
    constexpr uint32_t F1AI_Msk = F1AI::mask;

}  // namespace rxf1a

/// RXESC - Receive Buffer / FIFO Element Size Configuration Register
namespace rxesc {
    /// Receive FIFO 0 Data Field Size
    /// Position: 0, Width: 3
    using F0DS = BitField<0, 3>;
    constexpr uint32_t F0DS_Pos = 0;
    constexpr uint32_t F0DS_Msk = F0DS::mask;
    /// Enumerated values for F0DS
    namespace f0ds {
        constexpr uint32_t _8_BYTE = 0;
        constexpr uint32_t _12_BYTE = 1;
        constexpr uint32_t _16_BYTE = 2;
        constexpr uint32_t _20_BYTE = 3;
        constexpr uint32_t _24_BYTE = 4;
        constexpr uint32_t _32_BYTE = 5;
        constexpr uint32_t _48_BYTE = 6;
        constexpr uint32_t _64_BYTE = 7;
    }

    /// Receive FIFO 1 Data Field Size
    /// Position: 4, Width: 3
    using F1DS = BitField<4, 3>;
    constexpr uint32_t F1DS_Pos = 4;
    constexpr uint32_t F1DS_Msk = F1DS::mask;
    /// Enumerated values for F1DS
    namespace f1ds {
        constexpr uint32_t _8_BYTE = 0;
        constexpr uint32_t _12_BYTE = 1;
        constexpr uint32_t _16_BYTE = 2;
        constexpr uint32_t _20_BYTE = 3;
        constexpr uint32_t _24_BYTE = 4;
        constexpr uint32_t _32_BYTE = 5;
        constexpr uint32_t _48_BYTE = 6;
        constexpr uint32_t _64_BYTE = 7;
    }

    /// Receive Buffer Data Field Size
    /// Position: 8, Width: 3
    using RBDS = BitField<8, 3>;
    constexpr uint32_t RBDS_Pos = 8;
    constexpr uint32_t RBDS_Msk = RBDS::mask;
    /// Enumerated values for RBDS
    namespace rbds {
        constexpr uint32_t _8_BYTE = 0;
        constexpr uint32_t _12_BYTE = 1;
        constexpr uint32_t _16_BYTE = 2;
        constexpr uint32_t _20_BYTE = 3;
        constexpr uint32_t _24_BYTE = 4;
        constexpr uint32_t _32_BYTE = 5;
        constexpr uint32_t _48_BYTE = 6;
        constexpr uint32_t _64_BYTE = 7;
    }

}  // namespace rxesc

/// TXBC - Transmit Buffer Configuration Register
namespace txbc {
    /// Tx Buffers Start Address
    /// Position: 2, Width: 14
    using TBSA = BitField<2, 14>;
    constexpr uint32_t TBSA_Pos = 2;
    constexpr uint32_t TBSA_Msk = TBSA::mask;

    /// Number of Dedicated Transmit Buffers
    /// Position: 16, Width: 6
    using NDTB = BitField<16, 6>;
    constexpr uint32_t NDTB_Pos = 16;
    constexpr uint32_t NDTB_Msk = NDTB::mask;

    /// Transmit FIFO/Queue Size
    /// Position: 24, Width: 6
    using TFQS = BitField<24, 6>;
    constexpr uint32_t TFQS_Pos = 24;
    constexpr uint32_t TFQS_Msk = TFQS::mask;

    /// Tx FIFO/Queue Mode
    /// Position: 30, Width: 1
    using TFQM = BitField<30, 1>;
    constexpr uint32_t TFQM_Pos = 30;
    constexpr uint32_t TFQM_Msk = TFQM::mask;

}  // namespace txbc

/// TXFQS - Transmit FIFO/Queue Status Register
namespace txfqs {
    /// Tx FIFO Free Level
    /// Position: 0, Width: 6
    using TFFL = BitField<0, 6>;
    constexpr uint32_t TFFL_Pos = 0;
    constexpr uint32_t TFFL_Msk = TFFL::mask;

    /// Tx FIFO Get Index
    /// Position: 8, Width: 5
    using TFGI = BitField<8, 5>;
    constexpr uint32_t TFGI_Pos = 8;
    constexpr uint32_t TFGI_Msk = TFGI::mask;

    /// Tx FIFO/Queue Put Index
    /// Position: 16, Width: 5
    using TFQPI = BitField<16, 5>;
    constexpr uint32_t TFQPI_Pos = 16;
    constexpr uint32_t TFQPI_Msk = TFQPI::mask;

    /// Tx FIFO/Queue Full
    /// Position: 21, Width: 1
    using TFQF = BitField<21, 1>;
    constexpr uint32_t TFQF_Pos = 21;
    constexpr uint32_t TFQF_Msk = TFQF::mask;

}  // namespace txfqs

/// TXESC - Transmit Buffer Element Size Configuration Register
namespace txesc {
    /// Tx Buffer Data Field Size
    /// Position: 0, Width: 3
    using TBDS = BitField<0, 3>;
    constexpr uint32_t TBDS_Pos = 0;
    constexpr uint32_t TBDS_Msk = TBDS::mask;
    /// Enumerated values for TBDS
    namespace tbds {
        constexpr uint32_t _8_BYTE = 0;
        constexpr uint32_t _12_BYTE = 1;
        constexpr uint32_t _16_BYTE = 2;
        constexpr uint32_t _20_BYTE = 3;
        constexpr uint32_t _24_BYTE = 4;
        constexpr uint32_t _32_BYTE = 5;
        constexpr uint32_t _48_BYTE = 6;
        constexpr uint32_t _64_BYTE = 7;
    }

}  // namespace txesc

/// TXBRP - Transmit Buffer Request Pending Register
namespace txbrp {
    /// Transmission Request Pending for Buffer 0
    /// Position: 0, Width: 1
    using TRP0 = BitField<0, 1>;
    constexpr uint32_t TRP0_Pos = 0;
    constexpr uint32_t TRP0_Msk = TRP0::mask;

    /// Transmission Request Pending for Buffer 1
    /// Position: 1, Width: 1
    using TRP1 = BitField<1, 1>;
    constexpr uint32_t TRP1_Pos = 1;
    constexpr uint32_t TRP1_Msk = TRP1::mask;

    /// Transmission Request Pending for Buffer 2
    /// Position: 2, Width: 1
    using TRP2 = BitField<2, 1>;
    constexpr uint32_t TRP2_Pos = 2;
    constexpr uint32_t TRP2_Msk = TRP2::mask;

    /// Transmission Request Pending for Buffer 3
    /// Position: 3, Width: 1
    using TRP3 = BitField<3, 1>;
    constexpr uint32_t TRP3_Pos = 3;
    constexpr uint32_t TRP3_Msk = TRP3::mask;

    /// Transmission Request Pending for Buffer 4
    /// Position: 4, Width: 1
    using TRP4 = BitField<4, 1>;
    constexpr uint32_t TRP4_Pos = 4;
    constexpr uint32_t TRP4_Msk = TRP4::mask;

    /// Transmission Request Pending for Buffer 5
    /// Position: 5, Width: 1
    using TRP5 = BitField<5, 1>;
    constexpr uint32_t TRP5_Pos = 5;
    constexpr uint32_t TRP5_Msk = TRP5::mask;

    /// Transmission Request Pending for Buffer 6
    /// Position: 6, Width: 1
    using TRP6 = BitField<6, 1>;
    constexpr uint32_t TRP6_Pos = 6;
    constexpr uint32_t TRP6_Msk = TRP6::mask;

    /// Transmission Request Pending for Buffer 7
    /// Position: 7, Width: 1
    using TRP7 = BitField<7, 1>;
    constexpr uint32_t TRP7_Pos = 7;
    constexpr uint32_t TRP7_Msk = TRP7::mask;

    /// Transmission Request Pending for Buffer 8
    /// Position: 8, Width: 1
    using TRP8 = BitField<8, 1>;
    constexpr uint32_t TRP8_Pos = 8;
    constexpr uint32_t TRP8_Msk = TRP8::mask;

    /// Transmission Request Pending for Buffer 9
    /// Position: 9, Width: 1
    using TRP9 = BitField<9, 1>;
    constexpr uint32_t TRP9_Pos = 9;
    constexpr uint32_t TRP9_Msk = TRP9::mask;

    /// Transmission Request Pending for Buffer 10
    /// Position: 10, Width: 1
    using TRP10 = BitField<10, 1>;
    constexpr uint32_t TRP10_Pos = 10;
    constexpr uint32_t TRP10_Msk = TRP10::mask;

    /// Transmission Request Pending for Buffer 11
    /// Position: 11, Width: 1
    using TRP11 = BitField<11, 1>;
    constexpr uint32_t TRP11_Pos = 11;
    constexpr uint32_t TRP11_Msk = TRP11::mask;

    /// Transmission Request Pending for Buffer 12
    /// Position: 12, Width: 1
    using TRP12 = BitField<12, 1>;
    constexpr uint32_t TRP12_Pos = 12;
    constexpr uint32_t TRP12_Msk = TRP12::mask;

    /// Transmission Request Pending for Buffer 13
    /// Position: 13, Width: 1
    using TRP13 = BitField<13, 1>;
    constexpr uint32_t TRP13_Pos = 13;
    constexpr uint32_t TRP13_Msk = TRP13::mask;

    /// Transmission Request Pending for Buffer 14
    /// Position: 14, Width: 1
    using TRP14 = BitField<14, 1>;
    constexpr uint32_t TRP14_Pos = 14;
    constexpr uint32_t TRP14_Msk = TRP14::mask;

    /// Transmission Request Pending for Buffer 15
    /// Position: 15, Width: 1
    using TRP15 = BitField<15, 1>;
    constexpr uint32_t TRP15_Pos = 15;
    constexpr uint32_t TRP15_Msk = TRP15::mask;

    /// Transmission Request Pending for Buffer 16
    /// Position: 16, Width: 1
    using TRP16 = BitField<16, 1>;
    constexpr uint32_t TRP16_Pos = 16;
    constexpr uint32_t TRP16_Msk = TRP16::mask;

    /// Transmission Request Pending for Buffer 17
    /// Position: 17, Width: 1
    using TRP17 = BitField<17, 1>;
    constexpr uint32_t TRP17_Pos = 17;
    constexpr uint32_t TRP17_Msk = TRP17::mask;

    /// Transmission Request Pending for Buffer 18
    /// Position: 18, Width: 1
    using TRP18 = BitField<18, 1>;
    constexpr uint32_t TRP18_Pos = 18;
    constexpr uint32_t TRP18_Msk = TRP18::mask;

    /// Transmission Request Pending for Buffer 19
    /// Position: 19, Width: 1
    using TRP19 = BitField<19, 1>;
    constexpr uint32_t TRP19_Pos = 19;
    constexpr uint32_t TRP19_Msk = TRP19::mask;

    /// Transmission Request Pending for Buffer 20
    /// Position: 20, Width: 1
    using TRP20 = BitField<20, 1>;
    constexpr uint32_t TRP20_Pos = 20;
    constexpr uint32_t TRP20_Msk = TRP20::mask;

    /// Transmission Request Pending for Buffer 21
    /// Position: 21, Width: 1
    using TRP21 = BitField<21, 1>;
    constexpr uint32_t TRP21_Pos = 21;
    constexpr uint32_t TRP21_Msk = TRP21::mask;

    /// Transmission Request Pending for Buffer 22
    /// Position: 22, Width: 1
    using TRP22 = BitField<22, 1>;
    constexpr uint32_t TRP22_Pos = 22;
    constexpr uint32_t TRP22_Msk = TRP22::mask;

    /// Transmission Request Pending for Buffer 23
    /// Position: 23, Width: 1
    using TRP23 = BitField<23, 1>;
    constexpr uint32_t TRP23_Pos = 23;
    constexpr uint32_t TRP23_Msk = TRP23::mask;

    /// Transmission Request Pending for Buffer 24
    /// Position: 24, Width: 1
    using TRP24 = BitField<24, 1>;
    constexpr uint32_t TRP24_Pos = 24;
    constexpr uint32_t TRP24_Msk = TRP24::mask;

    /// Transmission Request Pending for Buffer 25
    /// Position: 25, Width: 1
    using TRP25 = BitField<25, 1>;
    constexpr uint32_t TRP25_Pos = 25;
    constexpr uint32_t TRP25_Msk = TRP25::mask;

    /// Transmission Request Pending for Buffer 26
    /// Position: 26, Width: 1
    using TRP26 = BitField<26, 1>;
    constexpr uint32_t TRP26_Pos = 26;
    constexpr uint32_t TRP26_Msk = TRP26::mask;

    /// Transmission Request Pending for Buffer 27
    /// Position: 27, Width: 1
    using TRP27 = BitField<27, 1>;
    constexpr uint32_t TRP27_Pos = 27;
    constexpr uint32_t TRP27_Msk = TRP27::mask;

    /// Transmission Request Pending for Buffer 28
    /// Position: 28, Width: 1
    using TRP28 = BitField<28, 1>;
    constexpr uint32_t TRP28_Pos = 28;
    constexpr uint32_t TRP28_Msk = TRP28::mask;

    /// Transmission Request Pending for Buffer 29
    /// Position: 29, Width: 1
    using TRP29 = BitField<29, 1>;
    constexpr uint32_t TRP29_Pos = 29;
    constexpr uint32_t TRP29_Msk = TRP29::mask;

    /// Transmission Request Pending for Buffer 30
    /// Position: 30, Width: 1
    using TRP30 = BitField<30, 1>;
    constexpr uint32_t TRP30_Pos = 30;
    constexpr uint32_t TRP30_Msk = TRP30::mask;

    /// Transmission Request Pending for Buffer 31
    /// Position: 31, Width: 1
    using TRP31 = BitField<31, 1>;
    constexpr uint32_t TRP31_Pos = 31;
    constexpr uint32_t TRP31_Msk = TRP31::mask;

}  // namespace txbrp

/// TXBAR - Transmit Buffer Add Request Register
namespace txbar {
    /// Add Request for Transmit Buffer 0
    /// Position: 0, Width: 1
    using AR0 = BitField<0, 1>;
    constexpr uint32_t AR0_Pos = 0;
    constexpr uint32_t AR0_Msk = AR0::mask;

    /// Add Request for Transmit Buffer 1
    /// Position: 1, Width: 1
    using AR1 = BitField<1, 1>;
    constexpr uint32_t AR1_Pos = 1;
    constexpr uint32_t AR1_Msk = AR1::mask;

    /// Add Request for Transmit Buffer 2
    /// Position: 2, Width: 1
    using AR2 = BitField<2, 1>;
    constexpr uint32_t AR2_Pos = 2;
    constexpr uint32_t AR2_Msk = AR2::mask;

    /// Add Request for Transmit Buffer 3
    /// Position: 3, Width: 1
    using AR3 = BitField<3, 1>;
    constexpr uint32_t AR3_Pos = 3;
    constexpr uint32_t AR3_Msk = AR3::mask;

    /// Add Request for Transmit Buffer 4
    /// Position: 4, Width: 1
    using AR4 = BitField<4, 1>;
    constexpr uint32_t AR4_Pos = 4;
    constexpr uint32_t AR4_Msk = AR4::mask;

    /// Add Request for Transmit Buffer 5
    /// Position: 5, Width: 1
    using AR5 = BitField<5, 1>;
    constexpr uint32_t AR5_Pos = 5;
    constexpr uint32_t AR5_Msk = AR5::mask;

    /// Add Request for Transmit Buffer 6
    /// Position: 6, Width: 1
    using AR6 = BitField<6, 1>;
    constexpr uint32_t AR6_Pos = 6;
    constexpr uint32_t AR6_Msk = AR6::mask;

    /// Add Request for Transmit Buffer 7
    /// Position: 7, Width: 1
    using AR7 = BitField<7, 1>;
    constexpr uint32_t AR7_Pos = 7;
    constexpr uint32_t AR7_Msk = AR7::mask;

    /// Add Request for Transmit Buffer 8
    /// Position: 8, Width: 1
    using AR8 = BitField<8, 1>;
    constexpr uint32_t AR8_Pos = 8;
    constexpr uint32_t AR8_Msk = AR8::mask;

    /// Add Request for Transmit Buffer 9
    /// Position: 9, Width: 1
    using AR9 = BitField<9, 1>;
    constexpr uint32_t AR9_Pos = 9;
    constexpr uint32_t AR9_Msk = AR9::mask;

    /// Add Request for Transmit Buffer 10
    /// Position: 10, Width: 1
    using AR10 = BitField<10, 1>;
    constexpr uint32_t AR10_Pos = 10;
    constexpr uint32_t AR10_Msk = AR10::mask;

    /// Add Request for Transmit Buffer 11
    /// Position: 11, Width: 1
    using AR11 = BitField<11, 1>;
    constexpr uint32_t AR11_Pos = 11;
    constexpr uint32_t AR11_Msk = AR11::mask;

    /// Add Request for Transmit Buffer 12
    /// Position: 12, Width: 1
    using AR12 = BitField<12, 1>;
    constexpr uint32_t AR12_Pos = 12;
    constexpr uint32_t AR12_Msk = AR12::mask;

    /// Add Request for Transmit Buffer 13
    /// Position: 13, Width: 1
    using AR13 = BitField<13, 1>;
    constexpr uint32_t AR13_Pos = 13;
    constexpr uint32_t AR13_Msk = AR13::mask;

    /// Add Request for Transmit Buffer 14
    /// Position: 14, Width: 1
    using AR14 = BitField<14, 1>;
    constexpr uint32_t AR14_Pos = 14;
    constexpr uint32_t AR14_Msk = AR14::mask;

    /// Add Request for Transmit Buffer 15
    /// Position: 15, Width: 1
    using AR15 = BitField<15, 1>;
    constexpr uint32_t AR15_Pos = 15;
    constexpr uint32_t AR15_Msk = AR15::mask;

    /// Add Request for Transmit Buffer 16
    /// Position: 16, Width: 1
    using AR16 = BitField<16, 1>;
    constexpr uint32_t AR16_Pos = 16;
    constexpr uint32_t AR16_Msk = AR16::mask;

    /// Add Request for Transmit Buffer 17
    /// Position: 17, Width: 1
    using AR17 = BitField<17, 1>;
    constexpr uint32_t AR17_Pos = 17;
    constexpr uint32_t AR17_Msk = AR17::mask;

    /// Add Request for Transmit Buffer 18
    /// Position: 18, Width: 1
    using AR18 = BitField<18, 1>;
    constexpr uint32_t AR18_Pos = 18;
    constexpr uint32_t AR18_Msk = AR18::mask;

    /// Add Request for Transmit Buffer 19
    /// Position: 19, Width: 1
    using AR19 = BitField<19, 1>;
    constexpr uint32_t AR19_Pos = 19;
    constexpr uint32_t AR19_Msk = AR19::mask;

    /// Add Request for Transmit Buffer 20
    /// Position: 20, Width: 1
    using AR20 = BitField<20, 1>;
    constexpr uint32_t AR20_Pos = 20;
    constexpr uint32_t AR20_Msk = AR20::mask;

    /// Add Request for Transmit Buffer 21
    /// Position: 21, Width: 1
    using AR21 = BitField<21, 1>;
    constexpr uint32_t AR21_Pos = 21;
    constexpr uint32_t AR21_Msk = AR21::mask;

    /// Add Request for Transmit Buffer 22
    /// Position: 22, Width: 1
    using AR22 = BitField<22, 1>;
    constexpr uint32_t AR22_Pos = 22;
    constexpr uint32_t AR22_Msk = AR22::mask;

    /// Add Request for Transmit Buffer 23
    /// Position: 23, Width: 1
    using AR23 = BitField<23, 1>;
    constexpr uint32_t AR23_Pos = 23;
    constexpr uint32_t AR23_Msk = AR23::mask;

    /// Add Request for Transmit Buffer 24
    /// Position: 24, Width: 1
    using AR24 = BitField<24, 1>;
    constexpr uint32_t AR24_Pos = 24;
    constexpr uint32_t AR24_Msk = AR24::mask;

    /// Add Request for Transmit Buffer 25
    /// Position: 25, Width: 1
    using AR25 = BitField<25, 1>;
    constexpr uint32_t AR25_Pos = 25;
    constexpr uint32_t AR25_Msk = AR25::mask;

    /// Add Request for Transmit Buffer 26
    /// Position: 26, Width: 1
    using AR26 = BitField<26, 1>;
    constexpr uint32_t AR26_Pos = 26;
    constexpr uint32_t AR26_Msk = AR26::mask;

    /// Add Request for Transmit Buffer 27
    /// Position: 27, Width: 1
    using AR27 = BitField<27, 1>;
    constexpr uint32_t AR27_Pos = 27;
    constexpr uint32_t AR27_Msk = AR27::mask;

    /// Add Request for Transmit Buffer 28
    /// Position: 28, Width: 1
    using AR28 = BitField<28, 1>;
    constexpr uint32_t AR28_Pos = 28;
    constexpr uint32_t AR28_Msk = AR28::mask;

    /// Add Request for Transmit Buffer 29
    /// Position: 29, Width: 1
    using AR29 = BitField<29, 1>;
    constexpr uint32_t AR29_Pos = 29;
    constexpr uint32_t AR29_Msk = AR29::mask;

    /// Add Request for Transmit Buffer 30
    /// Position: 30, Width: 1
    using AR30 = BitField<30, 1>;
    constexpr uint32_t AR30_Pos = 30;
    constexpr uint32_t AR30_Msk = AR30::mask;

    /// Add Request for Transmit Buffer 31
    /// Position: 31, Width: 1
    using AR31 = BitField<31, 1>;
    constexpr uint32_t AR31_Pos = 31;
    constexpr uint32_t AR31_Msk = AR31::mask;

}  // namespace txbar

/// TXBCR - Transmit Buffer Cancellation Request Register
namespace txbcr {
    /// Cancellation Request for Transmit Buffer 0
    /// Position: 0, Width: 1
    using CR0 = BitField<0, 1>;
    constexpr uint32_t CR0_Pos = 0;
    constexpr uint32_t CR0_Msk = CR0::mask;

    /// Cancellation Request for Transmit Buffer 1
    /// Position: 1, Width: 1
    using CR1 = BitField<1, 1>;
    constexpr uint32_t CR1_Pos = 1;
    constexpr uint32_t CR1_Msk = CR1::mask;

    /// Cancellation Request for Transmit Buffer 2
    /// Position: 2, Width: 1
    using CR2 = BitField<2, 1>;
    constexpr uint32_t CR2_Pos = 2;
    constexpr uint32_t CR2_Msk = CR2::mask;

    /// Cancellation Request for Transmit Buffer 3
    /// Position: 3, Width: 1
    using CR3 = BitField<3, 1>;
    constexpr uint32_t CR3_Pos = 3;
    constexpr uint32_t CR3_Msk = CR3::mask;

    /// Cancellation Request for Transmit Buffer 4
    /// Position: 4, Width: 1
    using CR4 = BitField<4, 1>;
    constexpr uint32_t CR4_Pos = 4;
    constexpr uint32_t CR4_Msk = CR4::mask;

    /// Cancellation Request for Transmit Buffer 5
    /// Position: 5, Width: 1
    using CR5 = BitField<5, 1>;
    constexpr uint32_t CR5_Pos = 5;
    constexpr uint32_t CR5_Msk = CR5::mask;

    /// Cancellation Request for Transmit Buffer 6
    /// Position: 6, Width: 1
    using CR6 = BitField<6, 1>;
    constexpr uint32_t CR6_Pos = 6;
    constexpr uint32_t CR6_Msk = CR6::mask;

    /// Cancellation Request for Transmit Buffer 7
    /// Position: 7, Width: 1
    using CR7 = BitField<7, 1>;
    constexpr uint32_t CR7_Pos = 7;
    constexpr uint32_t CR7_Msk = CR7::mask;

    /// Cancellation Request for Transmit Buffer 8
    /// Position: 8, Width: 1
    using CR8 = BitField<8, 1>;
    constexpr uint32_t CR8_Pos = 8;
    constexpr uint32_t CR8_Msk = CR8::mask;

    /// Cancellation Request for Transmit Buffer 9
    /// Position: 9, Width: 1
    using CR9 = BitField<9, 1>;
    constexpr uint32_t CR9_Pos = 9;
    constexpr uint32_t CR9_Msk = CR9::mask;

    /// Cancellation Request for Transmit Buffer 10
    /// Position: 10, Width: 1
    using CR10 = BitField<10, 1>;
    constexpr uint32_t CR10_Pos = 10;
    constexpr uint32_t CR10_Msk = CR10::mask;

    /// Cancellation Request for Transmit Buffer 11
    /// Position: 11, Width: 1
    using CR11 = BitField<11, 1>;
    constexpr uint32_t CR11_Pos = 11;
    constexpr uint32_t CR11_Msk = CR11::mask;

    /// Cancellation Request for Transmit Buffer 12
    /// Position: 12, Width: 1
    using CR12 = BitField<12, 1>;
    constexpr uint32_t CR12_Pos = 12;
    constexpr uint32_t CR12_Msk = CR12::mask;

    /// Cancellation Request for Transmit Buffer 13
    /// Position: 13, Width: 1
    using CR13 = BitField<13, 1>;
    constexpr uint32_t CR13_Pos = 13;
    constexpr uint32_t CR13_Msk = CR13::mask;

    /// Cancellation Request for Transmit Buffer 14
    /// Position: 14, Width: 1
    using CR14 = BitField<14, 1>;
    constexpr uint32_t CR14_Pos = 14;
    constexpr uint32_t CR14_Msk = CR14::mask;

    /// Cancellation Request for Transmit Buffer 15
    /// Position: 15, Width: 1
    using CR15 = BitField<15, 1>;
    constexpr uint32_t CR15_Pos = 15;
    constexpr uint32_t CR15_Msk = CR15::mask;

    /// Cancellation Request for Transmit Buffer 16
    /// Position: 16, Width: 1
    using CR16 = BitField<16, 1>;
    constexpr uint32_t CR16_Pos = 16;
    constexpr uint32_t CR16_Msk = CR16::mask;

    /// Cancellation Request for Transmit Buffer 17
    /// Position: 17, Width: 1
    using CR17 = BitField<17, 1>;
    constexpr uint32_t CR17_Pos = 17;
    constexpr uint32_t CR17_Msk = CR17::mask;

    /// Cancellation Request for Transmit Buffer 18
    /// Position: 18, Width: 1
    using CR18 = BitField<18, 1>;
    constexpr uint32_t CR18_Pos = 18;
    constexpr uint32_t CR18_Msk = CR18::mask;

    /// Cancellation Request for Transmit Buffer 19
    /// Position: 19, Width: 1
    using CR19 = BitField<19, 1>;
    constexpr uint32_t CR19_Pos = 19;
    constexpr uint32_t CR19_Msk = CR19::mask;

    /// Cancellation Request for Transmit Buffer 20
    /// Position: 20, Width: 1
    using CR20 = BitField<20, 1>;
    constexpr uint32_t CR20_Pos = 20;
    constexpr uint32_t CR20_Msk = CR20::mask;

    /// Cancellation Request for Transmit Buffer 21
    /// Position: 21, Width: 1
    using CR21 = BitField<21, 1>;
    constexpr uint32_t CR21_Pos = 21;
    constexpr uint32_t CR21_Msk = CR21::mask;

    /// Cancellation Request for Transmit Buffer 22
    /// Position: 22, Width: 1
    using CR22 = BitField<22, 1>;
    constexpr uint32_t CR22_Pos = 22;
    constexpr uint32_t CR22_Msk = CR22::mask;

    /// Cancellation Request for Transmit Buffer 23
    /// Position: 23, Width: 1
    using CR23 = BitField<23, 1>;
    constexpr uint32_t CR23_Pos = 23;
    constexpr uint32_t CR23_Msk = CR23::mask;

    /// Cancellation Request for Transmit Buffer 24
    /// Position: 24, Width: 1
    using CR24 = BitField<24, 1>;
    constexpr uint32_t CR24_Pos = 24;
    constexpr uint32_t CR24_Msk = CR24::mask;

    /// Cancellation Request for Transmit Buffer 25
    /// Position: 25, Width: 1
    using CR25 = BitField<25, 1>;
    constexpr uint32_t CR25_Pos = 25;
    constexpr uint32_t CR25_Msk = CR25::mask;

    /// Cancellation Request for Transmit Buffer 26
    /// Position: 26, Width: 1
    using CR26 = BitField<26, 1>;
    constexpr uint32_t CR26_Pos = 26;
    constexpr uint32_t CR26_Msk = CR26::mask;

    /// Cancellation Request for Transmit Buffer 27
    /// Position: 27, Width: 1
    using CR27 = BitField<27, 1>;
    constexpr uint32_t CR27_Pos = 27;
    constexpr uint32_t CR27_Msk = CR27::mask;

    /// Cancellation Request for Transmit Buffer 28
    /// Position: 28, Width: 1
    using CR28 = BitField<28, 1>;
    constexpr uint32_t CR28_Pos = 28;
    constexpr uint32_t CR28_Msk = CR28::mask;

    /// Cancellation Request for Transmit Buffer 29
    /// Position: 29, Width: 1
    using CR29 = BitField<29, 1>;
    constexpr uint32_t CR29_Pos = 29;
    constexpr uint32_t CR29_Msk = CR29::mask;

    /// Cancellation Request for Transmit Buffer 30
    /// Position: 30, Width: 1
    using CR30 = BitField<30, 1>;
    constexpr uint32_t CR30_Pos = 30;
    constexpr uint32_t CR30_Msk = CR30::mask;

    /// Cancellation Request for Transmit Buffer 31
    /// Position: 31, Width: 1
    using CR31 = BitField<31, 1>;
    constexpr uint32_t CR31_Pos = 31;
    constexpr uint32_t CR31_Msk = CR31::mask;

}  // namespace txbcr

/// TXBTO - Transmit Buffer Transmission Occurred Register
namespace txbto {
    /// Transmission Occurred for Buffer 0
    /// Position: 0, Width: 1
    using TO0 = BitField<0, 1>;
    constexpr uint32_t TO0_Pos = 0;
    constexpr uint32_t TO0_Msk = TO0::mask;

    /// Transmission Occurred for Buffer 1
    /// Position: 1, Width: 1
    using TO1 = BitField<1, 1>;
    constexpr uint32_t TO1_Pos = 1;
    constexpr uint32_t TO1_Msk = TO1::mask;

    /// Transmission Occurred for Buffer 2
    /// Position: 2, Width: 1
    using TO2 = BitField<2, 1>;
    constexpr uint32_t TO2_Pos = 2;
    constexpr uint32_t TO2_Msk = TO2::mask;

    /// Transmission Occurred for Buffer 3
    /// Position: 3, Width: 1
    using TO3 = BitField<3, 1>;
    constexpr uint32_t TO3_Pos = 3;
    constexpr uint32_t TO3_Msk = TO3::mask;

    /// Transmission Occurred for Buffer 4
    /// Position: 4, Width: 1
    using TO4 = BitField<4, 1>;
    constexpr uint32_t TO4_Pos = 4;
    constexpr uint32_t TO4_Msk = TO4::mask;

    /// Transmission Occurred for Buffer 5
    /// Position: 5, Width: 1
    using TO5 = BitField<5, 1>;
    constexpr uint32_t TO5_Pos = 5;
    constexpr uint32_t TO5_Msk = TO5::mask;

    /// Transmission Occurred for Buffer 6
    /// Position: 6, Width: 1
    using TO6 = BitField<6, 1>;
    constexpr uint32_t TO6_Pos = 6;
    constexpr uint32_t TO6_Msk = TO6::mask;

    /// Transmission Occurred for Buffer 7
    /// Position: 7, Width: 1
    using TO7 = BitField<7, 1>;
    constexpr uint32_t TO7_Pos = 7;
    constexpr uint32_t TO7_Msk = TO7::mask;

    /// Transmission Occurred for Buffer 8
    /// Position: 8, Width: 1
    using TO8 = BitField<8, 1>;
    constexpr uint32_t TO8_Pos = 8;
    constexpr uint32_t TO8_Msk = TO8::mask;

    /// Transmission Occurred for Buffer 9
    /// Position: 9, Width: 1
    using TO9 = BitField<9, 1>;
    constexpr uint32_t TO9_Pos = 9;
    constexpr uint32_t TO9_Msk = TO9::mask;

    /// Transmission Occurred for Buffer 10
    /// Position: 10, Width: 1
    using TO10 = BitField<10, 1>;
    constexpr uint32_t TO10_Pos = 10;
    constexpr uint32_t TO10_Msk = TO10::mask;

    /// Transmission Occurred for Buffer 11
    /// Position: 11, Width: 1
    using TO11 = BitField<11, 1>;
    constexpr uint32_t TO11_Pos = 11;
    constexpr uint32_t TO11_Msk = TO11::mask;

    /// Transmission Occurred for Buffer 12
    /// Position: 12, Width: 1
    using TO12 = BitField<12, 1>;
    constexpr uint32_t TO12_Pos = 12;
    constexpr uint32_t TO12_Msk = TO12::mask;

    /// Transmission Occurred for Buffer 13
    /// Position: 13, Width: 1
    using TO13 = BitField<13, 1>;
    constexpr uint32_t TO13_Pos = 13;
    constexpr uint32_t TO13_Msk = TO13::mask;

    /// Transmission Occurred for Buffer 14
    /// Position: 14, Width: 1
    using TO14 = BitField<14, 1>;
    constexpr uint32_t TO14_Pos = 14;
    constexpr uint32_t TO14_Msk = TO14::mask;

    /// Transmission Occurred for Buffer 15
    /// Position: 15, Width: 1
    using TO15 = BitField<15, 1>;
    constexpr uint32_t TO15_Pos = 15;
    constexpr uint32_t TO15_Msk = TO15::mask;

    /// Transmission Occurred for Buffer 16
    /// Position: 16, Width: 1
    using TO16 = BitField<16, 1>;
    constexpr uint32_t TO16_Pos = 16;
    constexpr uint32_t TO16_Msk = TO16::mask;

    /// Transmission Occurred for Buffer 17
    /// Position: 17, Width: 1
    using TO17 = BitField<17, 1>;
    constexpr uint32_t TO17_Pos = 17;
    constexpr uint32_t TO17_Msk = TO17::mask;

    /// Transmission Occurred for Buffer 18
    /// Position: 18, Width: 1
    using TO18 = BitField<18, 1>;
    constexpr uint32_t TO18_Pos = 18;
    constexpr uint32_t TO18_Msk = TO18::mask;

    /// Transmission Occurred for Buffer 19
    /// Position: 19, Width: 1
    using TO19 = BitField<19, 1>;
    constexpr uint32_t TO19_Pos = 19;
    constexpr uint32_t TO19_Msk = TO19::mask;

    /// Transmission Occurred for Buffer 20
    /// Position: 20, Width: 1
    using TO20 = BitField<20, 1>;
    constexpr uint32_t TO20_Pos = 20;
    constexpr uint32_t TO20_Msk = TO20::mask;

    /// Transmission Occurred for Buffer 21
    /// Position: 21, Width: 1
    using TO21 = BitField<21, 1>;
    constexpr uint32_t TO21_Pos = 21;
    constexpr uint32_t TO21_Msk = TO21::mask;

    /// Transmission Occurred for Buffer 22
    /// Position: 22, Width: 1
    using TO22 = BitField<22, 1>;
    constexpr uint32_t TO22_Pos = 22;
    constexpr uint32_t TO22_Msk = TO22::mask;

    /// Transmission Occurred for Buffer 23
    /// Position: 23, Width: 1
    using TO23 = BitField<23, 1>;
    constexpr uint32_t TO23_Pos = 23;
    constexpr uint32_t TO23_Msk = TO23::mask;

    /// Transmission Occurred for Buffer 24
    /// Position: 24, Width: 1
    using TO24 = BitField<24, 1>;
    constexpr uint32_t TO24_Pos = 24;
    constexpr uint32_t TO24_Msk = TO24::mask;

    /// Transmission Occurred for Buffer 25
    /// Position: 25, Width: 1
    using TO25 = BitField<25, 1>;
    constexpr uint32_t TO25_Pos = 25;
    constexpr uint32_t TO25_Msk = TO25::mask;

    /// Transmission Occurred for Buffer 26
    /// Position: 26, Width: 1
    using TO26 = BitField<26, 1>;
    constexpr uint32_t TO26_Pos = 26;
    constexpr uint32_t TO26_Msk = TO26::mask;

    /// Transmission Occurred for Buffer 27
    /// Position: 27, Width: 1
    using TO27 = BitField<27, 1>;
    constexpr uint32_t TO27_Pos = 27;
    constexpr uint32_t TO27_Msk = TO27::mask;

    /// Transmission Occurred for Buffer 28
    /// Position: 28, Width: 1
    using TO28 = BitField<28, 1>;
    constexpr uint32_t TO28_Pos = 28;
    constexpr uint32_t TO28_Msk = TO28::mask;

    /// Transmission Occurred for Buffer 29
    /// Position: 29, Width: 1
    using TO29 = BitField<29, 1>;
    constexpr uint32_t TO29_Pos = 29;
    constexpr uint32_t TO29_Msk = TO29::mask;

    /// Transmission Occurred for Buffer 30
    /// Position: 30, Width: 1
    using TO30 = BitField<30, 1>;
    constexpr uint32_t TO30_Pos = 30;
    constexpr uint32_t TO30_Msk = TO30::mask;

    /// Transmission Occurred for Buffer 31
    /// Position: 31, Width: 1
    using TO31 = BitField<31, 1>;
    constexpr uint32_t TO31_Pos = 31;
    constexpr uint32_t TO31_Msk = TO31::mask;

}  // namespace txbto

/// TXBCF - Transmit Buffer Cancellation Finished Register
namespace txbcf {
    /// Cancellation Finished for Transmit Buffer 0
    /// Position: 0, Width: 1
    using CF0 = BitField<0, 1>;
    constexpr uint32_t CF0_Pos = 0;
    constexpr uint32_t CF0_Msk = CF0::mask;

    /// Cancellation Finished for Transmit Buffer 1
    /// Position: 1, Width: 1
    using CF1 = BitField<1, 1>;
    constexpr uint32_t CF1_Pos = 1;
    constexpr uint32_t CF1_Msk = CF1::mask;

    /// Cancellation Finished for Transmit Buffer 2
    /// Position: 2, Width: 1
    using CF2 = BitField<2, 1>;
    constexpr uint32_t CF2_Pos = 2;
    constexpr uint32_t CF2_Msk = CF2::mask;

    /// Cancellation Finished for Transmit Buffer 3
    /// Position: 3, Width: 1
    using CF3 = BitField<3, 1>;
    constexpr uint32_t CF3_Pos = 3;
    constexpr uint32_t CF3_Msk = CF3::mask;

    /// Cancellation Finished for Transmit Buffer 4
    /// Position: 4, Width: 1
    using CF4 = BitField<4, 1>;
    constexpr uint32_t CF4_Pos = 4;
    constexpr uint32_t CF4_Msk = CF4::mask;

    /// Cancellation Finished for Transmit Buffer 5
    /// Position: 5, Width: 1
    using CF5 = BitField<5, 1>;
    constexpr uint32_t CF5_Pos = 5;
    constexpr uint32_t CF5_Msk = CF5::mask;

    /// Cancellation Finished for Transmit Buffer 6
    /// Position: 6, Width: 1
    using CF6 = BitField<6, 1>;
    constexpr uint32_t CF6_Pos = 6;
    constexpr uint32_t CF6_Msk = CF6::mask;

    /// Cancellation Finished for Transmit Buffer 7
    /// Position: 7, Width: 1
    using CF7 = BitField<7, 1>;
    constexpr uint32_t CF7_Pos = 7;
    constexpr uint32_t CF7_Msk = CF7::mask;

    /// Cancellation Finished for Transmit Buffer 8
    /// Position: 8, Width: 1
    using CF8 = BitField<8, 1>;
    constexpr uint32_t CF8_Pos = 8;
    constexpr uint32_t CF8_Msk = CF8::mask;

    /// Cancellation Finished for Transmit Buffer 9
    /// Position: 9, Width: 1
    using CF9 = BitField<9, 1>;
    constexpr uint32_t CF9_Pos = 9;
    constexpr uint32_t CF9_Msk = CF9::mask;

    /// Cancellation Finished for Transmit Buffer 10
    /// Position: 10, Width: 1
    using CF10 = BitField<10, 1>;
    constexpr uint32_t CF10_Pos = 10;
    constexpr uint32_t CF10_Msk = CF10::mask;

    /// Cancellation Finished for Transmit Buffer 11
    /// Position: 11, Width: 1
    using CF11 = BitField<11, 1>;
    constexpr uint32_t CF11_Pos = 11;
    constexpr uint32_t CF11_Msk = CF11::mask;

    /// Cancellation Finished for Transmit Buffer 12
    /// Position: 12, Width: 1
    using CF12 = BitField<12, 1>;
    constexpr uint32_t CF12_Pos = 12;
    constexpr uint32_t CF12_Msk = CF12::mask;

    /// Cancellation Finished for Transmit Buffer 13
    /// Position: 13, Width: 1
    using CF13 = BitField<13, 1>;
    constexpr uint32_t CF13_Pos = 13;
    constexpr uint32_t CF13_Msk = CF13::mask;

    /// Cancellation Finished for Transmit Buffer 14
    /// Position: 14, Width: 1
    using CF14 = BitField<14, 1>;
    constexpr uint32_t CF14_Pos = 14;
    constexpr uint32_t CF14_Msk = CF14::mask;

    /// Cancellation Finished for Transmit Buffer 15
    /// Position: 15, Width: 1
    using CF15 = BitField<15, 1>;
    constexpr uint32_t CF15_Pos = 15;
    constexpr uint32_t CF15_Msk = CF15::mask;

    /// Cancellation Finished for Transmit Buffer 16
    /// Position: 16, Width: 1
    using CF16 = BitField<16, 1>;
    constexpr uint32_t CF16_Pos = 16;
    constexpr uint32_t CF16_Msk = CF16::mask;

    /// Cancellation Finished for Transmit Buffer 17
    /// Position: 17, Width: 1
    using CF17 = BitField<17, 1>;
    constexpr uint32_t CF17_Pos = 17;
    constexpr uint32_t CF17_Msk = CF17::mask;

    /// Cancellation Finished for Transmit Buffer 18
    /// Position: 18, Width: 1
    using CF18 = BitField<18, 1>;
    constexpr uint32_t CF18_Pos = 18;
    constexpr uint32_t CF18_Msk = CF18::mask;

    /// Cancellation Finished for Transmit Buffer 19
    /// Position: 19, Width: 1
    using CF19 = BitField<19, 1>;
    constexpr uint32_t CF19_Pos = 19;
    constexpr uint32_t CF19_Msk = CF19::mask;

    /// Cancellation Finished for Transmit Buffer 20
    /// Position: 20, Width: 1
    using CF20 = BitField<20, 1>;
    constexpr uint32_t CF20_Pos = 20;
    constexpr uint32_t CF20_Msk = CF20::mask;

    /// Cancellation Finished for Transmit Buffer 21
    /// Position: 21, Width: 1
    using CF21 = BitField<21, 1>;
    constexpr uint32_t CF21_Pos = 21;
    constexpr uint32_t CF21_Msk = CF21::mask;

    /// Cancellation Finished for Transmit Buffer 22
    /// Position: 22, Width: 1
    using CF22 = BitField<22, 1>;
    constexpr uint32_t CF22_Pos = 22;
    constexpr uint32_t CF22_Msk = CF22::mask;

    /// Cancellation Finished for Transmit Buffer 23
    /// Position: 23, Width: 1
    using CF23 = BitField<23, 1>;
    constexpr uint32_t CF23_Pos = 23;
    constexpr uint32_t CF23_Msk = CF23::mask;

    /// Cancellation Finished for Transmit Buffer 24
    /// Position: 24, Width: 1
    using CF24 = BitField<24, 1>;
    constexpr uint32_t CF24_Pos = 24;
    constexpr uint32_t CF24_Msk = CF24::mask;

    /// Cancellation Finished for Transmit Buffer 25
    /// Position: 25, Width: 1
    using CF25 = BitField<25, 1>;
    constexpr uint32_t CF25_Pos = 25;
    constexpr uint32_t CF25_Msk = CF25::mask;

    /// Cancellation Finished for Transmit Buffer 26
    /// Position: 26, Width: 1
    using CF26 = BitField<26, 1>;
    constexpr uint32_t CF26_Pos = 26;
    constexpr uint32_t CF26_Msk = CF26::mask;

    /// Cancellation Finished for Transmit Buffer 27
    /// Position: 27, Width: 1
    using CF27 = BitField<27, 1>;
    constexpr uint32_t CF27_Pos = 27;
    constexpr uint32_t CF27_Msk = CF27::mask;

    /// Cancellation Finished for Transmit Buffer 28
    /// Position: 28, Width: 1
    using CF28 = BitField<28, 1>;
    constexpr uint32_t CF28_Pos = 28;
    constexpr uint32_t CF28_Msk = CF28::mask;

    /// Cancellation Finished for Transmit Buffer 29
    /// Position: 29, Width: 1
    using CF29 = BitField<29, 1>;
    constexpr uint32_t CF29_Pos = 29;
    constexpr uint32_t CF29_Msk = CF29::mask;

    /// Cancellation Finished for Transmit Buffer 30
    /// Position: 30, Width: 1
    using CF30 = BitField<30, 1>;
    constexpr uint32_t CF30_Pos = 30;
    constexpr uint32_t CF30_Msk = CF30::mask;

    /// Cancellation Finished for Transmit Buffer 31
    /// Position: 31, Width: 1
    using CF31 = BitField<31, 1>;
    constexpr uint32_t CF31_Pos = 31;
    constexpr uint32_t CF31_Msk = CF31::mask;

}  // namespace txbcf

/// TXBTIE - Transmit Buffer Transmission Interrupt Enable Register
namespace txbtie {
    /// Transmission Interrupt Enable for Buffer 0
    /// Position: 0, Width: 1
    using TIE0 = BitField<0, 1>;
    constexpr uint32_t TIE0_Pos = 0;
    constexpr uint32_t TIE0_Msk = TIE0::mask;

    /// Transmission Interrupt Enable for Buffer 1
    /// Position: 1, Width: 1
    using TIE1 = BitField<1, 1>;
    constexpr uint32_t TIE1_Pos = 1;
    constexpr uint32_t TIE1_Msk = TIE1::mask;

    /// Transmission Interrupt Enable for Buffer 2
    /// Position: 2, Width: 1
    using TIE2 = BitField<2, 1>;
    constexpr uint32_t TIE2_Pos = 2;
    constexpr uint32_t TIE2_Msk = TIE2::mask;

    /// Transmission Interrupt Enable for Buffer 3
    /// Position: 3, Width: 1
    using TIE3 = BitField<3, 1>;
    constexpr uint32_t TIE3_Pos = 3;
    constexpr uint32_t TIE3_Msk = TIE3::mask;

    /// Transmission Interrupt Enable for Buffer 4
    /// Position: 4, Width: 1
    using TIE4 = BitField<4, 1>;
    constexpr uint32_t TIE4_Pos = 4;
    constexpr uint32_t TIE4_Msk = TIE4::mask;

    /// Transmission Interrupt Enable for Buffer 5
    /// Position: 5, Width: 1
    using TIE5 = BitField<5, 1>;
    constexpr uint32_t TIE5_Pos = 5;
    constexpr uint32_t TIE5_Msk = TIE5::mask;

    /// Transmission Interrupt Enable for Buffer 6
    /// Position: 6, Width: 1
    using TIE6 = BitField<6, 1>;
    constexpr uint32_t TIE6_Pos = 6;
    constexpr uint32_t TIE6_Msk = TIE6::mask;

    /// Transmission Interrupt Enable for Buffer 7
    /// Position: 7, Width: 1
    using TIE7 = BitField<7, 1>;
    constexpr uint32_t TIE7_Pos = 7;
    constexpr uint32_t TIE7_Msk = TIE7::mask;

    /// Transmission Interrupt Enable for Buffer 8
    /// Position: 8, Width: 1
    using TIE8 = BitField<8, 1>;
    constexpr uint32_t TIE8_Pos = 8;
    constexpr uint32_t TIE8_Msk = TIE8::mask;

    /// Transmission Interrupt Enable for Buffer 9
    /// Position: 9, Width: 1
    using TIE9 = BitField<9, 1>;
    constexpr uint32_t TIE9_Pos = 9;
    constexpr uint32_t TIE9_Msk = TIE9::mask;

    /// Transmission Interrupt Enable for Buffer 10
    /// Position: 10, Width: 1
    using TIE10 = BitField<10, 1>;
    constexpr uint32_t TIE10_Pos = 10;
    constexpr uint32_t TIE10_Msk = TIE10::mask;

    /// Transmission Interrupt Enable for Buffer 11
    /// Position: 11, Width: 1
    using TIE11 = BitField<11, 1>;
    constexpr uint32_t TIE11_Pos = 11;
    constexpr uint32_t TIE11_Msk = TIE11::mask;

    /// Transmission Interrupt Enable for Buffer 12
    /// Position: 12, Width: 1
    using TIE12 = BitField<12, 1>;
    constexpr uint32_t TIE12_Pos = 12;
    constexpr uint32_t TIE12_Msk = TIE12::mask;

    /// Transmission Interrupt Enable for Buffer 13
    /// Position: 13, Width: 1
    using TIE13 = BitField<13, 1>;
    constexpr uint32_t TIE13_Pos = 13;
    constexpr uint32_t TIE13_Msk = TIE13::mask;

    /// Transmission Interrupt Enable for Buffer 14
    /// Position: 14, Width: 1
    using TIE14 = BitField<14, 1>;
    constexpr uint32_t TIE14_Pos = 14;
    constexpr uint32_t TIE14_Msk = TIE14::mask;

    /// Transmission Interrupt Enable for Buffer 15
    /// Position: 15, Width: 1
    using TIE15 = BitField<15, 1>;
    constexpr uint32_t TIE15_Pos = 15;
    constexpr uint32_t TIE15_Msk = TIE15::mask;

    /// Transmission Interrupt Enable for Buffer 16
    /// Position: 16, Width: 1
    using TIE16 = BitField<16, 1>;
    constexpr uint32_t TIE16_Pos = 16;
    constexpr uint32_t TIE16_Msk = TIE16::mask;

    /// Transmission Interrupt Enable for Buffer 17
    /// Position: 17, Width: 1
    using TIE17 = BitField<17, 1>;
    constexpr uint32_t TIE17_Pos = 17;
    constexpr uint32_t TIE17_Msk = TIE17::mask;

    /// Transmission Interrupt Enable for Buffer 18
    /// Position: 18, Width: 1
    using TIE18 = BitField<18, 1>;
    constexpr uint32_t TIE18_Pos = 18;
    constexpr uint32_t TIE18_Msk = TIE18::mask;

    /// Transmission Interrupt Enable for Buffer 19
    /// Position: 19, Width: 1
    using TIE19 = BitField<19, 1>;
    constexpr uint32_t TIE19_Pos = 19;
    constexpr uint32_t TIE19_Msk = TIE19::mask;

    /// Transmission Interrupt Enable for Buffer 20
    /// Position: 20, Width: 1
    using TIE20 = BitField<20, 1>;
    constexpr uint32_t TIE20_Pos = 20;
    constexpr uint32_t TIE20_Msk = TIE20::mask;

    /// Transmission Interrupt Enable for Buffer 21
    /// Position: 21, Width: 1
    using TIE21 = BitField<21, 1>;
    constexpr uint32_t TIE21_Pos = 21;
    constexpr uint32_t TIE21_Msk = TIE21::mask;

    /// Transmission Interrupt Enable for Buffer 22
    /// Position: 22, Width: 1
    using TIE22 = BitField<22, 1>;
    constexpr uint32_t TIE22_Pos = 22;
    constexpr uint32_t TIE22_Msk = TIE22::mask;

    /// Transmission Interrupt Enable for Buffer 23
    /// Position: 23, Width: 1
    using TIE23 = BitField<23, 1>;
    constexpr uint32_t TIE23_Pos = 23;
    constexpr uint32_t TIE23_Msk = TIE23::mask;

    /// Transmission Interrupt Enable for Buffer 24
    /// Position: 24, Width: 1
    using TIE24 = BitField<24, 1>;
    constexpr uint32_t TIE24_Pos = 24;
    constexpr uint32_t TIE24_Msk = TIE24::mask;

    /// Transmission Interrupt Enable for Buffer 25
    /// Position: 25, Width: 1
    using TIE25 = BitField<25, 1>;
    constexpr uint32_t TIE25_Pos = 25;
    constexpr uint32_t TIE25_Msk = TIE25::mask;

    /// Transmission Interrupt Enable for Buffer 26
    /// Position: 26, Width: 1
    using TIE26 = BitField<26, 1>;
    constexpr uint32_t TIE26_Pos = 26;
    constexpr uint32_t TIE26_Msk = TIE26::mask;

    /// Transmission Interrupt Enable for Buffer 27
    /// Position: 27, Width: 1
    using TIE27 = BitField<27, 1>;
    constexpr uint32_t TIE27_Pos = 27;
    constexpr uint32_t TIE27_Msk = TIE27::mask;

    /// Transmission Interrupt Enable for Buffer 28
    /// Position: 28, Width: 1
    using TIE28 = BitField<28, 1>;
    constexpr uint32_t TIE28_Pos = 28;
    constexpr uint32_t TIE28_Msk = TIE28::mask;

    /// Transmission Interrupt Enable for Buffer 29
    /// Position: 29, Width: 1
    using TIE29 = BitField<29, 1>;
    constexpr uint32_t TIE29_Pos = 29;
    constexpr uint32_t TIE29_Msk = TIE29::mask;

    /// Transmission Interrupt Enable for Buffer 30
    /// Position: 30, Width: 1
    using TIE30 = BitField<30, 1>;
    constexpr uint32_t TIE30_Pos = 30;
    constexpr uint32_t TIE30_Msk = TIE30::mask;

    /// Transmission Interrupt Enable for Buffer 31
    /// Position: 31, Width: 1
    using TIE31 = BitField<31, 1>;
    constexpr uint32_t TIE31_Pos = 31;
    constexpr uint32_t TIE31_Msk = TIE31::mask;

}  // namespace txbtie

/// TXBCIE - Transmit Buffer Cancellation Finished Interrupt Enable Register
namespace txbcie {
    /// Cancellation Finished Interrupt Enable for Transmit Buffer 0
    /// Position: 0, Width: 1
    using CFIE0 = BitField<0, 1>;
    constexpr uint32_t CFIE0_Pos = 0;
    constexpr uint32_t CFIE0_Msk = CFIE0::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 1
    /// Position: 1, Width: 1
    using CFIE1 = BitField<1, 1>;
    constexpr uint32_t CFIE1_Pos = 1;
    constexpr uint32_t CFIE1_Msk = CFIE1::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 2
    /// Position: 2, Width: 1
    using CFIE2 = BitField<2, 1>;
    constexpr uint32_t CFIE2_Pos = 2;
    constexpr uint32_t CFIE2_Msk = CFIE2::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 3
    /// Position: 3, Width: 1
    using CFIE3 = BitField<3, 1>;
    constexpr uint32_t CFIE3_Pos = 3;
    constexpr uint32_t CFIE3_Msk = CFIE3::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 4
    /// Position: 4, Width: 1
    using CFIE4 = BitField<4, 1>;
    constexpr uint32_t CFIE4_Pos = 4;
    constexpr uint32_t CFIE4_Msk = CFIE4::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 5
    /// Position: 5, Width: 1
    using CFIE5 = BitField<5, 1>;
    constexpr uint32_t CFIE5_Pos = 5;
    constexpr uint32_t CFIE5_Msk = CFIE5::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 6
    /// Position: 6, Width: 1
    using CFIE6 = BitField<6, 1>;
    constexpr uint32_t CFIE6_Pos = 6;
    constexpr uint32_t CFIE6_Msk = CFIE6::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 7
    /// Position: 7, Width: 1
    using CFIE7 = BitField<7, 1>;
    constexpr uint32_t CFIE7_Pos = 7;
    constexpr uint32_t CFIE7_Msk = CFIE7::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 8
    /// Position: 8, Width: 1
    using CFIE8 = BitField<8, 1>;
    constexpr uint32_t CFIE8_Pos = 8;
    constexpr uint32_t CFIE8_Msk = CFIE8::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 9
    /// Position: 9, Width: 1
    using CFIE9 = BitField<9, 1>;
    constexpr uint32_t CFIE9_Pos = 9;
    constexpr uint32_t CFIE9_Msk = CFIE9::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 10
    /// Position: 10, Width: 1
    using CFIE10 = BitField<10, 1>;
    constexpr uint32_t CFIE10_Pos = 10;
    constexpr uint32_t CFIE10_Msk = CFIE10::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 11
    /// Position: 11, Width: 1
    using CFIE11 = BitField<11, 1>;
    constexpr uint32_t CFIE11_Pos = 11;
    constexpr uint32_t CFIE11_Msk = CFIE11::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 12
    /// Position: 12, Width: 1
    using CFIE12 = BitField<12, 1>;
    constexpr uint32_t CFIE12_Pos = 12;
    constexpr uint32_t CFIE12_Msk = CFIE12::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 13
    /// Position: 13, Width: 1
    using CFIE13 = BitField<13, 1>;
    constexpr uint32_t CFIE13_Pos = 13;
    constexpr uint32_t CFIE13_Msk = CFIE13::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 14
    /// Position: 14, Width: 1
    using CFIE14 = BitField<14, 1>;
    constexpr uint32_t CFIE14_Pos = 14;
    constexpr uint32_t CFIE14_Msk = CFIE14::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 15
    /// Position: 15, Width: 1
    using CFIE15 = BitField<15, 1>;
    constexpr uint32_t CFIE15_Pos = 15;
    constexpr uint32_t CFIE15_Msk = CFIE15::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 16
    /// Position: 16, Width: 1
    using CFIE16 = BitField<16, 1>;
    constexpr uint32_t CFIE16_Pos = 16;
    constexpr uint32_t CFIE16_Msk = CFIE16::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 17
    /// Position: 17, Width: 1
    using CFIE17 = BitField<17, 1>;
    constexpr uint32_t CFIE17_Pos = 17;
    constexpr uint32_t CFIE17_Msk = CFIE17::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 18
    /// Position: 18, Width: 1
    using CFIE18 = BitField<18, 1>;
    constexpr uint32_t CFIE18_Pos = 18;
    constexpr uint32_t CFIE18_Msk = CFIE18::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 19
    /// Position: 19, Width: 1
    using CFIE19 = BitField<19, 1>;
    constexpr uint32_t CFIE19_Pos = 19;
    constexpr uint32_t CFIE19_Msk = CFIE19::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 20
    /// Position: 20, Width: 1
    using CFIE20 = BitField<20, 1>;
    constexpr uint32_t CFIE20_Pos = 20;
    constexpr uint32_t CFIE20_Msk = CFIE20::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 21
    /// Position: 21, Width: 1
    using CFIE21 = BitField<21, 1>;
    constexpr uint32_t CFIE21_Pos = 21;
    constexpr uint32_t CFIE21_Msk = CFIE21::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 22
    /// Position: 22, Width: 1
    using CFIE22 = BitField<22, 1>;
    constexpr uint32_t CFIE22_Pos = 22;
    constexpr uint32_t CFIE22_Msk = CFIE22::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 23
    /// Position: 23, Width: 1
    using CFIE23 = BitField<23, 1>;
    constexpr uint32_t CFIE23_Pos = 23;
    constexpr uint32_t CFIE23_Msk = CFIE23::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 24
    /// Position: 24, Width: 1
    using CFIE24 = BitField<24, 1>;
    constexpr uint32_t CFIE24_Pos = 24;
    constexpr uint32_t CFIE24_Msk = CFIE24::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 25
    /// Position: 25, Width: 1
    using CFIE25 = BitField<25, 1>;
    constexpr uint32_t CFIE25_Pos = 25;
    constexpr uint32_t CFIE25_Msk = CFIE25::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 26
    /// Position: 26, Width: 1
    using CFIE26 = BitField<26, 1>;
    constexpr uint32_t CFIE26_Pos = 26;
    constexpr uint32_t CFIE26_Msk = CFIE26::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 27
    /// Position: 27, Width: 1
    using CFIE27 = BitField<27, 1>;
    constexpr uint32_t CFIE27_Pos = 27;
    constexpr uint32_t CFIE27_Msk = CFIE27::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 28
    /// Position: 28, Width: 1
    using CFIE28 = BitField<28, 1>;
    constexpr uint32_t CFIE28_Pos = 28;
    constexpr uint32_t CFIE28_Msk = CFIE28::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 29
    /// Position: 29, Width: 1
    using CFIE29 = BitField<29, 1>;
    constexpr uint32_t CFIE29_Pos = 29;
    constexpr uint32_t CFIE29_Msk = CFIE29::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 30
    /// Position: 30, Width: 1
    using CFIE30 = BitField<30, 1>;
    constexpr uint32_t CFIE30_Pos = 30;
    constexpr uint32_t CFIE30_Msk = CFIE30::mask;

    /// Cancellation Finished Interrupt Enable for Transmit Buffer 31
    /// Position: 31, Width: 1
    using CFIE31 = BitField<31, 1>;
    constexpr uint32_t CFIE31_Pos = 31;
    constexpr uint32_t CFIE31_Msk = CFIE31::mask;

}  // namespace txbcie

/// TXEFC - Transmit Event FIFO Configuration Register
namespace txefc {
    /// Event FIFO Start Address
    /// Position: 2, Width: 14
    using EFSA = BitField<2, 14>;
    constexpr uint32_t EFSA_Pos = 2;
    constexpr uint32_t EFSA_Msk = EFSA::mask;

    /// Event FIFO Size
    /// Position: 16, Width: 6
    using EFS = BitField<16, 6>;
    constexpr uint32_t EFS_Pos = 16;
    constexpr uint32_t EFS_Msk = EFS::mask;

    /// Event FIFO Watermark
    /// Position: 24, Width: 6
    using EFWM = BitField<24, 6>;
    constexpr uint32_t EFWM_Pos = 24;
    constexpr uint32_t EFWM_Msk = EFWM::mask;

}  // namespace txefc

/// TXEFS - Transmit Event FIFO Status Register
namespace txefs {
    /// Event FIFO Fill Level
    /// Position: 0, Width: 6
    using EFFL = BitField<0, 6>;
    constexpr uint32_t EFFL_Pos = 0;
    constexpr uint32_t EFFL_Msk = EFFL::mask;

    /// Event FIFO Get Index
    /// Position: 8, Width: 5
    using EFGI = BitField<8, 5>;
    constexpr uint32_t EFGI_Pos = 8;
    constexpr uint32_t EFGI_Msk = EFGI::mask;

    /// Event FIFO Put Index
    /// Position: 16, Width: 5
    using EFPI = BitField<16, 5>;
    constexpr uint32_t EFPI_Pos = 16;
    constexpr uint32_t EFPI_Msk = EFPI::mask;

    /// Event FIFO Full
    /// Position: 24, Width: 1
    using EFF = BitField<24, 1>;
    constexpr uint32_t EFF_Pos = 24;
    constexpr uint32_t EFF_Msk = EFF::mask;

    /// Tx Event FIFO Element Lost
    /// Position: 25, Width: 1
    using TEFL = BitField<25, 1>;
    constexpr uint32_t TEFL_Pos = 25;
    constexpr uint32_t TEFL_Msk = TEFL::mask;

}  // namespace txefs

/// TXEFA - Transmit Event FIFO Acknowledge Register
namespace txefa {
    /// Event FIFO Acknowledge Index
    /// Position: 0, Width: 5
    using EFAI = BitField<0, 5>;
    constexpr uint32_t EFAI_Pos = 0;
    constexpr uint32_t EFAI_Msk = EFAI::mask;

}  // namespace txefa

}  // namespace alloy::hal::atmel::samv71::atsamv71n20::mcan0
