# Generated by Yosys 0.57+72 (git sha1 fa02d71f6, x86_64-conda-linux-gnu-c++ 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-opensource-eda/conda-opensource-eda/workdir/conda-env/conda-bld/yosys_1757723646908/work=/usr/local/src/conda/yosys-0.57_73_gfa02d71f6 -fdebug-prefix-map=/home/pvc/eda-env/envs/py312=/usr/local/src/conda-prefix -fPIC -O3)
autoidx 2493
attribute \hdlname "digital_pll_controller"
attribute \top 1
attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:49.1-142.10"
module \digital_pll_controller
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:107.5-140.8"
  wire width 5 $0\count0[4:0]
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:107.5-140.8"
  wire width 5 $0\count1[4:0]
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:107.5-140.8"
  wire width 3 $0\oscbuf[2:0]
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:107.5-140.8"
  wire width 3 $0\prep[2:0]
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:107.5-140.8"
  wire width 7 $0\tval[6:0]
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:126.26-126.34"
  wire width 32 $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:126$2487_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:136.27-136.37"
  wire width 32 $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:136$2492_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:71.18-71.33"
  wire width 6 $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:71$2423_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100.12-100.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100$2450_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101.12-101.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101$2451_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102.12-102.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102$2452_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103.12-103.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103$2453_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104.12-104.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104$2454_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:108.9-108.23"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:108$2482_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:123.13-123.27"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:123$2484_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74.22-74.33"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74$2427_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79.20-79.32"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79$2429_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80.12-80.24"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80$2430_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81.12-81.24"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81$2431_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82.12-82.24"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82$2432_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83.12-83.24"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83$2433_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84.12-84.24"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84$2434_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85.12-85.24"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85$2435_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86.12-86.24"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86$2436_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87.12-87.24"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87$2437_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88.12-88.24"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88$2438_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89.12-89.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89$2439_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90.12-90.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90$2440_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91.12-91.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91$2441_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92.12-92.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92$2442_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93.12-93.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93$2443_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94.12-94.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94$2444_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95.12-95.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95$2445_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96.12-96.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96$2446_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97.12-97.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97$2447_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98.12-98.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98$2448_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99.12-99.25"
  wire $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99$2449_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:124.17-124.26"
  wire $gt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:124$2485_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:129.7-129.15"
  wire $gt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:129$2489_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:125.7-125.17"
  wire $lt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:125$2486_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:128.26-128.35"
  wire $lt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:128$2488_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:118.13-118.35"
  wire $ne$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:118$2483_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:135.13-135.31"
  wire $ne$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:135$2491_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73.18-73.24"
  wire $not$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2424_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73.27-73.34"
  wire $not$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2425_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73.18-73.34"
  wire $or$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2426_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:130.26-130.34"
  wire width 32 $sub$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:130$2490_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100$2459_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101$2458_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102$2457_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103$2456_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104$2455_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74.21-74.50"
  wire $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74$2428_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79.19-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79$2480_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80$2479_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81$2478_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82$2477_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83$2476_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84$2475_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85$2474_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86$2473_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87$2472_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88$2471_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89$2470_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90$2469_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91$2468_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92$2467_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93$2466_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94$2465_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95$2464_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96$2463_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97$2462_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98$2461_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99.11-105.52"
  wire width 26 $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99$2460_Y
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:52.11-52.16"
  wire input 3 \clock
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:64.15-64.21"
  wire width 5 \count0
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:65.15-65.21"
  wire width 5 \count1
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:58.7-58.13"
  wire \creset
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:54.8-54.11"
  wire input 6 \dco
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:55.17-55.20"
  wire width 5 input 5 \div
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:51.8-51.14"
  wire input 2 \enable
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:59.7-59.13"
  wire \ireset
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:53.11-53.14"
  wire input 4 \osc
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:61.15-61.21"
  wire width 3 \oscbuf
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:62.15-62.19"
  wire width 3 \prep
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:50.11-50.16"
  wire input 1 \reset
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:69.16-69.19"
  wire width 6 \sum
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:67.16-67.20"
  wire width 5 \tint
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:56.19-56.23"
  wire width 26 output 7 \trim
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:66.15-66.19"
  wire width 7 \tval
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:126.26-126.34"
  cell $add $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:126$2487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \tval
    connect \B 1
    connect \Y $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:126$2487_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:136.27-136.37"
  cell $add $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:136$2492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \count0
    connect \B 1
    connect \Y $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:136$2492_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:71.18-71.33"
  cell $add $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:71$2423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 6
    connect \A \count0
    connect \B \count1
    connect \Y $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:71$2423_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100.12-100.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100$2450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'10101
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100$2450_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101.12-101.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101$2451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'10110
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101$2451_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102.12-102.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102$2452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'10111
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102$2452_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103.12-103.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103$2453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'11000
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103$2453_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104.12-104.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104$2454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'11001
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104$2454_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:108.9-108.23"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:108$2482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \creset
    connect \B 1'1
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:108$2482_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:123.13-123.27"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:123$2484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \prep
    connect \B 3'111
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:123$2484_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74.22-74.33"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74$2427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dco
    connect \B 1'0
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74$2427_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79.20-79.32"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79$2429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'00000
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79$2429_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80.12-80.24"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80$2430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'00001
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80$2430_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81.12-81.24"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81$2431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'00010
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81$2431_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82.12-82.24"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82$2432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'00011
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82$2432_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83.12-83.24"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83$2433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'00100
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83$2433_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84.12-84.24"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84$2434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'00101
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84$2434_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85.12-85.24"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85$2435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'00110
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85$2435_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86.12-86.24"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86$2436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'00111
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86$2436_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87.12-87.24"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87$2437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'01000
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87$2437_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88.12-88.24"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88$2438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'01001
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88$2438_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89.12-89.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89$2439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'01010
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89$2439_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90.12-90.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90$2440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'01011
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90$2440_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91.12-91.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91$2441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'01100
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91$2441_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92.12-92.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92$2442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'01101
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92$2442_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93.12-93.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93$2443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'01110
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93$2443_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94.12-94.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94$2444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'01111
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94$2444_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95.12-95.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95$2445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'10000
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95$2445_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96.12-96.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96$2446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'10001
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96$2446_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97.12-97.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97$2447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'10010
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97$2447_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98.12-98.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98$2448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'10011
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98$2448_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99.12-99.25"
  cell $eq $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99$2449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tint
    connect \B 5'10100
    connect \Y $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99$2449_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:124.17-124.26"
  cell $gt $gt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:124$2485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \sum
    connect \B \div
    connect \Y $gt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:124$2485_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:129.7-129.15"
  cell $gt $gt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:129$2489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \tval
    connect \B 0
    connect \Y $gt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:129$2489_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:125.7-125.17"
  cell $lt $lt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:125$2486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \tval
    connect \B 127
    connect \Y $lt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:125$2486_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:128.26-128.35"
  cell $lt $lt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:128$2488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \sum
    connect \B \div
    connect \Y $lt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:128$2488_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:118.13-118.35"
  cell $ne $ne$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:118$2483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \oscbuf [2]
    connect \B \oscbuf [1]
    connect \Y $ne$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:118$2483_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:135.13-135.31"
  cell $ne $ne$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:135$2491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \count0
    connect \B 5'11111
    connect \Y $ne$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:135$2491_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73.18-73.24"
  cell $not $not$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $not$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2424_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73.27-73.34"
  cell $not $not$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \Y $not$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2425_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73.18-73.34"
  cell $or $or$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2424_Y
    connect \B $not$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2425_Y
    connect \Y $or$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2426_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:130.26-130.34"
  cell $sub $sub$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:130$2490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \tval
    connect \B 1
    connect \Y $sub$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:130$2490_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100$2459
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101$2458_Y
    connect \B 26'10101011011011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100$2450_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100$2459_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101$2458
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102$2457_Y
    connect \B 26'10111011011011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101$2451_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:101$2458_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102$2457
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103$2456_Y
    connect \B 26'10111011111011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102$2452_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:102$2457_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103$2456
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104$2455_Y
    connect \B 26'11111011111011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103$2453_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:103$2456_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104$2455
    parameter \WIDTH 26
    connect \A 26'11111111111111111111111111
    connect \B 26'11111011111111111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104$2454_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:104$2455_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74.21-74.50"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74$2428
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \ireset
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74$2427_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74$2428_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79.19-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79$2480
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80$2479_Y
    connect \B 26'00000000000000000000000000
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79$2429_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79$2480_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80$2479
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81$2478_Y
    connect \B 26'00000000000000000000000001
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80$2430_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:80$2479_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81$2478
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82$2477_Y
    connect \B 26'00000000000000000001000001
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81$2431_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:81$2478_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82$2477
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83$2476_Y
    connect \B 26'00000000000000010001000001
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82$2432_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:82$2477_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83$2476
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84$2475_Y
    connect \B 26'00000000000000010001001001
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83$2433_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:83$2476_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84$2475
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85$2474_Y
    connect \B 26'00000000000000010101001001
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84$2434_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:84$2475_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85$2474
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86$2473_Y
    connect \B 26'00000000000001010101001001
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85$2435_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:85$2474_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86$2473
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87$2472_Y
    connect \B 26'00000000000001010101101001
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86$2436_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:86$2473_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87$2472
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88$2471_Y
    connect \B 26'00000000000001010101101101
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87$2437_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:87$2472_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88$2471
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89$2470_Y
    connect \B 26'00000000000001011101101101
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88$2438_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:88$2471_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89$2470
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90$2469_Y
    connect \B 26'00000000000001011101111101
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89$2439_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:89$2470_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90$2469
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91$2468_Y
    connect \B 26'00000000000001111101111101
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90$2440_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:90$2469_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91$2468
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92$2467_Y
    connect \B 26'00000000000001111101111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91$2441_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:91$2468_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92$2467
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93$2466_Y
    connect \B 26'00000000000001111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92$2442_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:92$2467_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93$2466
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94$2465_Y
    connect \B 26'00000000000011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93$2443_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:93$2466_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94$2465
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95$2464_Y
    connect \B 26'00000010000011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94$2444_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:94$2465_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95$2464
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96$2463_Y
    connect \B 26'00100010000011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95$2445_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:95$2464_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96$2463
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97$2462_Y
    connect \B 26'00100010010011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96$2446_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:96$2463_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97$2462
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98$2461_Y
    connect \B 26'00101010010011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97$2447_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:97$2462_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98$2461
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99$2460_Y
    connect \B 26'10101010010011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98$2448_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:98$2461_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99.11-105.52"
  cell $mux $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99$2460
    parameter \WIDTH 26
    connect \A $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:100$2459_Y
    connect \B 26'10101011010011111111111111
    connect \S $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99$2449_Y
    connect \Y $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:99$2460_Y
  end
  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:107.5-140.8"
  process $proc$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:107$2481
    assign $0\oscbuf[2:0] \oscbuf
    assign $0\prep[2:0] \prep
    assign $0\count0[4:0] \count0
    assign $0\count1[4:0] \count1
    assign $0\tval[6:0] \tval
    attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:108.5-139.8"
    switch $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:108$2482_Y
      attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:108.9-108.23"
      case 1'1
        assign $0\tval[6:0] 7'0000000
        assign $0\oscbuf[2:0] 3'000
        assign $0\prep[2:0] 3'000
        assign $0\count0[4:0] 5'00000
        assign $0\count1[4:0] 5'00000
      attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:115.9-115.13"
      case 
        assign $0\oscbuf[2:0] { \oscbuf [1:0] \osc }
        attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:118.9-138.12"
        switch $ne$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:118$2483_Y
          attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:118.13-118.35"
          case 1'1
            assign $0\count1[4:0] \count0
            assign $0\count0[4:0] 5'00001
            assign $0\prep[2:0] { \prep [1:0] 1'1 }
            attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:123.9-133.12"
            switch $eq$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:123$2484_Y
              attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:123.13-123.27"
              case 1'1
                attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:124.13-132.16"
                switch $gt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:124$2485_Y
                  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:124.17-124.26"
                  case 1'1
                    attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:125.3-127.6"
                    switch $lt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:125$2486_Y
                      attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:125.7-125.17"
                      case 1'1
                        assign $0\tval[6:0] $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:126$2487_Y [6:0]
                      case 
                    end
                  attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:128.17-128.21"
                  case 
                    attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:128.22-132.16"
                    switch $lt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:128$2488_Y
                      attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:128.26-128.35"
                      case 1'1
                        attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:129.3-131.6"
                        switch $gt$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:129$2489_Y
                          attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:129.7-129.15"
                          case 1'1
                            assign $0\tval[6:0] $sub$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:130$2490_Y [6:0]
                          case 
                        end
                      case 
                    end
                end
              case 
            end
          attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:134.13-134.17"
          case 
            attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:135.9-137.12"
            switch $ne$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:135$2491_Y
              attribute \src "/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:135.13-135.31"
              case 1'1
                assign $0\count0[4:0] $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:136$2492_Y [4:0]
              case 
            end
        end
    end
    sync posedge \clock
      update \oscbuf $0\oscbuf[2:0]
      update \prep $0\prep[2:0]
      update \count0 $0\count0[4:0]
      update \count1 $0\count1[4:0]
      update \tval $0\tval[6:0]
    sync posedge \creset
      update \oscbuf $0\oscbuf[2:0]
      update \prep $0\prep[2:0]
      update \count0 $0\count0[4:0]
      update \count1 $0\count1[4:0]
      update \tval $0\tval[6:0]
  end
  connect \sum $add$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:71$2423_Y
  connect \ireset $or$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:73$2426_Y
  connect \creset $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:74$2428_Y
  connect \tint \tval [6:2]
  connect \trim $ternary$/home/pvc/openroad/Digital-PLL/RTL/digital_pll_controller_mod.v:79$2480_Y
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "72.441600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__addf_1
  wire $auto$rtlil.cc:3233:AndGate$2
  wire $auto$rtlil.cc:3233:AndGate$4
  wire $auto$rtlil.cc:3233:AndGate$8
  wire $auto$rtlil.cc:3235:OrGate$10
  wire $auto$rtlil.cc:3235:OrGate$6
  wire $auto$rtlil.cc:3237:XorGate$12
  wire $auto$rtlil.cc:3237:XorGate$14
  attribute \capacitance "0.01182"
  wire input 1 \A
  attribute \capacitance "0.01142"
  wire input 2 \B
  attribute \capacitance "0.009254"
  wire input 3 \CI
  wire output 4 \CO
  wire output 5 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3233:AndGate$2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3
    connect \A \A
    connect \B \CI
    connect \Y $auto$rtlil.cc:3233:AndGate$4
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$7
    connect \A \B
    connect \B \CI
    connect \Y $auto$rtlil.cc:3233:AndGate$8
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5
    connect \A $auto$rtlil.cc:3233:AndGate$2
    connect \B $auto$rtlil.cc:3233:AndGate$4
    connect \Y $auto$rtlil.cc:3235:OrGate$6
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$9
    connect \A $auto$rtlil.cc:3235:OrGate$6
    connect \B $auto$rtlil.cc:3233:AndGate$8
    connect \Y $auto$rtlil.cc:3235:OrGate$10
  end
  cell $specify2 $auto$liberty.cc:737:execute$15
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$16
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$17
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$18
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$19
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$20
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$11
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3237:XorGate$12
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$13
    connect \A $auto$rtlil.cc:3237:XorGate$12
    connect \B \CI
    connect \Y $auto$rtlil.cc:3237:XorGate$14
  end
  connect \CO $auto$rtlil.cc:3235:OrGate$10
  connect \S $auto$rtlil.cc:3237:XorGate$14
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "79.027200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__addf_2
  wire $auto$rtlil.cc:3233:AndGate$22
  wire $auto$rtlil.cc:3233:AndGate$24
  wire $auto$rtlil.cc:3233:AndGate$28
  wire $auto$rtlil.cc:3235:OrGate$26
  wire $auto$rtlil.cc:3235:OrGate$30
  wire $auto$rtlil.cc:3237:XorGate$32
  wire $auto$rtlil.cc:3237:XorGate$34
  attribute \capacitance "0.01195"
  wire input 1 \A
  attribute \capacitance "0.01172"
  wire input 2 \B
  attribute \capacitance "0.009287"
  wire input 3 \CI
  wire output 4 \CO
  wire output 5 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$21
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3233:AndGate$22
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$23
    connect \A \A
    connect \B \CI
    connect \Y $auto$rtlil.cc:3233:AndGate$24
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$27
    connect \A \B
    connect \B \CI
    connect \Y $auto$rtlil.cc:3233:AndGate$28
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$25
    connect \A $auto$rtlil.cc:3233:AndGate$22
    connect \B $auto$rtlil.cc:3233:AndGate$24
    connect \Y $auto$rtlil.cc:3235:OrGate$26
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$29
    connect \A $auto$rtlil.cc:3235:OrGate$26
    connect \B $auto$rtlil.cc:3233:AndGate$28
    connect \Y $auto$rtlil.cc:3235:OrGate$30
  end
  cell $specify2 $auto$liberty.cc:737:execute$35
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$36
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$37
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$38
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$39
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$40
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$31
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3237:XorGate$32
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$33
    connect \A $auto$rtlil.cc:3237:XorGate$32
    connect \B \CI
    connect \Y $auto$rtlil.cc:3237:XorGate$34
  end
  connect \CO $auto$rtlil.cc:3235:OrGate$30
  connect \S $auto$rtlil.cc:3237:XorGate$34
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "96.588800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__addf_4
  wire $auto$rtlil.cc:3233:AndGate$42
  wire $auto$rtlil.cc:3233:AndGate$44
  wire $auto$rtlil.cc:3233:AndGate$48
  wire $auto$rtlil.cc:3235:OrGate$46
  wire $auto$rtlil.cc:3235:OrGate$50
  wire $auto$rtlil.cc:3237:XorGate$52
  wire $auto$rtlil.cc:3237:XorGate$54
  attribute \capacitance "0.01198"
  wire input 1 \A
  attribute \capacitance "0.01168"
  wire input 2 \B
  attribute \capacitance "0.009133"
  wire input 3 \CI
  wire output 4 \CO
  wire output 5 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$41
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3233:AndGate$42
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$43
    connect \A \A
    connect \B \CI
    connect \Y $auto$rtlil.cc:3233:AndGate$44
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$47
    connect \A \B
    connect \B \CI
    connect \Y $auto$rtlil.cc:3233:AndGate$48
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$45
    connect \A $auto$rtlil.cc:3233:AndGate$42
    connect \B $auto$rtlil.cc:3233:AndGate$44
    connect \Y $auto$rtlil.cc:3235:OrGate$46
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$49
    connect \A $auto$rtlil.cc:3235:OrGate$46
    connect \B $auto$rtlil.cc:3233:AndGate$48
    connect \Y $auto$rtlil.cc:3235:OrGate$50
  end
  cell $specify2 $auto$liberty.cc:737:execute$55
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$56
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$57
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$58
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$59
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$60
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$51
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3237:XorGate$52
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$53
    connect \A $auto$rtlil.cc:3237:XorGate$52
    connect \B \CI
    connect \Y $auto$rtlil.cc:3237:XorGate$54
  end
  connect \CO $auto$rtlil.cc:3235:OrGate$50
  connect \S $auto$rtlil.cc:3237:XorGate$54
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.513600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__addh_1
  wire $auto$rtlil.cc:3233:AndGate$62
  wire $auto$rtlil.cc:3237:XorGate$64
  attribute \capacitance "0.006349"
  wire input 1 \A
  attribute \capacitance "0.005337"
  wire input 2 \B
  wire output 3 \CO
  wire output 4 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$61
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3233:AndGate$62
  end
  cell $specify2 $auto$liberty.cc:737:execute$65
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$66
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$67
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$68
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$63
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3237:XorGate$64
  end
  connect \CO $auto$rtlil.cc:3233:AndGate$62
  connect \S $auto$rtlil.cc:3237:XorGate$64
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "48.294400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__addh_2
  wire $auto$rtlil.cc:3233:AndGate$70
  wire $auto$rtlil.cc:3237:XorGate$72
  attribute \capacitance "0.008886"
  wire input 1 \A
  attribute \capacitance "0.007613"
  wire input 2 \B
  wire output 3 \CO
  wire output 4 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$69
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3233:AndGate$70
  end
  cell $specify2 $auto$liberty.cc:737:execute$73
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$74
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$75
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$76
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$71
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3237:XorGate$72
  end
  connect \CO $auto$rtlil.cc:3233:AndGate$70
  connect \S $auto$rtlil.cc:3237:XorGate$72
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "87.808000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__addh_4
  wire $auto$rtlil.cc:3233:AndGate$78
  wire $auto$rtlil.cc:3237:XorGate$80
  attribute \capacitance "0.01631"
  wire input 1 \A
  attribute \capacitance "0.01433"
  wire input 2 \B
  wire output 3 \CO
  wire output 4 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$77
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3233:AndGate$78
  end
  cell $specify2 $auto$liberty.cc:737:execute$81
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$82
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$83
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$84
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$79
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3237:XorGate$80
  end
  connect \CO $auto$rtlil.cc:3233:AndGate$78
  connect \S $auto$rtlil.cc:3237:XorGate$80
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__and2_1
  wire $auto$rtlil.cc:3233:AndGate$86
  attribute \capacitance "0.002802"
  wire input 1 \A1
  attribute \capacitance "0.002808"
  wire input 2 \A2
  wire output 3 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$85
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3233:AndGate$86
  end
  cell $specify2 $auto$liberty.cc:737:execute$87
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$88
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3233:AndGate$86
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.756800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__and2_2
  wire $auto$rtlil.cc:3233:AndGate$90
  attribute \capacitance "0.004416"
  wire input 1 \A1
  attribute \capacitance "0.004453"
  wire input 2 \A2
  wire output 3 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$89
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3233:AndGate$90
  end
  cell $specify2 $auto$liberty.cc:737:execute$91
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$92
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3233:AndGate$90
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "37.318400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__and2_4
  wire $auto$rtlil.cc:3233:AndGate$94
  attribute \capacitance "0.008777"
  wire input 1 \A1
  attribute \capacitance "0.00906"
  wire input 2 \A2
  wire output 3 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$93
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3233:AndGate$94
  end
  cell $specify2 $auto$liberty.cc:737:execute$95
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$96
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3233:AndGate$94
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__and3_1
  wire $auto$rtlil.cc:3233:AndGate$100
  wire $auto$rtlil.cc:3233:AndGate$98
  attribute \capacitance "0.002817"
  wire input 1 \A1
  attribute \capacitance "0.00275"
  wire input 2 \A2
  attribute \capacitance "0.002789"
  wire input 3 \A3
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$97
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3233:AndGate$98
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$99
    connect \A $auto$rtlil.cc:3233:AndGate$98
    connect \B \A3
    connect \Y $auto$rtlil.cc:3233:AndGate$100
  end
  cell $specify2 $auto$liberty.cc:737:execute$101
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$102
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$103
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3233:AndGate$100
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "24.147200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__and3_2
  wire $auto$rtlil.cc:3233:AndGate$105
  wire $auto$rtlil.cc:3233:AndGate$107
  attribute \capacitance "0.004314"
  wire input 1 \A1
  attribute \capacitance "0.004156"
  wire input 2 \A2
  attribute \capacitance "0.004116"
  wire input 3 \A3
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$104
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3233:AndGate$105
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$106
    connect \A $auto$rtlil.cc:3233:AndGate$105
    connect \B \A3
    connect \Y $auto$rtlil.cc:3233:AndGate$107
  end
  cell $specify2 $auto$liberty.cc:737:execute$108
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$109
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$110
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3233:AndGate$107
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "43.904000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__and3_4
  wire $auto$rtlil.cc:3233:AndGate$112
  wire $auto$rtlil.cc:3233:AndGate$114
  attribute \capacitance "0.009036"
  wire input 1 \A1
  attribute \capacitance "0.009396"
  wire input 2 \A2
  attribute \capacitance "0.01005"
  wire input 3 \A3
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$111
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3233:AndGate$112
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$113
    connect \A $auto$rtlil.cc:3233:AndGate$112
    connect \B \A3
    connect \Y $auto$rtlil.cc:3233:AndGate$114
  end
  cell $specify2 $auto$liberty.cc:737:execute$115
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$116
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$117
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3233:AndGate$114
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "24.147200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__and4_1
  wire $auto$rtlil.cc:3233:AndGate$119
  wire $auto$rtlil.cc:3233:AndGate$121
  wire $auto$rtlil.cc:3233:AndGate$123
  attribute \capacitance "0.002962"
  wire input 1 \A1
  attribute \capacitance "0.003023"
  wire input 2 \A2
  attribute \capacitance "0.002951"
  wire input 3 \A3
  attribute \capacitance "0.002859"
  wire input 4 \A4
  wire output 5 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$118
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3233:AndGate$119
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$120
    connect \A $auto$rtlil.cc:3233:AndGate$119
    connect \B \A3
    connect \Y $auto$rtlil.cc:3233:AndGate$121
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$122
    connect \A $auto$rtlil.cc:3233:AndGate$121
    connect \B \A4
    connect \Y $auto$rtlil.cc:3233:AndGate$123
  end
  cell $specify2 $auto$liberty.cc:737:execute$124
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$125
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$126
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$127
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3233:AndGate$123
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.537600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__and4_2
  wire $auto$rtlil.cc:3233:AndGate$129
  wire $auto$rtlil.cc:3233:AndGate$131
  wire $auto$rtlil.cc:3233:AndGate$133
  attribute \capacitance "0.004129"
  wire input 1 \A1
  attribute \capacitance "0.004075"
  wire input 2 \A2
  attribute \capacitance "0.004047"
  wire input 3 \A3
  attribute \capacitance "0.003994"
  wire input 4 \A4
  wire output 5 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$128
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3233:AndGate$129
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$130
    connect \A $auto$rtlil.cc:3233:AndGate$129
    connect \B \A3
    connect \Y $auto$rtlil.cc:3233:AndGate$131
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$132
    connect \A $auto$rtlil.cc:3233:AndGate$131
    connect \B \A4
    connect \Y $auto$rtlil.cc:3233:AndGate$133
  end
  cell $specify2 $auto$liberty.cc:737:execute$134
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$135
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$136
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$137
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3233:AndGate$133
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "52.684800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__and4_4
  wire $auto$rtlil.cc:3233:AndGate$139
  wire $auto$rtlil.cc:3233:AndGate$141
  wire $auto$rtlil.cc:3233:AndGate$143
  attribute \capacitance "0.008551"
  wire input 1 \A1
  attribute \capacitance "0.008682"
  wire input 2 \A2
  attribute \capacitance "0.00904"
  wire input 3 \A3
  attribute \capacitance "0.00975"
  wire input 4 \A4
  wire output 5 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$138
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3233:AndGate$139
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$140
    connect \A $auto$rtlil.cc:3233:AndGate$139
    connect \B \A3
    connect \Y $auto$rtlil.cc:3233:AndGate$141
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$142
    connect \A $auto$rtlil.cc:3233:AndGate$141
    connect \B \A4
    connect \Y $auto$rtlil.cc:3233:AndGate$143
  end
  cell $specify2 $auto$liberty.cc:737:execute$144
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$145
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$146
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$147
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3233:AndGate$143
end
attribute \liberty_cell 1
attribute \area "4.390400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__antenna
  attribute \capacitance "0.0009873"
  wire input 1 \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi211_1
  wire $auto$rtlil.cc:3232:NotGate$200
  wire $auto$rtlil.cc:3232:NotGate$202
  wire $auto$rtlil.cc:3232:NotGate$206
  wire $auto$rtlil.cc:3232:NotGate$210
  wire $auto$rtlil.cc:3232:NotGate$212
  wire $auto$rtlil.cc:3232:NotGate$216
  wire $auto$rtlil.cc:3233:AndGate$204
  wire $auto$rtlil.cc:3233:AndGate$208
  wire $auto$rtlil.cc:3233:AndGate$214
  wire $auto$rtlil.cc:3233:AndGate$218
  wire $auto$rtlil.cc:3235:OrGate$220
  attribute \capacitance "0.004607"
  wire input 1 \A1
  attribute \capacitance "0.004386"
  wire input 2 \A2
  attribute \capacitance "0.003973"
  wire input 3 \B
  attribute \capacitance "0.003854"
  wire input 4 \C
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$203
    connect \A $auto$rtlil.cc:3232:NotGate$200
    connect \B $auto$rtlil.cc:3232:NotGate$202
    connect \Y $auto$rtlil.cc:3233:AndGate$204
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$207
    connect \A $auto$rtlil.cc:3233:AndGate$204
    connect \B $auto$rtlil.cc:3232:NotGate$206
    connect \Y $auto$rtlil.cc:3233:AndGate$208
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$213
    connect \A $auto$rtlil.cc:3232:NotGate$210
    connect \B $auto$rtlil.cc:3232:NotGate$212
    connect \Y $auto$rtlil.cc:3233:AndGate$214
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$217
    connect \A $auto$rtlil.cc:3233:AndGate$214
    connect \B $auto$rtlil.cc:3232:NotGate$216
    connect \Y $auto$rtlil.cc:3233:AndGate$218
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$219
    connect \A $auto$rtlil.cc:3233:AndGate$208
    connect \B $auto$rtlil.cc:3233:AndGate$218
    connect \Y $auto$rtlil.cc:3235:OrGate$220
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$199
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$200
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$201
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$202
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$205
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$206
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$209
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$210
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$211
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$212
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$215
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$216
  end
  cell $specify2 $auto$liberty.cc:737:execute$221
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$222
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$223
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$224
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$220
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "37.318400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi211_2
  wire $auto$rtlil.cc:3232:NotGate$226
  wire $auto$rtlil.cc:3232:NotGate$228
  wire $auto$rtlil.cc:3232:NotGate$232
  wire $auto$rtlil.cc:3232:NotGate$236
  wire $auto$rtlil.cc:3232:NotGate$238
  wire $auto$rtlil.cc:3232:NotGate$242
  wire $auto$rtlil.cc:3233:AndGate$230
  wire $auto$rtlil.cc:3233:AndGate$234
  wire $auto$rtlil.cc:3233:AndGate$240
  wire $auto$rtlil.cc:3233:AndGate$244
  wire $auto$rtlil.cc:3235:OrGate$246
  attribute \capacitance "0.008917"
  wire input 1 \A1
  attribute \capacitance "0.009312"
  wire input 2 \A2
  attribute \capacitance "0.008277"
  wire input 3 \B
  attribute \capacitance "0.007393"
  wire input 4 \C
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$229
    connect \A $auto$rtlil.cc:3232:NotGate$226
    connect \B $auto$rtlil.cc:3232:NotGate$228
    connect \Y $auto$rtlil.cc:3233:AndGate$230
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$233
    connect \A $auto$rtlil.cc:3233:AndGate$230
    connect \B $auto$rtlil.cc:3232:NotGate$232
    connect \Y $auto$rtlil.cc:3233:AndGate$234
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$239
    connect \A $auto$rtlil.cc:3232:NotGate$236
    connect \B $auto$rtlil.cc:3232:NotGate$238
    connect \Y $auto$rtlil.cc:3233:AndGate$240
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$243
    connect \A $auto$rtlil.cc:3233:AndGate$240
    connect \B $auto$rtlil.cc:3232:NotGate$242
    connect \Y $auto$rtlil.cc:3233:AndGate$244
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$245
    connect \A $auto$rtlil.cc:3233:AndGate$234
    connect \B $auto$rtlil.cc:3233:AndGate$244
    connect \Y $auto$rtlil.cc:3235:OrGate$246
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$225
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$226
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$227
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$228
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$231
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$232
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$235
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$236
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$237
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$238
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$241
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$242
  end
  cell $specify2 $auto$liberty.cc:737:execute$247
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$248
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$249
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$250
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$246
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "79.027200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi211_4
  wire $auto$rtlil.cc:3232:NotGate$252
  wire $auto$rtlil.cc:3232:NotGate$254
  wire $auto$rtlil.cc:3232:NotGate$258
  wire $auto$rtlil.cc:3232:NotGate$262
  wire $auto$rtlil.cc:3232:NotGate$264
  wire $auto$rtlil.cc:3232:NotGate$268
  wire $auto$rtlil.cc:3233:AndGate$256
  wire $auto$rtlil.cc:3233:AndGate$260
  wire $auto$rtlil.cc:3233:AndGate$266
  wire $auto$rtlil.cc:3233:AndGate$270
  wire $auto$rtlil.cc:3235:OrGate$272
  attribute \capacitance "0.01867"
  wire input 1 \A1
  attribute \capacitance "0.0189"
  wire input 2 \A2
  attribute \capacitance "0.0165"
  wire input 3 \B
  attribute \capacitance "0.01599"
  wire input 4 \C
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$255
    connect \A $auto$rtlil.cc:3232:NotGate$252
    connect \B $auto$rtlil.cc:3232:NotGate$254
    connect \Y $auto$rtlil.cc:3233:AndGate$256
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$259
    connect \A $auto$rtlil.cc:3233:AndGate$256
    connect \B $auto$rtlil.cc:3232:NotGate$258
    connect \Y $auto$rtlil.cc:3233:AndGate$260
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$265
    connect \A $auto$rtlil.cc:3232:NotGate$262
    connect \B $auto$rtlil.cc:3232:NotGate$264
    connect \Y $auto$rtlil.cc:3233:AndGate$266
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$269
    connect \A $auto$rtlil.cc:3233:AndGate$266
    connect \B $auto$rtlil.cc:3232:NotGate$268
    connect \Y $auto$rtlil.cc:3233:AndGate$270
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$271
    connect \A $auto$rtlil.cc:3233:AndGate$260
    connect \B $auto$rtlil.cc:3233:AndGate$270
    connect \Y $auto$rtlil.cc:3235:OrGate$272
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$251
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$252
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$253
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$254
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$257
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$258
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$261
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$262
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$263
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$264
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$267
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$268
  end
  cell $specify2 $auto$liberty.cc:737:execute$273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$276
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$272
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi21_1
  wire $auto$rtlil.cc:3232:NotGate$149
  wire $auto$rtlil.cc:3232:NotGate$151
  wire $auto$rtlil.cc:3232:NotGate$155
  wire $auto$rtlil.cc:3232:NotGate$157
  wire $auto$rtlil.cc:3233:AndGate$153
  wire $auto$rtlil.cc:3233:AndGate$159
  wire $auto$rtlil.cc:3235:OrGate$161
  attribute \capacitance "0.004765"
  wire input 1 \A1
  attribute \capacitance "0.004665"
  wire input 2 \A2
  attribute \capacitance "0.003974"
  wire input 3 \B
  wire output 4 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$152
    connect \A $auto$rtlil.cc:3232:NotGate$149
    connect \B $auto$rtlil.cc:3232:NotGate$151
    connect \Y $auto$rtlil.cc:3233:AndGate$153
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$158
    connect \A $auto$rtlil.cc:3232:NotGate$155
    connect \B $auto$rtlil.cc:3232:NotGate$157
    connect \Y $auto$rtlil.cc:3233:AndGate$159
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$160
    connect \A $auto$rtlil.cc:3233:AndGate$153
    connect \B $auto$rtlil.cc:3233:AndGate$159
    connect \Y $auto$rtlil.cc:3235:OrGate$161
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$148
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$149
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$150
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$151
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$154
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$155
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$156
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$157
  end
  cell $specify2 $auto$liberty.cc:737:execute$162
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$163
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$164
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$161
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.537600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi21_2
  wire $auto$rtlil.cc:3232:NotGate$166
  wire $auto$rtlil.cc:3232:NotGate$168
  wire $auto$rtlil.cc:3232:NotGate$172
  wire $auto$rtlil.cc:3232:NotGate$174
  wire $auto$rtlil.cc:3233:AndGate$170
  wire $auto$rtlil.cc:3233:AndGate$176
  wire $auto$rtlil.cc:3235:OrGate$178
  attribute \capacitance "0.009139"
  wire input 1 \A1
  attribute \capacitance "0.009525"
  wire input 2 \A2
  attribute \capacitance "0.007819"
  wire input 3 \B
  wire output 4 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$169
    connect \A $auto$rtlil.cc:3232:NotGate$166
    connect \B $auto$rtlil.cc:3232:NotGate$168
    connect \Y $auto$rtlil.cc:3233:AndGate$170
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$175
    connect \A $auto$rtlil.cc:3232:NotGate$172
    connect \B $auto$rtlil.cc:3232:NotGate$174
    connect \Y $auto$rtlil.cc:3233:AndGate$176
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$177
    connect \A $auto$rtlil.cc:3233:AndGate$170
    connect \B $auto$rtlil.cc:3233:AndGate$176
    connect \Y $auto$rtlil.cc:3235:OrGate$178
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$165
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$166
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$167
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$168
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$171
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$172
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$173
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$174
  end
  cell $specify2 $auto$liberty.cc:737:execute$179
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$180
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$181
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$178
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "52.684800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi21_4
  wire $auto$rtlil.cc:3232:NotGate$183
  wire $auto$rtlil.cc:3232:NotGate$185
  wire $auto$rtlil.cc:3232:NotGate$189
  wire $auto$rtlil.cc:3232:NotGate$191
  wire $auto$rtlil.cc:3233:AndGate$187
  wire $auto$rtlil.cc:3233:AndGate$193
  wire $auto$rtlil.cc:3235:OrGate$195
  attribute \capacitance "0.01897"
  wire input 1 \A1
  attribute \capacitance "0.01924"
  wire input 2 \A2
  attribute \capacitance "0.01503"
  wire input 3 \B
  wire output 4 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$186
    connect \A $auto$rtlil.cc:3232:NotGate$183
    connect \B $auto$rtlil.cc:3232:NotGate$185
    connect \Y $auto$rtlil.cc:3233:AndGate$187
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$192
    connect \A $auto$rtlil.cc:3232:NotGate$189
    connect \B $auto$rtlil.cc:3232:NotGate$191
    connect \Y $auto$rtlil.cc:3233:AndGate$193
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$194
    connect \A $auto$rtlil.cc:3233:AndGate$187
    connect \B $auto$rtlil.cc:3233:AndGate$193
    connect \Y $auto$rtlil.cc:3235:OrGate$195
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$182
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$183
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$184
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$185
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$188
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$189
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$190
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$191
  end
  cell $specify2 $auto$liberty.cc:737:execute$196
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$197
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$198
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$195
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "24.147200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi221_1
  wire $auto$rtlil.cc:3232:NotGate$380
  wire $auto$rtlil.cc:3232:NotGate$382
  wire $auto$rtlil.cc:3232:NotGate$386
  wire $auto$rtlil.cc:3232:NotGate$390
  wire $auto$rtlil.cc:3232:NotGate$392
  wire $auto$rtlil.cc:3232:NotGate$396
  wire $auto$rtlil.cc:3232:NotGate$402
  wire $auto$rtlil.cc:3232:NotGate$404
  wire $auto$rtlil.cc:3232:NotGate$408
  wire $auto$rtlil.cc:3232:NotGate$414
  wire $auto$rtlil.cc:3232:NotGate$416
  wire $auto$rtlil.cc:3232:NotGate$420
  wire $auto$rtlil.cc:3233:AndGate$384
  wire $auto$rtlil.cc:3233:AndGate$388
  wire $auto$rtlil.cc:3233:AndGate$394
  wire $auto$rtlil.cc:3233:AndGate$398
  wire $auto$rtlil.cc:3233:AndGate$406
  wire $auto$rtlil.cc:3233:AndGate$410
  wire $auto$rtlil.cc:3233:AndGate$418
  wire $auto$rtlil.cc:3233:AndGate$422
  wire $auto$rtlil.cc:3235:OrGate$400
  wire $auto$rtlil.cc:3235:OrGate$412
  wire $auto$rtlil.cc:3235:OrGate$424
  attribute \capacitance "0.004479"
  wire input 1 \A1
  attribute \capacitance "0.004498"
  wire input 2 \A2
  attribute \capacitance "0.004396"
  wire input 3 \B1
  attribute \capacitance "0.004257"
  wire input 4 \B2
  attribute \capacitance "0.003947"
  wire input 5 \C
  wire output 6 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$383
    connect \A $auto$rtlil.cc:3232:NotGate$380
    connect \B $auto$rtlil.cc:3232:NotGate$382
    connect \Y $auto$rtlil.cc:3233:AndGate$384
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$387
    connect \A $auto$rtlil.cc:3233:AndGate$384
    connect \B $auto$rtlil.cc:3232:NotGate$386
    connect \Y $auto$rtlil.cc:3233:AndGate$388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$393
    connect \A $auto$rtlil.cc:3232:NotGate$390
    connect \B $auto$rtlil.cc:3232:NotGate$392
    connect \Y $auto$rtlil.cc:3233:AndGate$394
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$397
    connect \A $auto$rtlil.cc:3233:AndGate$394
    connect \B $auto$rtlil.cc:3232:NotGate$396
    connect \Y $auto$rtlil.cc:3233:AndGate$398
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$405
    connect \A $auto$rtlil.cc:3232:NotGate$402
    connect \B $auto$rtlil.cc:3232:NotGate$404
    connect \Y $auto$rtlil.cc:3233:AndGate$406
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$409
    connect \A $auto$rtlil.cc:3233:AndGate$406
    connect \B $auto$rtlil.cc:3232:NotGate$408
    connect \Y $auto$rtlil.cc:3233:AndGate$410
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$417
    connect \A $auto$rtlil.cc:3232:NotGate$414
    connect \B $auto$rtlil.cc:3232:NotGate$416
    connect \Y $auto$rtlil.cc:3233:AndGate$418
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$421
    connect \A $auto$rtlil.cc:3233:AndGate$418
    connect \B $auto$rtlil.cc:3232:NotGate$420
    connect \Y $auto$rtlil.cc:3233:AndGate$422
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$399
    connect \A $auto$rtlil.cc:3233:AndGate$388
    connect \B $auto$rtlil.cc:3233:AndGate$398
    connect \Y $auto$rtlil.cc:3235:OrGate$400
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$411
    connect \A $auto$rtlil.cc:3235:OrGate$400
    connect \B $auto$rtlil.cc:3233:AndGate$410
    connect \Y $auto$rtlil.cc:3235:OrGate$412
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$423
    connect \A $auto$rtlil.cc:3235:OrGate$412
    connect \B $auto$rtlil.cc:3233:AndGate$422
    connect \Y $auto$rtlil.cc:3235:OrGate$424
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$379
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$380
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$381
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$382
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$385
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$386
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$389
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$390
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$391
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$392
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$395
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$396
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$401
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$402
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$403
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$404
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$407
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$408
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$413
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$414
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$415
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$416
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$419
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$420
  end
  cell $specify2 $auto$liberty.cc:737:execute$425
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$426
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$427
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$428
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$429
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$424
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "50.489600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi221_2
  wire $auto$rtlil.cc:3232:NotGate$431
  wire $auto$rtlil.cc:3232:NotGate$433
  wire $auto$rtlil.cc:3232:NotGate$437
  wire $auto$rtlil.cc:3232:NotGate$441
  wire $auto$rtlil.cc:3232:NotGate$443
  wire $auto$rtlil.cc:3232:NotGate$447
  wire $auto$rtlil.cc:3232:NotGate$453
  wire $auto$rtlil.cc:3232:NotGate$455
  wire $auto$rtlil.cc:3232:NotGate$459
  wire $auto$rtlil.cc:3232:NotGate$465
  wire $auto$rtlil.cc:3232:NotGate$467
  wire $auto$rtlil.cc:3232:NotGate$471
  wire $auto$rtlil.cc:3233:AndGate$435
  wire $auto$rtlil.cc:3233:AndGate$439
  wire $auto$rtlil.cc:3233:AndGate$445
  wire $auto$rtlil.cc:3233:AndGate$449
  wire $auto$rtlil.cc:3233:AndGate$457
  wire $auto$rtlil.cc:3233:AndGate$461
  wire $auto$rtlil.cc:3233:AndGate$469
  wire $auto$rtlil.cc:3233:AndGate$473
  wire $auto$rtlil.cc:3235:OrGate$451
  wire $auto$rtlil.cc:3235:OrGate$463
  wire $auto$rtlil.cc:3235:OrGate$475
  attribute \capacitance "0.009126"
  wire input 1 \A1
  attribute \capacitance "0.008523"
  wire input 2 \A2
  attribute \capacitance "0.008641"
  wire input 3 \B1
  attribute \capacitance "0.009008"
  wire input 4 \B2
  attribute \capacitance "0.008888"
  wire input 5 \C
  wire output 6 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$434
    connect \A $auto$rtlil.cc:3232:NotGate$431
    connect \B $auto$rtlil.cc:3232:NotGate$433
    connect \Y $auto$rtlil.cc:3233:AndGate$435
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$438
    connect \A $auto$rtlil.cc:3233:AndGate$435
    connect \B $auto$rtlil.cc:3232:NotGate$437
    connect \Y $auto$rtlil.cc:3233:AndGate$439
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$444
    connect \A $auto$rtlil.cc:3232:NotGate$441
    connect \B $auto$rtlil.cc:3232:NotGate$443
    connect \Y $auto$rtlil.cc:3233:AndGate$445
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$448
    connect \A $auto$rtlil.cc:3233:AndGate$445
    connect \B $auto$rtlil.cc:3232:NotGate$447
    connect \Y $auto$rtlil.cc:3233:AndGate$449
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$456
    connect \A $auto$rtlil.cc:3232:NotGate$453
    connect \B $auto$rtlil.cc:3232:NotGate$455
    connect \Y $auto$rtlil.cc:3233:AndGate$457
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$460
    connect \A $auto$rtlil.cc:3233:AndGate$457
    connect \B $auto$rtlil.cc:3232:NotGate$459
    connect \Y $auto$rtlil.cc:3233:AndGate$461
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$468
    connect \A $auto$rtlil.cc:3232:NotGate$465
    connect \B $auto$rtlil.cc:3232:NotGate$467
    connect \Y $auto$rtlil.cc:3233:AndGate$469
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$472
    connect \A $auto$rtlil.cc:3233:AndGate$469
    connect \B $auto$rtlil.cc:3232:NotGate$471
    connect \Y $auto$rtlil.cc:3233:AndGate$473
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$450
    connect \A $auto$rtlil.cc:3233:AndGate$439
    connect \B $auto$rtlil.cc:3233:AndGate$449
    connect \Y $auto$rtlil.cc:3235:OrGate$451
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$462
    connect \A $auto$rtlil.cc:3235:OrGate$451
    connect \B $auto$rtlil.cc:3233:AndGate$461
    connect \Y $auto$rtlil.cc:3235:OrGate$463
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$474
    connect \A $auto$rtlil.cc:3235:OrGate$463
    connect \B $auto$rtlil.cc:3233:AndGate$473
    connect \Y $auto$rtlil.cc:3235:OrGate$475
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$430
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$431
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$432
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$433
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$436
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$437
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$440
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$441
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$442
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$443
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$446
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$447
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$452
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$453
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$454
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$455
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$458
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$459
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$464
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$465
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$466
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$467
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$470
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$471
  end
  cell $specify2 $auto$liberty.cc:737:execute$476
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$477
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$478
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$479
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$480
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$475
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "87.808000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi221_4
  wire $auto$rtlil.cc:3232:NotGate$482
  wire $auto$rtlil.cc:3232:NotGate$484
  wire $auto$rtlil.cc:3232:NotGate$488
  wire $auto$rtlil.cc:3232:NotGate$492
  wire $auto$rtlil.cc:3232:NotGate$494
  wire $auto$rtlil.cc:3232:NotGate$498
  wire $auto$rtlil.cc:3232:NotGate$504
  wire $auto$rtlil.cc:3232:NotGate$506
  wire $auto$rtlil.cc:3232:NotGate$510
  wire $auto$rtlil.cc:3232:NotGate$516
  wire $auto$rtlil.cc:3232:NotGate$518
  wire $auto$rtlil.cc:3232:NotGate$522
  wire $auto$rtlil.cc:3233:AndGate$486
  wire $auto$rtlil.cc:3233:AndGate$490
  wire $auto$rtlil.cc:3233:AndGate$496
  wire $auto$rtlil.cc:3233:AndGate$500
  wire $auto$rtlil.cc:3233:AndGate$508
  wire $auto$rtlil.cc:3233:AndGate$512
  wire $auto$rtlil.cc:3233:AndGate$520
  wire $auto$rtlil.cc:3233:AndGate$524
  wire $auto$rtlil.cc:3235:OrGate$502
  wire $auto$rtlil.cc:3235:OrGate$514
  wire $auto$rtlil.cc:3235:OrGate$526
  attribute \capacitance "0.01916"
  wire input 1 \A1
  attribute \capacitance "0.01831"
  wire input 2 \A2
  attribute \capacitance "0.01743"
  wire input 3 \B1
  attribute \capacitance "0.01677"
  wire input 4 \B2
  attribute \capacitance "0.01509"
  wire input 5 \C
  wire output 6 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$485
    connect \A $auto$rtlil.cc:3232:NotGate$482
    connect \B $auto$rtlil.cc:3232:NotGate$484
    connect \Y $auto$rtlil.cc:3233:AndGate$486
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$489
    connect \A $auto$rtlil.cc:3233:AndGate$486
    connect \B $auto$rtlil.cc:3232:NotGate$488
    connect \Y $auto$rtlil.cc:3233:AndGate$490
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$495
    connect \A $auto$rtlil.cc:3232:NotGate$492
    connect \B $auto$rtlil.cc:3232:NotGate$494
    connect \Y $auto$rtlil.cc:3233:AndGate$496
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$499
    connect \A $auto$rtlil.cc:3233:AndGate$496
    connect \B $auto$rtlil.cc:3232:NotGate$498
    connect \Y $auto$rtlil.cc:3233:AndGate$500
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$507
    connect \A $auto$rtlil.cc:3232:NotGate$504
    connect \B $auto$rtlil.cc:3232:NotGate$506
    connect \Y $auto$rtlil.cc:3233:AndGate$508
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$511
    connect \A $auto$rtlil.cc:3233:AndGate$508
    connect \B $auto$rtlil.cc:3232:NotGate$510
    connect \Y $auto$rtlil.cc:3233:AndGate$512
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$519
    connect \A $auto$rtlil.cc:3232:NotGate$516
    connect \B $auto$rtlil.cc:3232:NotGate$518
    connect \Y $auto$rtlil.cc:3233:AndGate$520
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$523
    connect \A $auto$rtlil.cc:3233:AndGate$520
    connect \B $auto$rtlil.cc:3232:NotGate$522
    connect \Y $auto$rtlil.cc:3233:AndGate$524
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$501
    connect \A $auto$rtlil.cc:3233:AndGate$490
    connect \B $auto$rtlil.cc:3233:AndGate$500
    connect \Y $auto$rtlil.cc:3235:OrGate$502
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$513
    connect \A $auto$rtlil.cc:3235:OrGate$502
    connect \B $auto$rtlil.cc:3233:AndGate$512
    connect \Y $auto$rtlil.cc:3235:OrGate$514
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$525
    connect \A $auto$rtlil.cc:3235:OrGate$514
    connect \B $auto$rtlil.cc:3233:AndGate$524
    connect \Y $auto$rtlil.cc:3235:OrGate$526
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$481
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$482
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$483
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$484
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$487
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$488
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$491
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$492
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$493
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$494
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$497
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$498
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$503
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$504
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$505
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$506
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$509
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$510
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$515
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$516
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$517
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$518
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$521
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$522
  end
  cell $specify2 $auto$liberty.cc:737:execute$527
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$528
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$529
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$530
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$531
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$526
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.732800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi222_1
  wire $auto$rtlil.cc:3232:NotGate$533
  wire $auto$rtlil.cc:3232:NotGate$535
  wire $auto$rtlil.cc:3232:NotGate$539
  wire $auto$rtlil.cc:3232:NotGate$543
  wire $auto$rtlil.cc:3232:NotGate$545
  wire $auto$rtlil.cc:3232:NotGate$549
  wire $auto$rtlil.cc:3232:NotGate$555
  wire $auto$rtlil.cc:3232:NotGate$557
  wire $auto$rtlil.cc:3232:NotGate$561
  wire $auto$rtlil.cc:3232:NotGate$567
  wire $auto$rtlil.cc:3232:NotGate$569
  wire $auto$rtlil.cc:3232:NotGate$573
  wire $auto$rtlil.cc:3232:NotGate$579
  wire $auto$rtlil.cc:3232:NotGate$581
  wire $auto$rtlil.cc:3232:NotGate$585
  wire $auto$rtlil.cc:3232:NotGate$591
  wire $auto$rtlil.cc:3232:NotGate$593
  wire $auto$rtlil.cc:3232:NotGate$597
  wire $auto$rtlil.cc:3232:NotGate$603
  wire $auto$rtlil.cc:3232:NotGate$605
  wire $auto$rtlil.cc:3232:NotGate$609
  wire $auto$rtlil.cc:3232:NotGate$615
  wire $auto$rtlil.cc:3232:NotGate$617
  wire $auto$rtlil.cc:3232:NotGate$621
  wire $auto$rtlil.cc:3233:AndGate$537
  wire $auto$rtlil.cc:3233:AndGate$541
  wire $auto$rtlil.cc:3233:AndGate$547
  wire $auto$rtlil.cc:3233:AndGate$551
  wire $auto$rtlil.cc:3233:AndGate$559
  wire $auto$rtlil.cc:3233:AndGate$563
  wire $auto$rtlil.cc:3233:AndGate$571
  wire $auto$rtlil.cc:3233:AndGate$575
  wire $auto$rtlil.cc:3233:AndGate$583
  wire $auto$rtlil.cc:3233:AndGate$587
  wire $auto$rtlil.cc:3233:AndGate$595
  wire $auto$rtlil.cc:3233:AndGate$599
  wire $auto$rtlil.cc:3233:AndGate$607
  wire $auto$rtlil.cc:3233:AndGate$611
  wire $auto$rtlil.cc:3233:AndGate$619
  wire $auto$rtlil.cc:3233:AndGate$623
  wire $auto$rtlil.cc:3235:OrGate$553
  wire $auto$rtlil.cc:3235:OrGate$565
  wire $auto$rtlil.cc:3235:OrGate$577
  wire $auto$rtlil.cc:3235:OrGate$589
  wire $auto$rtlil.cc:3235:OrGate$601
  wire $auto$rtlil.cc:3235:OrGate$613
  wire $auto$rtlil.cc:3235:OrGate$625
  attribute \capacitance "0.004721"
  wire input 1 \A1
  attribute \capacitance "0.004621"
  wire input 2 \A2
  attribute \capacitance "0.004511"
  wire input 3 \B1
  attribute \capacitance "0.004388"
  wire input 4 \B2
  attribute \capacitance "0.004518"
  wire input 6 \C1
  attribute \capacitance "0.004547"
  wire input 7 \C2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$536
    connect \A $auto$rtlil.cc:3232:NotGate$533
    connect \B $auto$rtlil.cc:3232:NotGate$535
    connect \Y $auto$rtlil.cc:3233:AndGate$537
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$540
    connect \A $auto$rtlil.cc:3233:AndGate$537
    connect \B $auto$rtlil.cc:3232:NotGate$539
    connect \Y $auto$rtlil.cc:3233:AndGate$541
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$546
    connect \A $auto$rtlil.cc:3232:NotGate$543
    connect \B $auto$rtlil.cc:3232:NotGate$545
    connect \Y $auto$rtlil.cc:3233:AndGate$547
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$550
    connect \A $auto$rtlil.cc:3233:AndGate$547
    connect \B $auto$rtlil.cc:3232:NotGate$549
    connect \Y $auto$rtlil.cc:3233:AndGate$551
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$558
    connect \A $auto$rtlil.cc:3232:NotGate$555
    connect \B $auto$rtlil.cc:3232:NotGate$557
    connect \Y $auto$rtlil.cc:3233:AndGate$559
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$562
    connect \A $auto$rtlil.cc:3233:AndGate$559
    connect \B $auto$rtlil.cc:3232:NotGate$561
    connect \Y $auto$rtlil.cc:3233:AndGate$563
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$570
    connect \A $auto$rtlil.cc:3232:NotGate$567
    connect \B $auto$rtlil.cc:3232:NotGate$569
    connect \Y $auto$rtlil.cc:3233:AndGate$571
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$574
    connect \A $auto$rtlil.cc:3233:AndGate$571
    connect \B $auto$rtlil.cc:3232:NotGate$573
    connect \Y $auto$rtlil.cc:3233:AndGate$575
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$582
    connect \A $auto$rtlil.cc:3232:NotGate$579
    connect \B $auto$rtlil.cc:3232:NotGate$581
    connect \Y $auto$rtlil.cc:3233:AndGate$583
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$586
    connect \A $auto$rtlil.cc:3233:AndGate$583
    connect \B $auto$rtlil.cc:3232:NotGate$585
    connect \Y $auto$rtlil.cc:3233:AndGate$587
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$594
    connect \A $auto$rtlil.cc:3232:NotGate$591
    connect \B $auto$rtlil.cc:3232:NotGate$593
    connect \Y $auto$rtlil.cc:3233:AndGate$595
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$598
    connect \A $auto$rtlil.cc:3233:AndGate$595
    connect \B $auto$rtlil.cc:3232:NotGate$597
    connect \Y $auto$rtlil.cc:3233:AndGate$599
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$606
    connect \A $auto$rtlil.cc:3232:NotGate$603
    connect \B $auto$rtlil.cc:3232:NotGate$605
    connect \Y $auto$rtlil.cc:3233:AndGate$607
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$610
    connect \A $auto$rtlil.cc:3233:AndGate$607
    connect \B $auto$rtlil.cc:3232:NotGate$609
    connect \Y $auto$rtlil.cc:3233:AndGate$611
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$618
    connect \A $auto$rtlil.cc:3232:NotGate$615
    connect \B $auto$rtlil.cc:3232:NotGate$617
    connect \Y $auto$rtlil.cc:3233:AndGate$619
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$622
    connect \A $auto$rtlil.cc:3233:AndGate$619
    connect \B $auto$rtlil.cc:3232:NotGate$621
    connect \Y $auto$rtlil.cc:3233:AndGate$623
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$552
    connect \A $auto$rtlil.cc:3233:AndGate$541
    connect \B $auto$rtlil.cc:3233:AndGate$551
    connect \Y $auto$rtlil.cc:3235:OrGate$553
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$564
    connect \A $auto$rtlil.cc:3235:OrGate$553
    connect \B $auto$rtlil.cc:3233:AndGate$563
    connect \Y $auto$rtlil.cc:3235:OrGate$565
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$576
    connect \A $auto$rtlil.cc:3235:OrGate$565
    connect \B $auto$rtlil.cc:3233:AndGate$575
    connect \Y $auto$rtlil.cc:3235:OrGate$577
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$588
    connect \A $auto$rtlil.cc:3235:OrGate$577
    connect \B $auto$rtlil.cc:3233:AndGate$587
    connect \Y $auto$rtlil.cc:3235:OrGate$589
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$600
    connect \A $auto$rtlil.cc:3235:OrGate$589
    connect \B $auto$rtlil.cc:3233:AndGate$599
    connect \Y $auto$rtlil.cc:3235:OrGate$601
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$612
    connect \A $auto$rtlil.cc:3235:OrGate$601
    connect \B $auto$rtlil.cc:3233:AndGate$611
    connect \Y $auto$rtlil.cc:3235:OrGate$613
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$624
    connect \A $auto$rtlil.cc:3235:OrGate$613
    connect \B $auto$rtlil.cc:3233:AndGate$623
    connect \Y $auto$rtlil.cc:3235:OrGate$625
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$532
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$533
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$534
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$535
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$538
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$539
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$542
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$543
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$544
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$545
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$548
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$549
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$554
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$555
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$556
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$557
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$560
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$561
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$566
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$567
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$568
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$569
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$572
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$573
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$578
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$579
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$580
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$581
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$584
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$585
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$590
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$591
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$592
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$593
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$596
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$597
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$602
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$603
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$604
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$605
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$608
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$609
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$614
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$615
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$616
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$617
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$620
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$621
  end
  cell $specify2 $auto$liberty.cc:737:execute$626
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$627
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$628
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$629
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$630
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$631
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$625
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "54.880000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi222_2
  wire $auto$rtlil.cc:3232:NotGate$633
  wire $auto$rtlil.cc:3232:NotGate$635
  wire $auto$rtlil.cc:3232:NotGate$639
  wire $auto$rtlil.cc:3232:NotGate$643
  wire $auto$rtlil.cc:3232:NotGate$645
  wire $auto$rtlil.cc:3232:NotGate$649
  wire $auto$rtlil.cc:3232:NotGate$655
  wire $auto$rtlil.cc:3232:NotGate$657
  wire $auto$rtlil.cc:3232:NotGate$661
  wire $auto$rtlil.cc:3232:NotGate$667
  wire $auto$rtlil.cc:3232:NotGate$669
  wire $auto$rtlil.cc:3232:NotGate$673
  wire $auto$rtlil.cc:3232:NotGate$679
  wire $auto$rtlil.cc:3232:NotGate$681
  wire $auto$rtlil.cc:3232:NotGate$685
  wire $auto$rtlil.cc:3232:NotGate$691
  wire $auto$rtlil.cc:3232:NotGate$693
  wire $auto$rtlil.cc:3232:NotGate$697
  wire $auto$rtlil.cc:3232:NotGate$703
  wire $auto$rtlil.cc:3232:NotGate$705
  wire $auto$rtlil.cc:3232:NotGate$709
  wire $auto$rtlil.cc:3232:NotGate$715
  wire $auto$rtlil.cc:3232:NotGate$717
  wire $auto$rtlil.cc:3232:NotGate$721
  wire $auto$rtlil.cc:3233:AndGate$637
  wire $auto$rtlil.cc:3233:AndGate$641
  wire $auto$rtlil.cc:3233:AndGate$647
  wire $auto$rtlil.cc:3233:AndGate$651
  wire $auto$rtlil.cc:3233:AndGate$659
  wire $auto$rtlil.cc:3233:AndGate$663
  wire $auto$rtlil.cc:3233:AndGate$671
  wire $auto$rtlil.cc:3233:AndGate$675
  wire $auto$rtlil.cc:3233:AndGate$683
  wire $auto$rtlil.cc:3233:AndGate$687
  wire $auto$rtlil.cc:3233:AndGate$695
  wire $auto$rtlil.cc:3233:AndGate$699
  wire $auto$rtlil.cc:3233:AndGate$707
  wire $auto$rtlil.cc:3233:AndGate$711
  wire $auto$rtlil.cc:3233:AndGate$719
  wire $auto$rtlil.cc:3233:AndGate$723
  wire $auto$rtlil.cc:3235:OrGate$653
  wire $auto$rtlil.cc:3235:OrGate$665
  wire $auto$rtlil.cc:3235:OrGate$677
  wire $auto$rtlil.cc:3235:OrGate$689
  wire $auto$rtlil.cc:3235:OrGate$701
  wire $auto$rtlil.cc:3235:OrGate$713
  wire $auto$rtlil.cc:3235:OrGate$725
  attribute \capacitance "0.009805"
  wire input 1 \A1
  attribute \capacitance "0.008933"
  wire input 2 \A2
  attribute \capacitance "0.009388"
  wire input 3 \B1
  attribute \capacitance "0.008837"
  wire input 4 \B2
  attribute \capacitance "0.009243"
  wire input 6 \C1
  attribute \capacitance "0.008987"
  wire input 7 \C2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$636
    connect \A $auto$rtlil.cc:3232:NotGate$633
    connect \B $auto$rtlil.cc:3232:NotGate$635
    connect \Y $auto$rtlil.cc:3233:AndGate$637
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$640
    connect \A $auto$rtlil.cc:3233:AndGate$637
    connect \B $auto$rtlil.cc:3232:NotGate$639
    connect \Y $auto$rtlil.cc:3233:AndGate$641
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$646
    connect \A $auto$rtlil.cc:3232:NotGate$643
    connect \B $auto$rtlil.cc:3232:NotGate$645
    connect \Y $auto$rtlil.cc:3233:AndGate$647
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$650
    connect \A $auto$rtlil.cc:3233:AndGate$647
    connect \B $auto$rtlil.cc:3232:NotGate$649
    connect \Y $auto$rtlil.cc:3233:AndGate$651
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$658
    connect \A $auto$rtlil.cc:3232:NotGate$655
    connect \B $auto$rtlil.cc:3232:NotGate$657
    connect \Y $auto$rtlil.cc:3233:AndGate$659
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$662
    connect \A $auto$rtlil.cc:3233:AndGate$659
    connect \B $auto$rtlil.cc:3232:NotGate$661
    connect \Y $auto$rtlil.cc:3233:AndGate$663
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$670
    connect \A $auto$rtlil.cc:3232:NotGate$667
    connect \B $auto$rtlil.cc:3232:NotGate$669
    connect \Y $auto$rtlil.cc:3233:AndGate$671
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$674
    connect \A $auto$rtlil.cc:3233:AndGate$671
    connect \B $auto$rtlil.cc:3232:NotGate$673
    connect \Y $auto$rtlil.cc:3233:AndGate$675
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$682
    connect \A $auto$rtlil.cc:3232:NotGate$679
    connect \B $auto$rtlil.cc:3232:NotGate$681
    connect \Y $auto$rtlil.cc:3233:AndGate$683
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$686
    connect \A $auto$rtlil.cc:3233:AndGate$683
    connect \B $auto$rtlil.cc:3232:NotGate$685
    connect \Y $auto$rtlil.cc:3233:AndGate$687
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$694
    connect \A $auto$rtlil.cc:3232:NotGate$691
    connect \B $auto$rtlil.cc:3232:NotGate$693
    connect \Y $auto$rtlil.cc:3233:AndGate$695
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$698
    connect \A $auto$rtlil.cc:3233:AndGate$695
    connect \B $auto$rtlil.cc:3232:NotGate$697
    connect \Y $auto$rtlil.cc:3233:AndGate$699
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$706
    connect \A $auto$rtlil.cc:3232:NotGate$703
    connect \B $auto$rtlil.cc:3232:NotGate$705
    connect \Y $auto$rtlil.cc:3233:AndGate$707
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$710
    connect \A $auto$rtlil.cc:3233:AndGate$707
    connect \B $auto$rtlil.cc:3232:NotGate$709
    connect \Y $auto$rtlil.cc:3233:AndGate$711
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$718
    connect \A $auto$rtlil.cc:3232:NotGate$715
    connect \B $auto$rtlil.cc:3232:NotGate$717
    connect \Y $auto$rtlil.cc:3233:AndGate$719
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$722
    connect \A $auto$rtlil.cc:3233:AndGate$719
    connect \B $auto$rtlil.cc:3232:NotGate$721
    connect \Y $auto$rtlil.cc:3233:AndGate$723
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$652
    connect \A $auto$rtlil.cc:3233:AndGate$641
    connect \B $auto$rtlil.cc:3233:AndGate$651
    connect \Y $auto$rtlil.cc:3235:OrGate$653
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$664
    connect \A $auto$rtlil.cc:3235:OrGate$653
    connect \B $auto$rtlil.cc:3233:AndGate$663
    connect \Y $auto$rtlil.cc:3235:OrGate$665
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$676
    connect \A $auto$rtlil.cc:3235:OrGate$665
    connect \B $auto$rtlil.cc:3233:AndGate$675
    connect \Y $auto$rtlil.cc:3235:OrGate$677
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$688
    connect \A $auto$rtlil.cc:3235:OrGate$677
    connect \B $auto$rtlil.cc:3233:AndGate$687
    connect \Y $auto$rtlil.cc:3235:OrGate$689
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$700
    connect \A $auto$rtlil.cc:3235:OrGate$689
    connect \B $auto$rtlil.cc:3233:AndGate$699
    connect \Y $auto$rtlil.cc:3235:OrGate$701
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$712
    connect \A $auto$rtlil.cc:3235:OrGate$701
    connect \B $auto$rtlil.cc:3233:AndGate$711
    connect \Y $auto$rtlil.cc:3235:OrGate$713
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$724
    connect \A $auto$rtlil.cc:3235:OrGate$713
    connect \B $auto$rtlil.cc:3233:AndGate$723
    connect \Y $auto$rtlil.cc:3235:OrGate$725
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$632
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$633
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$634
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$635
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$638
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$639
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$642
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$643
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$644
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$645
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$648
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$649
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$654
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$655
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$656
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$657
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$660
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$661
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$666
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$667
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$668
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$669
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$672
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$673
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$678
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$679
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$680
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$681
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$684
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$685
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$690
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$691
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$692
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$693
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$696
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$697
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$702
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$703
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$704
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$705
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$708
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$709
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$714
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$715
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$716
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$717
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$720
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$721
  end
  cell $specify2 $auto$liberty.cc:737:execute$726
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$727
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$728
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$729
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$730
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$731
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$725
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "103.174400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi222_4
  wire $auto$rtlil.cc:3232:NotGate$733
  wire $auto$rtlil.cc:3232:NotGate$735
  wire $auto$rtlil.cc:3232:NotGate$739
  wire $auto$rtlil.cc:3232:NotGate$743
  wire $auto$rtlil.cc:3232:NotGate$745
  wire $auto$rtlil.cc:3232:NotGate$749
  wire $auto$rtlil.cc:3232:NotGate$755
  wire $auto$rtlil.cc:3232:NotGate$757
  wire $auto$rtlil.cc:3232:NotGate$761
  wire $auto$rtlil.cc:3232:NotGate$767
  wire $auto$rtlil.cc:3232:NotGate$769
  wire $auto$rtlil.cc:3232:NotGate$773
  wire $auto$rtlil.cc:3232:NotGate$779
  wire $auto$rtlil.cc:3232:NotGate$781
  wire $auto$rtlil.cc:3232:NotGate$785
  wire $auto$rtlil.cc:3232:NotGate$791
  wire $auto$rtlil.cc:3232:NotGate$793
  wire $auto$rtlil.cc:3232:NotGate$797
  wire $auto$rtlil.cc:3232:NotGate$803
  wire $auto$rtlil.cc:3232:NotGate$805
  wire $auto$rtlil.cc:3232:NotGate$809
  wire $auto$rtlil.cc:3232:NotGate$815
  wire $auto$rtlil.cc:3232:NotGate$817
  wire $auto$rtlil.cc:3232:NotGate$821
  wire $auto$rtlil.cc:3233:AndGate$737
  wire $auto$rtlil.cc:3233:AndGate$741
  wire $auto$rtlil.cc:3233:AndGate$747
  wire $auto$rtlil.cc:3233:AndGate$751
  wire $auto$rtlil.cc:3233:AndGate$759
  wire $auto$rtlil.cc:3233:AndGate$763
  wire $auto$rtlil.cc:3233:AndGate$771
  wire $auto$rtlil.cc:3233:AndGate$775
  wire $auto$rtlil.cc:3233:AndGate$783
  wire $auto$rtlil.cc:3233:AndGate$787
  wire $auto$rtlil.cc:3233:AndGate$795
  wire $auto$rtlil.cc:3233:AndGate$799
  wire $auto$rtlil.cc:3233:AndGate$807
  wire $auto$rtlil.cc:3233:AndGate$811
  wire $auto$rtlil.cc:3233:AndGate$819
  wire $auto$rtlil.cc:3233:AndGate$823
  wire $auto$rtlil.cc:3235:OrGate$753
  wire $auto$rtlil.cc:3235:OrGate$765
  wire $auto$rtlil.cc:3235:OrGate$777
  wire $auto$rtlil.cc:3235:OrGate$789
  wire $auto$rtlil.cc:3235:OrGate$801
  wire $auto$rtlil.cc:3235:OrGate$813
  wire $auto$rtlil.cc:3235:OrGate$825
  attribute \capacitance "0.01906"
  wire input 1 \A1
  attribute \capacitance "0.01856"
  wire input 2 \A2
  attribute \capacitance "0.01911"
  wire input 3 \B1
  attribute \capacitance "0.01795"
  wire input 4 \B2
  attribute \capacitance "0.01904"
  wire input 6 \C1
  attribute \capacitance "0.01802"
  wire input 7 \C2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$736
    connect \A $auto$rtlil.cc:3232:NotGate$733
    connect \B $auto$rtlil.cc:3232:NotGate$735
    connect \Y $auto$rtlil.cc:3233:AndGate$737
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$740
    connect \A $auto$rtlil.cc:3233:AndGate$737
    connect \B $auto$rtlil.cc:3232:NotGate$739
    connect \Y $auto$rtlil.cc:3233:AndGate$741
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$746
    connect \A $auto$rtlil.cc:3232:NotGate$743
    connect \B $auto$rtlil.cc:3232:NotGate$745
    connect \Y $auto$rtlil.cc:3233:AndGate$747
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$750
    connect \A $auto$rtlil.cc:3233:AndGate$747
    connect \B $auto$rtlil.cc:3232:NotGate$749
    connect \Y $auto$rtlil.cc:3233:AndGate$751
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$758
    connect \A $auto$rtlil.cc:3232:NotGate$755
    connect \B $auto$rtlil.cc:3232:NotGate$757
    connect \Y $auto$rtlil.cc:3233:AndGate$759
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$762
    connect \A $auto$rtlil.cc:3233:AndGate$759
    connect \B $auto$rtlil.cc:3232:NotGate$761
    connect \Y $auto$rtlil.cc:3233:AndGate$763
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$770
    connect \A $auto$rtlil.cc:3232:NotGate$767
    connect \B $auto$rtlil.cc:3232:NotGate$769
    connect \Y $auto$rtlil.cc:3233:AndGate$771
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$774
    connect \A $auto$rtlil.cc:3233:AndGate$771
    connect \B $auto$rtlil.cc:3232:NotGate$773
    connect \Y $auto$rtlil.cc:3233:AndGate$775
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$782
    connect \A $auto$rtlil.cc:3232:NotGate$779
    connect \B $auto$rtlil.cc:3232:NotGate$781
    connect \Y $auto$rtlil.cc:3233:AndGate$783
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$786
    connect \A $auto$rtlil.cc:3233:AndGate$783
    connect \B $auto$rtlil.cc:3232:NotGate$785
    connect \Y $auto$rtlil.cc:3233:AndGate$787
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$794
    connect \A $auto$rtlil.cc:3232:NotGate$791
    connect \B $auto$rtlil.cc:3232:NotGate$793
    connect \Y $auto$rtlil.cc:3233:AndGate$795
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$798
    connect \A $auto$rtlil.cc:3233:AndGate$795
    connect \B $auto$rtlil.cc:3232:NotGate$797
    connect \Y $auto$rtlil.cc:3233:AndGate$799
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$806
    connect \A $auto$rtlil.cc:3232:NotGate$803
    connect \B $auto$rtlil.cc:3232:NotGate$805
    connect \Y $auto$rtlil.cc:3233:AndGate$807
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$810
    connect \A $auto$rtlil.cc:3233:AndGate$807
    connect \B $auto$rtlil.cc:3232:NotGate$809
    connect \Y $auto$rtlil.cc:3233:AndGate$811
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$818
    connect \A $auto$rtlil.cc:3232:NotGate$815
    connect \B $auto$rtlil.cc:3232:NotGate$817
    connect \Y $auto$rtlil.cc:3233:AndGate$819
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$822
    connect \A $auto$rtlil.cc:3233:AndGate$819
    connect \B $auto$rtlil.cc:3232:NotGate$821
    connect \Y $auto$rtlil.cc:3233:AndGate$823
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$752
    connect \A $auto$rtlil.cc:3233:AndGate$741
    connect \B $auto$rtlil.cc:3233:AndGate$751
    connect \Y $auto$rtlil.cc:3235:OrGate$753
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$764
    connect \A $auto$rtlil.cc:3235:OrGate$753
    connect \B $auto$rtlil.cc:3233:AndGate$763
    connect \Y $auto$rtlil.cc:3235:OrGate$765
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$776
    connect \A $auto$rtlil.cc:3235:OrGate$765
    connect \B $auto$rtlil.cc:3233:AndGate$775
    connect \Y $auto$rtlil.cc:3235:OrGate$777
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$788
    connect \A $auto$rtlil.cc:3235:OrGate$777
    connect \B $auto$rtlil.cc:3233:AndGate$787
    connect \Y $auto$rtlil.cc:3235:OrGate$789
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$800
    connect \A $auto$rtlil.cc:3235:OrGate$789
    connect \B $auto$rtlil.cc:3233:AndGate$799
    connect \Y $auto$rtlil.cc:3235:OrGate$801
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$812
    connect \A $auto$rtlil.cc:3235:OrGate$801
    connect \B $auto$rtlil.cc:3233:AndGate$811
    connect \Y $auto$rtlil.cc:3235:OrGate$813
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$824
    connect \A $auto$rtlil.cc:3235:OrGate$813
    connect \B $auto$rtlil.cc:3233:AndGate$823
    connect \Y $auto$rtlil.cc:3235:OrGate$825
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$732
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$733
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$734
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$735
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$738
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$739
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$742
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$743
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$744
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$745
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$748
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$749
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$754
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$755
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$756
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$757
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$760
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$761
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$766
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$767
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$768
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$769
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$772
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$773
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$778
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$779
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$780
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$781
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$784
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$785
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$790
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$791
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$792
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$793
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$796
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$797
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$802
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$803
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$804
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$805
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$808
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$809
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$814
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$815
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$816
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$817
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$820
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$821
  end
  cell $specify2 $auto$liberty.cc:737:execute$826
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$827
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$828
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$829
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$830
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$831
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$825
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.756800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi22_1
  wire $auto$rtlil.cc:3232:NotGate$278
  wire $auto$rtlil.cc:3232:NotGate$280
  wire $auto$rtlil.cc:3232:NotGate$284
  wire $auto$rtlil.cc:3232:NotGate$286
  wire $auto$rtlil.cc:3232:NotGate$292
  wire $auto$rtlil.cc:3232:NotGate$294
  wire $auto$rtlil.cc:3232:NotGate$300
  wire $auto$rtlil.cc:3232:NotGate$302
  wire $auto$rtlil.cc:3233:AndGate$282
  wire $auto$rtlil.cc:3233:AndGate$288
  wire $auto$rtlil.cc:3233:AndGate$296
  wire $auto$rtlil.cc:3233:AndGate$304
  wire $auto$rtlil.cc:3235:OrGate$290
  wire $auto$rtlil.cc:3235:OrGate$298
  wire $auto$rtlil.cc:3235:OrGate$306
  attribute \capacitance "0.004816"
  wire input 1 \A1
  attribute \capacitance "0.004762"
  wire input 2 \A2
  attribute \capacitance "0.004618"
  wire input 3 \B1
  attribute \capacitance "0.004493"
  wire input 4 \B2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$281
    connect \A $auto$rtlil.cc:3232:NotGate$278
    connect \B $auto$rtlil.cc:3232:NotGate$280
    connect \Y $auto$rtlil.cc:3233:AndGate$282
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$287
    connect \A $auto$rtlil.cc:3232:NotGate$284
    connect \B $auto$rtlil.cc:3232:NotGate$286
    connect \Y $auto$rtlil.cc:3233:AndGate$288
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$295
    connect \A $auto$rtlil.cc:3232:NotGate$292
    connect \B $auto$rtlil.cc:3232:NotGate$294
    connect \Y $auto$rtlil.cc:3233:AndGate$296
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$303
    connect \A $auto$rtlil.cc:3232:NotGate$300
    connect \B $auto$rtlil.cc:3232:NotGate$302
    connect \Y $auto$rtlil.cc:3233:AndGate$304
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$289
    connect \A $auto$rtlil.cc:3233:AndGate$282
    connect \B $auto$rtlil.cc:3233:AndGate$288
    connect \Y $auto$rtlil.cc:3235:OrGate$290
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$297
    connect \A $auto$rtlil.cc:3235:OrGate$290
    connect \B $auto$rtlil.cc:3233:AndGate$296
    connect \Y $auto$rtlil.cc:3235:OrGate$298
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$305
    connect \A $auto$rtlil.cc:3235:OrGate$298
    connect \B $auto$rtlil.cc:3233:AndGate$304
    connect \Y $auto$rtlil.cc:3235:OrGate$306
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$277
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$278
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$279
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$280
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$283
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$284
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$285
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$286
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$291
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$292
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$293
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$294
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$299
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$300
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$301
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$302
  end
  cell $specify2 $auto$liberty.cc:737:execute$307
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$308
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$309
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$310
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$306
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.123200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi22_2
  wire $auto$rtlil.cc:3232:NotGate$312
  wire $auto$rtlil.cc:3232:NotGate$314
  wire $auto$rtlil.cc:3232:NotGate$318
  wire $auto$rtlil.cc:3232:NotGate$320
  wire $auto$rtlil.cc:3232:NotGate$326
  wire $auto$rtlil.cc:3232:NotGate$328
  wire $auto$rtlil.cc:3232:NotGate$334
  wire $auto$rtlil.cc:3232:NotGate$336
  wire $auto$rtlil.cc:3233:AndGate$316
  wire $auto$rtlil.cc:3233:AndGate$322
  wire $auto$rtlil.cc:3233:AndGate$330
  wire $auto$rtlil.cc:3233:AndGate$338
  wire $auto$rtlil.cc:3235:OrGate$324
  wire $auto$rtlil.cc:3235:OrGate$332
  wire $auto$rtlil.cc:3235:OrGate$340
  attribute \capacitance "0.009274"
  wire input 1 \A1
  attribute \capacitance "0.009652"
  wire input 2 \A2
  attribute \capacitance "0.00885"
  wire input 3 \B1
  attribute \capacitance "0.009067"
  wire input 4 \B2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$315
    connect \A $auto$rtlil.cc:3232:NotGate$312
    connect \B $auto$rtlil.cc:3232:NotGate$314
    connect \Y $auto$rtlil.cc:3233:AndGate$316
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$321
    connect \A $auto$rtlil.cc:3232:NotGate$318
    connect \B $auto$rtlil.cc:3232:NotGate$320
    connect \Y $auto$rtlil.cc:3233:AndGate$322
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$329
    connect \A $auto$rtlil.cc:3232:NotGate$326
    connect \B $auto$rtlil.cc:3232:NotGate$328
    connect \Y $auto$rtlil.cc:3233:AndGate$330
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$337
    connect \A $auto$rtlil.cc:3232:NotGate$334
    connect \B $auto$rtlil.cc:3232:NotGate$336
    connect \Y $auto$rtlil.cc:3233:AndGate$338
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$323
    connect \A $auto$rtlil.cc:3233:AndGate$316
    connect \B $auto$rtlil.cc:3233:AndGate$322
    connect \Y $auto$rtlil.cc:3235:OrGate$324
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$331
    connect \A $auto$rtlil.cc:3235:OrGate$324
    connect \B $auto$rtlil.cc:3233:AndGate$330
    connect \Y $auto$rtlil.cc:3235:OrGate$332
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$339
    connect \A $auto$rtlil.cc:3235:OrGate$332
    connect \B $auto$rtlil.cc:3233:AndGate$338
    connect \Y $auto$rtlil.cc:3235:OrGate$340
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$311
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$312
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$313
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$314
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$317
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$318
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$319
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$320
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$325
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$326
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$327
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$328
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$333
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$334
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$335
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$336
  end
  cell $specify2 $auto$liberty.cc:737:execute$341
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$342
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$343
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$344
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$340
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "70.246400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__aoi22_4
  wire $auto$rtlil.cc:3232:NotGate$346
  wire $auto$rtlil.cc:3232:NotGate$348
  wire $auto$rtlil.cc:3232:NotGate$352
  wire $auto$rtlil.cc:3232:NotGate$354
  wire $auto$rtlil.cc:3232:NotGate$360
  wire $auto$rtlil.cc:3232:NotGate$362
  wire $auto$rtlil.cc:3232:NotGate$368
  wire $auto$rtlil.cc:3232:NotGate$370
  wire $auto$rtlil.cc:3233:AndGate$350
  wire $auto$rtlil.cc:3233:AndGate$356
  wire $auto$rtlil.cc:3233:AndGate$364
  wire $auto$rtlil.cc:3233:AndGate$372
  wire $auto$rtlil.cc:3235:OrGate$358
  wire $auto$rtlil.cc:3235:OrGate$366
  wire $auto$rtlil.cc:3235:OrGate$374
  attribute \capacitance "0.01775"
  wire input 1 \A1
  attribute \capacitance "0.01835"
  wire input 2 \A2
  attribute \capacitance "0.01752"
  wire input 3 \B1
  attribute \capacitance "0.01788"
  wire input 4 \B2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$349
    connect \A $auto$rtlil.cc:3232:NotGate$346
    connect \B $auto$rtlil.cc:3232:NotGate$348
    connect \Y $auto$rtlil.cc:3233:AndGate$350
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$355
    connect \A $auto$rtlil.cc:3232:NotGate$352
    connect \B $auto$rtlil.cc:3232:NotGate$354
    connect \Y $auto$rtlil.cc:3233:AndGate$356
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$363
    connect \A $auto$rtlil.cc:3232:NotGate$360
    connect \B $auto$rtlil.cc:3232:NotGate$362
    connect \Y $auto$rtlil.cc:3233:AndGate$364
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$371
    connect \A $auto$rtlil.cc:3232:NotGate$368
    connect \B $auto$rtlil.cc:3232:NotGate$370
    connect \Y $auto$rtlil.cc:3233:AndGate$372
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$357
    connect \A $auto$rtlil.cc:3233:AndGate$350
    connect \B $auto$rtlil.cc:3233:AndGate$356
    connect \Y $auto$rtlil.cc:3235:OrGate$358
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$365
    connect \A $auto$rtlil.cc:3235:OrGate$358
    connect \B $auto$rtlil.cc:3233:AndGate$364
    connect \Y $auto$rtlil.cc:3235:OrGate$366
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$373
    connect \A $auto$rtlil.cc:3235:OrGate$366
    connect \B $auto$rtlil.cc:3233:AndGate$372
    connect \Y $auto$rtlil.cc:3235:OrGate$374
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$345
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$346
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$347
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$348
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$351
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$352
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$353
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$354
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$359
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$360
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$361
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$362
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$367
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$368
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$369
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$370
  end
  cell $specify2 $auto$liberty.cc:737:execute$375
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$376
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$377
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$378
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$374
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.171200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__buf_1
  attribute \capacitance "0.002877"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$834
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "83.417600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__buf_12
  attribute \capacitance "0.02708"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$832
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "109.760000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__buf_16
  attribute \capacitance "0.03618"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$833
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__buf_2
  attribute \capacitance "0.004863"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$836
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "136.102400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__buf_20
  attribute \capacitance "0.04521"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$835
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__buf_3
  attribute \capacitance "0.004859"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$837
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.732800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__buf_4
  attribute \capacitance "0.009149"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$838
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "57.075200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__buf_8
  attribute \capacitance "0.01808"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$839
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \liberty_cell 1
attribute \area "30.732800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__bufz_1
  wire $auto$liberty.cc:190:create_tristate$857
  wire $auto$rtlil.cc:3232:NotGate$853
  wire $auto$rtlil.cc:3232:NotGate$856
  attribute \capacitance "0.005752"
  wire input 1 \EN
  attribute \capacitance "0.003106"
  wire input 2 \I
  attribute \capacitance "0.002789"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$854
    parameter \WIDTH 1
    connect \A \I
    connect \EN $auto$rtlil.cc:3232:NotGate$856
    connect \Y $auto$liberty.cc:190:create_tristate$857
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$855
    connect \A $auto$rtlil.cc:3232:NotGate$853
    connect \Y $auto$rtlil.cc:3232:NotGate$856
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$852
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$853
  end
  connect \Z $auto$liberty.cc:190:create_tristate$857
end
attribute \liberty_cell 1
attribute \area "100.979200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__bufz_12
  wire $auto$liberty.cc:190:create_tristate$845
  wire $auto$rtlil.cc:3232:NotGate$841
  wire $auto$rtlil.cc:3232:NotGate$844
  attribute \capacitance "0.008303"
  wire input 1 \EN
  attribute \capacitance "0.02661"
  wire input 2 \I
  attribute \capacitance "0.02189"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$842
    parameter \WIDTH 1
    connect \A \I
    connect \EN $auto$rtlil.cc:3232:NotGate$844
    connect \Y $auto$liberty.cc:190:create_tristate$845
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$843
    connect \A $auto$rtlil.cc:3232:NotGate$841
    connect \Y $auto$rtlil.cc:3232:NotGate$844
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$840
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$841
  end
  connect \Z $auto$liberty.cc:190:create_tristate$845
end
attribute \liberty_cell 1
attribute \area "127.321600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__bufz_16
  wire $auto$liberty.cc:190:create_tristate$851
  wire $auto$rtlil.cc:3232:NotGate$847
  wire $auto$rtlil.cc:3232:NotGate$850
  attribute \capacitance "0.008171"
  wire input 1 \EN
  attribute \capacitance "0.03485"
  wire input 2 \I
  attribute \capacitance "0.02973"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$848
    parameter \WIDTH 1
    connect \A \I
    connect \EN $auto$rtlil.cc:3232:NotGate$850
    connect \Y $auto$liberty.cc:190:create_tristate$851
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$849
    connect \A $auto$rtlil.cc:3232:NotGate$847
    connect \Y $auto$rtlil.cc:3232:NotGate$850
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$846
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$847
  end
  connect \Z $auto$liberty.cc:190:create_tristate$851
end
attribute \liberty_cell 1
attribute \area "32.928000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__bufz_2
  wire $auto$liberty.cc:190:create_tristate$863
  wire $auto$rtlil.cc:3232:NotGate$859
  wire $auto$rtlil.cc:3232:NotGate$862
  attribute \capacitance "0.00831"
  wire input 1 \EN
  attribute \capacitance "0.004705"
  wire input 2 \I
  attribute \capacitance "0.003383"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$860
    parameter \WIDTH 1
    connect \A \I
    connect \EN $auto$rtlil.cc:3232:NotGate$862
    connect \Y $auto$liberty.cc:190:create_tristate$863
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$861
    connect \A $auto$rtlil.cc:3232:NotGate$859
    connect \Y $auto$rtlil.cc:3232:NotGate$862
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$858
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$859
  end
  connect \Z $auto$liberty.cc:190:create_tristate$863
end
attribute \liberty_cell 1
attribute \area "43.904000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__bufz_3
  wire $auto$liberty.cc:190:create_tristate$869
  wire $auto$rtlil.cc:3232:NotGate$865
  wire $auto$rtlil.cc:3232:NotGate$868
  attribute \capacitance "0.008283"
  wire input 1 \EN
  attribute \capacitance "0.007466"
  wire input 2 \I
  attribute \capacitance "0.006155"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$866
    parameter \WIDTH 1
    connect \A \I
    connect \EN $auto$rtlil.cc:3232:NotGate$868
    connect \Y $auto$liberty.cc:190:create_tristate$869
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$867
    connect \A $auto$rtlil.cc:3232:NotGate$865
    connect \Y $auto$rtlil.cc:3232:NotGate$868
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$864
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$865
  end
  connect \Z $auto$liberty.cc:190:create_tristate$869
end
attribute \liberty_cell 1
attribute \area "48.294400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__bufz_4
  wire $auto$liberty.cc:190:create_tristate$875
  wire $auto$rtlil.cc:3232:NotGate$871
  wire $auto$rtlil.cc:3232:NotGate$874
  attribute \capacitance "0.008257"
  wire input 1 \EN
  attribute \capacitance "0.00908"
  wire input 2 \I
  attribute \capacitance "0.006947"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$872
    parameter \WIDTH 1
    connect \A \I
    connect \EN $auto$rtlil.cc:3232:NotGate$874
    connect \Y $auto$liberty.cc:190:create_tristate$875
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$873
    connect \A $auto$rtlil.cc:3232:NotGate$871
    connect \Y $auto$rtlil.cc:3232:NotGate$874
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$870
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$871
  end
  connect \Z $auto$liberty.cc:190:create_tristate$875
end
attribute \liberty_cell 1
attribute \area "74.636800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__bufz_8
  wire $auto$liberty.cc:190:create_tristate$881
  wire $auto$rtlil.cc:3232:NotGate$877
  wire $auto$rtlil.cc:3232:NotGate$880
  attribute \capacitance "0.008323"
  wire input 1 \EN
  attribute \capacitance "0.01781"
  wire input 2 \I
  attribute \capacitance "0.01413"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$878
    parameter \WIDTH 1
    connect \A \I
    connect \EN $auto$rtlil.cc:3232:NotGate$880
    connect \Y $auto$liberty.cc:190:create_tristate$881
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$879
    connect \A $auto$rtlil.cc:3232:NotGate$877
    connect \Y $auto$rtlil.cc:3232:NotGate$880
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$876
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$877
  end
  connect \Z $auto$liberty.cc:190:create_tristate$881
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.171200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
  attribute \capacitance "0.003595"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$884
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "83.417600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkbuf_12
  attribute \capacitance "0.01683"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$882
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "109.760000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkbuf_16
  attribute \capacitance "0.02227"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$883
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkbuf_2
  attribute \capacitance "0.003628"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$886
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "136.102400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkbuf_20
  attribute \capacitance "0.0279"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$885
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.732800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkbuf_3
  attribute \capacitance "0.005423"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$887
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.732800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkbuf_4
  attribute \capacitance "0.005404"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$888
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "57.075200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkbuf_8
  attribute \capacitance "0.01115"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$889
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.780800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkinv_1
  wire $auto$rtlil.cc:3232:NotGate$897
  attribute \capacitance "0.004128"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$896
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$897
  end
  cell $specify2 $auto$liberty.cc:737:execute$898
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$897
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "57.075200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkinv_12
  wire $auto$rtlil.cc:3232:NotGate$891
  attribute \capacitance "0.04646"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$890
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$891
  end
  cell $specify2 $auto$liberty.cc:737:execute$892
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$891
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "74.636800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkinv_16
  wire $auto$rtlil.cc:3232:NotGate$894
  attribute \capacitance "0.06224"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$893
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$894
  end
  cell $specify2 $auto$liberty.cc:737:execute$895
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$894
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.171200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkinv_2
  wire $auto$rtlil.cc:3232:NotGate$903
  attribute \capacitance "0.007881"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$902
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$903
  end
  cell $specify2 $auto$liberty.cc:737:execute$904
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$903
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "92.198400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkinv_20
  wire $auto$rtlil.cc:3232:NotGate$900
  attribute \capacitance "0.07861"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$899
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$900
  end
  cell $specify2 $auto$liberty.cc:737:execute$901
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$900
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkinv_3
  wire $auto$rtlil.cc:3232:NotGate$906
  attribute \capacitance "0.01159"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$905
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$906
  end
  cell $specify2 $auto$liberty.cc:737:execute$907
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$906
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkinv_4
  wire $auto$rtlil.cc:3232:NotGate$909
  attribute \capacitance "0.01522"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$908
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$909
  end
  cell $specify2 $auto$liberty.cc:737:execute$910
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$909
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.513600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__clkinv_8
  wire $auto$rtlil.cc:3232:NotGate$912
  attribute \capacitance "0.0309"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$911
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$912
  end
  cell $specify2 $auto$liberty.cc:737:execute$913
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$912
end
attribute \liberty_cell 1
attribute \area "65.856000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnq_1
  wire $auto$rtlil.cc:3232:NotGate$915
  attribute \capacitance "0.003433"
  wire input 3 \CLKN
  attribute \capacitance "0.002447"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$916
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$917
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$914
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$915
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "72.441600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnq_2
  wire $auto$rtlil.cc:3232:NotGate$919
  attribute \capacitance "0.003433"
  wire input 3 \CLKN
  attribute \capacitance "0.002447"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$920
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$921
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$918
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$919
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "83.417600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnq_4
  wire $auto$rtlil.cc:3232:NotGate$923
  attribute \capacitance "0.003433"
  wire input 3 \CLKN
  attribute \capacitance "0.002446"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$924
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$925
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$922
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$923
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "74.636800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1
  wire $auto$rtlil.cc:3232:NotGate$927
  wire $auto$rtlil.cc:3232:NotGate$929
  attribute \capacitance "0.003322"
  wire input 3 \CLKN
  attribute \capacitance "0.003027"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  attribute \capacitance "0.007208"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$930
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_NN0_ $auto$liberty.cc:243:create_ff$931
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$926
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$927
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$928
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$929
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "79.027200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2
  wire $auto$rtlil.cc:3232:NotGate$933
  wire $auto$rtlil.cc:3232:NotGate$935
  attribute \capacitance "0.003223"
  wire input 3 \CLKN
  attribute \capacitance "0.003032"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  attribute \capacitance "0.007152"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$936
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_NN0_ $auto$liberty.cc:243:create_ff$937
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$932
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$933
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$934
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$935
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "87.808000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4
  wire $auto$rtlil.cc:3232:NotGate$939
  wire $auto$rtlil.cc:3232:NotGate$941
  attribute \capacitance "0.003221"
  wire input 3 \CLKN
  attribute \capacitance "0.00303"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  attribute \capacitance "0.007162"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$942
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_NN0_ $auto$liberty.cc:243:create_ff$943
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$938
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$939
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$940
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$941
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "94.393600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1
  wire $auto$rtlil.cc:3232:NotGate$945
  wire $auto$rtlil.cc:3232:NotGate$947
  wire $auto$rtlil.cc:3232:NotGate$949
  attribute \capacitance "0.003384"
  wire input 3 \CLKN
  attribute \capacitance "0.002463"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  attribute \capacitance "0.007594"
  wire input 4 \RN
  attribute \capacitance "0.006526"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$950
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$951
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
    connect \S \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$944
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$945
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$946
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$947
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$948
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$949
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "98.784000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_2
  wire $auto$rtlil.cc:3232:NotGate$953
  wire $auto$rtlil.cc:3232:NotGate$955
  wire $auto$rtlil.cc:3232:NotGate$957
  attribute \capacitance "0.003384"
  wire input 3 \CLKN
  attribute \capacitance "0.002464"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  attribute \capacitance "0.007589"
  wire input 4 \RN
  attribute \capacitance "0.00652"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$958
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$959
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
    connect \S \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$952
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$953
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$954
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$955
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$956
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$957
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "107.564800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_4
  wire $auto$rtlil.cc:3232:NotGate$961
  wire $auto$rtlil.cc:3232:NotGate$963
  wire $auto$rtlil.cc:3232:NotGate$965
  attribute \capacitance "0.003384"
  wire input 3 \CLKN
  attribute \capacitance "0.002469"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  attribute \capacitance "0.007588"
  wire input 4 \RN
  attribute \capacitance "0.006525"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$966
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$967
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
    connect \S \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$960
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$961
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$962
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$963
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$964
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$965
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "79.027200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1
  wire $auto$rtlil.cc:3232:NotGate$969
  wire $auto$rtlil.cc:3232:NotGate$971
  attribute \capacitance "0.003749"
  wire input 3 \CLKN
  attribute \capacitance "0.002653"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  attribute \capacitance "0.006366"
  wire input 4 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$972
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_NN1_ $auto$liberty.cc:243:create_ff$973
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
    connect \R \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$968
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$969
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$970
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$971
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "83.417600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2
  wire $auto$rtlil.cc:3232:NotGate$975
  wire $auto$rtlil.cc:3232:NotGate$977
  attribute \capacitance "0.003746"
  wire input 3 \CLKN
  attribute \capacitance "0.002656"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  attribute \capacitance "0.006362"
  wire input 4 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$978
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_NN1_ $auto$liberty.cc:243:create_ff$979
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
    connect \R \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$974
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$975
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$976
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$977
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "92.198400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4
  wire $auto$rtlil.cc:3232:NotGate$981
  wire $auto$rtlil.cc:3232:NotGate$983
  attribute \capacitance "0.003748"
  wire input 3 \CLKN
  attribute \capacitance "0.002654"
  wire input 1 \D
  wire \IQ1
  wire \IQN1
  wire output 2 \Q
  attribute \capacitance "0.006361"
  wire input 4 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$984
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_NN1_ $auto$liberty.cc:243:create_ff$985
    connect \C \CLKN
    connect \D \D
    connect \Q \IQ1
    connect \R \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$980
    connect \A \CLKN
    connect \Y $auto$rtlil.cc:3232:NotGate$981
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$982
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$983
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "63.660800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffq_1
  attribute \capacitance "0.003222"
  wire input 1 \CLK
  attribute \capacitance "0.002426"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$986
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$987
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "68.051200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffq_2
  attribute \capacitance "0.003222"
  wire input 1 \CLK
  attribute \capacitance "0.00243"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$988
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$989
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "79.027200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffq_4
  attribute \capacitance "0.003375"
  wire input 1 \CLK
  attribute \capacitance "0.002427"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$990
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$991
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "74.636800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
  wire $auto$rtlil.cc:3232:NotGate$993
  attribute \capacitance "0.003378"
  wire input 1 \CLK
  attribute \capacitance "0.00302"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.007237"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$994
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$995
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$992
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$993
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "79.027200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffrnq_2
  wire $auto$rtlil.cc:3232:NotGate$997
  attribute \capacitance "0.003377"
  wire input 1 \CLK
  attribute \capacitance "0.003019"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.00757"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$998
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$999
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$996
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$997
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "87.808000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffrnq_4
  wire $auto$rtlil.cc:3232:NotGate$1001
  attribute \capacitance "0.003378"
  wire input 1 \CLK
  attribute \capacitance "0.003015"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.007568"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1002
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1003
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1000
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1001
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "85.612800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1
  wire $auto$rtlil.cc:3232:NotGate$1005
  wire $auto$rtlil.cc:3232:NotGate$1007
  attribute \capacitance "0.003395"
  wire input 1 \CLK
  attribute \capacitance "0.002386"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.00735"
  wire input 4 \RN
  attribute \capacitance "0.006348"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1008
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$1009
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
    connect \S \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1004
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1005
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1006
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1007
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "90.003200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2
  wire $auto$rtlil.cc:3232:NotGate$1011
  wire $auto$rtlil.cc:3232:NotGate$1013
  attribute \capacitance "0.003386"
  wire input 1 \CLK
  attribute \capacitance "0.002385"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.00735"
  wire input 4 \RN
  attribute \capacitance "0.006344"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1014
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$1015
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
    connect \S \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1010
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1011
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1012
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1013
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "98.784000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_4
  wire $auto$rtlil.cc:3232:NotGate$1017
  wire $auto$rtlil.cc:3232:NotGate$1019
  attribute \capacitance "0.00335"
  wire input 1 \CLK
  attribute \capacitance "0.002595"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.00725"
  wire input 4 \RN
  attribute \capacitance "0.00642"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1020
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$1021
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
    connect \R \RN
    connect \S \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1016
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1017
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1018
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1019
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "79.027200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1
  wire $auto$rtlil.cc:3232:NotGate$1023
  attribute \capacitance "0.003386"
  wire input 1 \CLK
  attribute \capacitance "0.00264"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.006556"
  wire input 4 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1024
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1025
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
    connect \R \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1022
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1023
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "83.417600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffsnq_2
  wire $auto$rtlil.cc:3232:NotGate$1027
  attribute \capacitance "0.003278"
  wire input 1 \CLK
  attribute \capacitance "0.002641"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.006556"
  wire input 4 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1028
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1029
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
    connect \R \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1026
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1027
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "94.393600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dffsnq_4
  wire $auto$rtlil.cc:3232:NotGate$1031
  attribute \capacitance "0.003386"
  wire input 1 \CLK
  attribute \capacitance "0.002641"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.00655"
  wire input 4 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1032
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1033
    connect \C \CLK
    connect \D \D
    connect \Q \IQ1
    connect \R \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1030
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1031
  end
  connect \Q \IQ1
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "24.147200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlya_1
  attribute \capacitance "0.002393"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1034
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.537600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlya_2
  attribute \capacitance "0.002346"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1035
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "37.318400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlya_4
  attribute \capacitance "0.002467"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1036
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.123200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlyb_1
  attribute \capacitance "0.002737"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1037
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.513600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlyb_2
  attribute \capacitance "0.002737"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1038
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "48.294400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlyb_4
  attribute \capacitance "0.00275"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1039
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "54.880000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlyc_1
  attribute \capacitance "0.002744"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1040
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "59.270400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlyc_2
  attribute \capacitance "0.002738"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1041
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "68.051200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlyc_4
  attribute \capacitance "0.002762"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1042
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "74.636800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlyd_1
  attribute \capacitance "0.002738"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1043
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "79.027200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlyd_2
  attribute \capacitance "0.002759"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1044
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "87.808000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__dlyd_4
  attribute \capacitance "0.002738"
  wire input 1 \I
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$1045
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I
  end
  connect \Z \I
end
attribute \liberty_cell 1
attribute \area "4.390400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__endcap
end
attribute \liberty_cell 1
attribute \area "2.195200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fill_1
end
attribute \liberty_cell 1
attribute \area "35.123200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fill_16
end
attribute \liberty_cell 1
attribute \area "4.390400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fill_2
end
attribute \liberty_cell 1
attribute \area "70.246400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fill_32
end
attribute \liberty_cell 1
attribute \area "8.780800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fill_4
end
attribute \liberty_cell 1
attribute \area "140.492800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fill_64
end
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fill_8
end
attribute \liberty_cell 1
attribute \area "35.123200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fillcap_16
end
attribute \liberty_cell 1
attribute \area "70.246400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fillcap_32
end
attribute \liberty_cell 1
attribute \area "8.780800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fillcap_4
end
attribute \liberty_cell 1
attribute \area "140.492800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fillcap_64
end
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__fillcap_8
end
attribute \liberty_cell 1
attribute \area "4.390400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__filltie
end
attribute \liberty_cell 1
attribute \area "19.756800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__hold
  wire $auto$liberty.cc:190:create_tristate$1049
  wire $auto$rtlil.cc:3232:NotGate$1048
  attribute \capacitance "0.0236"
  wire inout 1 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$1046
    parameter \WIDTH 1
    connect \A \Z
    connect \EN $auto$rtlil.cc:3232:NotGate$1048
    connect \Y $auto$liberty.cc:190:create_tristate$1049
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$1047
    connect \A 1'1
    connect \Y $auto$rtlil.cc:3232:NotGate$1048
  end
  connect \Z $auto$liberty.cc:190:create_tristate$1049
end
attribute \liberty_cell 1
attribute \area "68.051200"
attribute \blackbox 1
module \gf180mcu_fd_sc_mcu7t5v0__icgtn_1
  attribute \capacitance "0.006807"
  wire input 3 \CLKN
  attribute \capacitance "0.003326"
  wire input 1 \E
  wire output 2 \Q
  attribute \capacitance "0.003218"
  wire input 4 \TE
end
attribute \liberty_cell 1
attribute \area "72.441600"
attribute \blackbox 1
module \gf180mcu_fd_sc_mcu7t5v0__icgtn_2
  attribute \capacitance "0.007965"
  wire input 3 \CLKN
  attribute \capacitance "0.003326"
  wire input 1 \E
  wire output 2 \Q
  attribute \capacitance "0.00322"
  wire input 4 \TE
end
attribute \liberty_cell 1
attribute \area "81.222400"
attribute \blackbox 1
module \gf180mcu_fd_sc_mcu7t5v0__icgtn_4
  attribute \capacitance "0.007895"
  wire input 3 \CLKN
  attribute \capacitance "0.003316"
  wire input 1 \E
  wire output 2 \Q
  attribute \capacitance "0.003197"
  wire input 4 \TE
end
attribute \liberty_cell 1
attribute \area "61.465600"
attribute \blackbox 1
module \gf180mcu_fd_sc_mcu7t5v0__icgtp_1
  attribute \capacitance "0.006857"
  wire input 1 \CLK
  attribute \capacitance "0.003339"
  wire input 2 \E
  wire output 3 \Q
  attribute \capacitance "0.003215"
  wire input 4 \TE
end
attribute \liberty_cell 1
attribute \area "65.856000"
attribute \blackbox 1
module \gf180mcu_fd_sc_mcu7t5v0__icgtp_2
  attribute \capacitance "0.007848"
  wire input 1 \CLK
  attribute \capacitance "0.003327"
  wire input 2 \E
  wire output 3 \Q
  attribute \capacitance "0.00319"
  wire input 4 \TE
end
attribute \liberty_cell 1
attribute \area "74.636800"
attribute \blackbox 1
module \gf180mcu_fd_sc_mcu7t5v0__icgtp_4
  attribute \capacitance "0.00783"
  wire input 1 \CLK
  attribute \capacitance "0.003301"
  wire input 2 \E
  wire output 3 \Q
  attribute \capacitance "0.003216"
  wire input 4 \TE
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.780800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__inv_1
  wire $auto$rtlil.cc:3232:NotGate$1057
  attribute \capacitance "0.004639"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1056
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1057
  end
  cell $specify2 $auto$liberty.cc:737:execute$1058
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$1057
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "57.075200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__inv_12
  wire $auto$rtlil.cc:3232:NotGate$1051
  attribute \capacitance "0.05434"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1050
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1051
  end
  cell $specify2 $auto$liberty.cc:737:execute$1052
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$1051
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "74.636800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__inv_16
  wire $auto$rtlil.cc:3232:NotGate$1054
  attribute \capacitance "0.07308"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1053
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1054
  end
  cell $specify2 $auto$liberty.cc:737:execute$1055
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$1054
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.171200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__inv_2
  wire $auto$rtlil.cc:3232:NotGate$1063
  attribute \capacitance "0.009108"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1062
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1063
  end
  cell $specify2 $auto$liberty.cc:737:execute$1064
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$1063
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "92.198400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__inv_20
  wire $auto$rtlil.cc:3232:NotGate$1060
  attribute \capacitance "0.09059"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1059
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1060
  end
  cell $specify2 $auto$liberty.cc:737:execute$1061
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$1060
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__inv_3
  wire $auto$rtlil.cc:3232:NotGate$1066
  attribute \capacitance "0.0137"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1065
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1066
  end
  cell $specify2 $auto$liberty.cc:737:execute$1067
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$1066
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__inv_4
  wire $auto$rtlil.cc:3232:NotGate$1069
  attribute \capacitance "0.01813"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1068
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1069
  end
  cell $specify2 $auto$liberty.cc:737:execute$1070
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$1069
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.513600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__inv_8
  wire $auto$rtlil.cc:3232:NotGate$1072
  attribute \capacitance "0.03655"
  wire input 1 \I
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1071
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1072
  end
  cell $specify2 $auto$liberty.cc:737:execute$1073
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \I
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$1072
end
attribute \liberty_cell 1
attribute \area "37.318400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__invz_1
  wire $auto$liberty.cc:190:create_tristate$1097
  wire $auto$rtlil.cc:3232:NotGate$1091
  wire $auto$rtlil.cc:3232:NotGate$1093
  wire $auto$rtlil.cc:3232:NotGate$1096
  attribute \capacitance "0.005895"
  wire input 1 \EN
  attribute \capacitance "0.003099"
  wire input 2 \I
  attribute \capacitance "0.002699"
  wire output 3 \ZN
  cell $tribuf $auto$liberty.cc:186:create_tristate$1094
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3232:NotGate$1091
    connect \EN $auto$rtlil.cc:3232:NotGate$1096
    connect \Y $auto$liberty.cc:190:create_tristate$1097
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$1095
    connect \A $auto$rtlil.cc:3232:NotGate$1093
    connect \Y $auto$rtlil.cc:3232:NotGate$1096
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1090
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1091
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1092
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$1093
  end
  connect \ZN $auto$liberty.cc:190:create_tristate$1097
end
attribute \liberty_cell 1
attribute \area "118.540800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__invz_12
  wire $auto$liberty.cc:190:create_tristate$1081
  wire $auto$rtlil.cc:3232:NotGate$1075
  wire $auto$rtlil.cc:3232:NotGate$1077
  wire $auto$rtlil.cc:3232:NotGate$1080
  attribute \capacitance "0.008895"
  wire input 1 \EN
  attribute \capacitance "0.01346"
  wire input 2 \I
  attribute \capacitance "0.02203"
  wire output 3 \ZN
  cell $tribuf $auto$liberty.cc:186:create_tristate$1078
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3232:NotGate$1075
    connect \EN $auto$rtlil.cc:3232:NotGate$1080
    connect \Y $auto$liberty.cc:190:create_tristate$1081
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$1079
    connect \A $auto$rtlil.cc:3232:NotGate$1077
    connect \Y $auto$rtlil.cc:3232:NotGate$1080
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1074
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1075
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1076
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$1077
  end
  connect \ZN $auto$liberty.cc:190:create_tristate$1081
end
attribute \liberty_cell 1
attribute \area "153.664000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__invz_16
  wire $auto$liberty.cc:190:create_tristate$1089
  wire $auto$rtlil.cc:3232:NotGate$1083
  wire $auto$rtlil.cc:3232:NotGate$1085
  wire $auto$rtlil.cc:3232:NotGate$1088
  attribute \capacitance "0.008856"
  wire input 1 \EN
  attribute \capacitance "0.01782"
  wire input 2 \I
  attribute \capacitance "0.0307"
  wire output 3 \ZN
  cell $tribuf $auto$liberty.cc:186:create_tristate$1086
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3232:NotGate$1083
    connect \EN $auto$rtlil.cc:3232:NotGate$1088
    connect \Y $auto$liberty.cc:190:create_tristate$1089
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$1087
    connect \A $auto$rtlil.cc:3232:NotGate$1085
    connect \Y $auto$rtlil.cc:3232:NotGate$1088
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1082
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1083
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1084
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$1085
  end
  connect \ZN $auto$liberty.cc:190:create_tristate$1089
end
attribute \liberty_cell 1
attribute \area "37.318400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__invz_2
  wire $auto$liberty.cc:190:create_tristate$1105
  wire $auto$rtlil.cc:3232:NotGate$1099
  wire $auto$rtlil.cc:3232:NotGate$1101
  wire $auto$rtlil.cc:3232:NotGate$1104
  attribute \capacitance "0.009034"
  wire input 1 \EN
  attribute \capacitance "0.004821"
  wire input 2 \I
  attribute \capacitance "0.003305"
  wire output 3 \ZN
  cell $tribuf $auto$liberty.cc:186:create_tristate$1102
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3232:NotGate$1099
    connect \EN $auto$rtlil.cc:3232:NotGate$1104
    connect \Y $auto$liberty.cc:190:create_tristate$1105
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$1103
    connect \A $auto$rtlil.cc:3232:NotGate$1101
    connect \Y $auto$rtlil.cc:3232:NotGate$1104
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1098
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1099
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1100
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$1101
  end
  connect \ZN $auto$liberty.cc:190:create_tristate$1105
end
attribute \liberty_cell 1
attribute \area "50.489600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__invz_3
  wire $auto$liberty.cc:190:create_tristate$1113
  wire $auto$rtlil.cc:3232:NotGate$1107
  wire $auto$rtlil.cc:3232:NotGate$1109
  wire $auto$rtlil.cc:3232:NotGate$1112
  attribute \capacitance "0.008875"
  wire input 1 \EN
  attribute \capacitance "0.004589"
  wire input 2 \I
  attribute \capacitance "0.006266"
  wire output 3 \ZN
  cell $tribuf $auto$liberty.cc:186:create_tristate$1110
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3232:NotGate$1107
    connect \EN $auto$rtlil.cc:3232:NotGate$1112
    connect \Y $auto$liberty.cc:190:create_tristate$1113
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$1111
    connect \A $auto$rtlil.cc:3232:NotGate$1109
    connect \Y $auto$rtlil.cc:3232:NotGate$1112
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1106
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1107
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1108
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$1109
  end
  connect \ZN $auto$liberty.cc:190:create_tristate$1113
end
attribute \liberty_cell 1
attribute \area "52.684800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__invz_4
  wire $auto$liberty.cc:190:create_tristate$1121
  wire $auto$rtlil.cc:3232:NotGate$1115
  wire $auto$rtlil.cc:3232:NotGate$1117
  wire $auto$rtlil.cc:3232:NotGate$1120
  attribute \capacitance "0.008905"
  wire input 1 \EN
  attribute \capacitance "0.004581"
  wire input 2 \I
  attribute \capacitance "0.006839"
  wire output 3 \ZN
  cell $tribuf $auto$liberty.cc:186:create_tristate$1118
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3232:NotGate$1115
    connect \EN $auto$rtlil.cc:3232:NotGate$1120
    connect \Y $auto$liberty.cc:190:create_tristate$1121
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$1119
    connect \A $auto$rtlil.cc:3232:NotGate$1117
    connect \Y $auto$rtlil.cc:3232:NotGate$1120
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1114
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1115
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1116
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$1117
  end
  connect \ZN $auto$liberty.cc:190:create_tristate$1121
end
attribute \liberty_cell 1
attribute \area "85.612800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__invz_8
  wire $auto$liberty.cc:190:create_tristate$1129
  wire $auto$rtlil.cc:3232:NotGate$1123
  wire $auto$rtlil.cc:3232:NotGate$1125
  wire $auto$rtlil.cc:3232:NotGate$1128
  attribute \capacitance "0.008897"
  wire input 1 \EN
  attribute \capacitance "0.00903"
  wire input 2 \I
  attribute \capacitance "0.01421"
  wire output 3 \ZN
  cell $tribuf $auto$liberty.cc:186:create_tristate$1126
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3232:NotGate$1123
    connect \EN $auto$rtlil.cc:3232:NotGate$1128
    connect \Y $auto$liberty.cc:190:create_tristate$1129
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$1127
    connect \A $auto$rtlil.cc:3232:NotGate$1125
    connect \Y $auto$rtlil.cc:3232:NotGate$1128
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1122
    connect \A \I
    connect \Y $auto$rtlil.cc:3232:NotGate$1123
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1124
    connect \A \EN
    connect \Y $auto$rtlil.cc:3232:NotGate$1125
  end
  connect \ZN $auto$liberty.cc:190:create_tristate$1129
end
attribute \liberty_cell 1
attribute \area "43.904000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latq_1
  wire $auto$rtlil.cc:3232:NotGate$1131
  attribute \capacitance "0.003016"
  wire input 1 \D
  attribute \capacitance "0.00368"
  wire input 2 \E
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1132
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1133
    connect \D $auto$rtlil.cc:3232:NotGate$1131
    connect \E \E
    connect \Q \IQ1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1130
    connect \A \D
    connect \Y $auto$rtlil.cc:3232:NotGate$1131
  end
  connect \Q \IQN1
end
attribute \liberty_cell 1
attribute \area "48.294400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latq_2
  wire $auto$rtlil.cc:3232:NotGate$1135
  attribute \capacitance "0.003013"
  wire input 1 \D
  attribute \capacitance "0.003646"
  wire input 2 \E
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1136
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1137
    connect \D $auto$rtlil.cc:3232:NotGate$1135
    connect \E \E
    connect \Q \IQ1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1134
    connect \A \D
    connect \Y $auto$rtlil.cc:3232:NotGate$1135
  end
  connect \Q \IQN1
end
attribute \liberty_cell 1
attribute \area "61.465600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latq_4
  wire $auto$rtlil.cc:3232:NotGate$1139
  attribute \capacitance "0.003009"
  wire input 1 \D
  attribute \capacitance "0.003642"
  wire input 2 \E
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1140
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1141
    connect \D $auto$rtlil.cc:3232:NotGate$1139
    connect \E \E
    connect \Q \IQ1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1138
    connect \A \D
    connect \Y $auto$rtlil.cc:3232:NotGate$1139
  end
  connect \Q \IQN1
end
attribute \liberty_cell 1
attribute \area "48.294400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latrnq_1
  wire $auto$liberty.cc:335:create_latch$1146
  wire $auto$liberty.cc:346:create_latch$1148
  wire $auto$liberty.cc:351:create_latch$1150
  wire $auto$rtlil.cc:3232:NotGate$1143
  attribute \capacitance "0.003046"
  wire input 1 \D
  attribute \capacitance "0.007236"
  wire input 2 \E
  wire \IQ2
  wire \IQN2
  wire output 3 \Q
  attribute \capacitance "0.005097"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1144
    connect \A \IQ2
    connect \Y \IQN2
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1145
    connect \A \RN
    connect \Y $auto$liberty.cc:335:create_latch$1146
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1147
    connect \A \D
    connect \B \RN
    connect \Y $auto$liberty.cc:346:create_latch$1148
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1149
    connect \A \E
    connect \B $auto$liberty.cc:335:create_latch$1146
    connect \Y $auto$liberty.cc:351:create_latch$1150
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1151
    connect \D $auto$liberty.cc:346:create_latch$1148
    connect \E $auto$liberty.cc:351:create_latch$1150
    connect \Q \IQ2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1142
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1143
  end
  connect \Q \IQ2
end
attribute \liberty_cell 1
attribute \area "52.684800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latrnq_2
  wire $auto$liberty.cc:335:create_latch$1156
  wire $auto$liberty.cc:346:create_latch$1158
  wire $auto$liberty.cc:351:create_latch$1160
  wire $auto$rtlil.cc:3232:NotGate$1153
  attribute \capacitance "0.003047"
  wire input 1 \D
  attribute \capacitance "0.007234"
  wire input 2 \E
  wire \IQ2
  wire \IQN2
  wire output 3 \Q
  attribute \capacitance "0.005097"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1154
    connect \A \IQ2
    connect \Y \IQN2
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1155
    connect \A \RN
    connect \Y $auto$liberty.cc:335:create_latch$1156
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1157
    connect \A \D
    connect \B \RN
    connect \Y $auto$liberty.cc:346:create_latch$1158
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1159
    connect \A \E
    connect \B $auto$liberty.cc:335:create_latch$1156
    connect \Y $auto$liberty.cc:351:create_latch$1160
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1161
    connect \D $auto$liberty.cc:346:create_latch$1158
    connect \E $auto$liberty.cc:351:create_latch$1160
    connect \Q \IQ2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1152
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1153
  end
  connect \Q \IQ2
end
attribute \liberty_cell 1
attribute \area "68.051200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latrnq_4
  wire $auto$liberty.cc:335:create_latch$1166
  wire $auto$liberty.cc:346:create_latch$1168
  wire $auto$liberty.cc:351:create_latch$1170
  wire $auto$rtlil.cc:3232:NotGate$1163
  attribute \capacitance "0.003046"
  wire input 1 \D
  attribute \capacitance "0.007234"
  wire input 2 \E
  wire \IQ2
  wire \IQN2
  wire output 3 \Q
  attribute \capacitance "0.005093"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1164
    connect \A \IQ2
    connect \Y \IQN2
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1165
    connect \A \RN
    connect \Y $auto$liberty.cc:335:create_latch$1166
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1167
    connect \A \D
    connect \B \RN
    connect \Y $auto$liberty.cc:346:create_latch$1168
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1169
    connect \A \E
    connect \B $auto$liberty.cc:335:create_latch$1166
    connect \Y $auto$liberty.cc:351:create_latch$1170
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1171
    connect \D $auto$liberty.cc:346:create_latch$1168
    connect \E $auto$liberty.cc:351:create_latch$1170
    connect \Q \IQ2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1162
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1163
  end
  connect \Q \IQ2
end
attribute \liberty_cell 1
attribute \area "52.684800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latrsnq_1
  wire $auto$liberty.cc:335:create_latch$1178
  wire $auto$liberty.cc:346:create_latch$1180
  wire $auto$liberty.cc:351:create_latch$1182
  wire $auto$liberty.cc:363:create_latch$1184
  wire $auto$liberty.cc:374:create_latch$1186
  wire $auto$liberty.cc:379:create_latch$1188
  wire $auto$rtlil.cc:3232:NotGate$1173
  wire $auto$rtlil.cc:3232:NotGate$1175
  attribute \capacitance "0.003047"
  wire input 1 \D
  attribute \capacitance "0.007233"
  wire input 2 \E
  wire \IQ2
  wire \IQN2
  wire output 3 \Q
  attribute \capacitance "0.005097"
  wire input 4 \RN
  attribute \capacitance "0.003643"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1176
    connect \A \IQ2
    connect \Y \IQN2
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1177
    connect \A \RN
    connect \Y $auto$liberty.cc:335:create_latch$1178
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1179
    connect \A \D
    connect \B \RN
    connect \Y $auto$liberty.cc:346:create_latch$1180
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1181
    connect \A \E
    connect \B $auto$liberty.cc:335:create_latch$1178
    connect \Y $auto$liberty.cc:351:create_latch$1182
  end
  cell $_NOT_ $auto$liberty.cc:361:create_latch$1183
    connect \A \SETN
    connect \Y $auto$liberty.cc:363:create_latch$1184
  end
  cell $_OR_ $auto$liberty.cc:371:create_latch$1185
    connect \A $auto$liberty.cc:346:create_latch$1180
    connect \B $auto$liberty.cc:363:create_latch$1184
    connect \Y $auto$liberty.cc:374:create_latch$1186
  end
  cell $_OR_ $auto$liberty.cc:376:create_latch$1187
    connect \A $auto$liberty.cc:351:create_latch$1182
    connect \B $auto$liberty.cc:363:create_latch$1184
    connect \Y $auto$liberty.cc:379:create_latch$1188
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1189
    connect \D $auto$liberty.cc:374:create_latch$1186
    connect \E $auto$liberty.cc:379:create_latch$1188
    connect \Q \IQ2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1172
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1173
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1174
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1175
  end
  connect \Q \IQ2
end
attribute \liberty_cell 1
attribute \area "54.880000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latrsnq_2
  wire $auto$liberty.cc:335:create_latch$1196
  wire $auto$liberty.cc:346:create_latch$1198
  wire $auto$liberty.cc:351:create_latch$1200
  wire $auto$liberty.cc:363:create_latch$1202
  wire $auto$liberty.cc:374:create_latch$1204
  wire $auto$liberty.cc:379:create_latch$1206
  wire $auto$rtlil.cc:3232:NotGate$1191
  wire $auto$rtlil.cc:3232:NotGate$1193
  attribute \capacitance "0.003047"
  wire input 1 \D
  attribute \capacitance "0.007231"
  wire input 2 \E
  wire \IQ2
  wire \IQN2
  wire output 3 \Q
  attribute \capacitance "0.005057"
  wire input 4 \RN
  attribute \capacitance "0.003667"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1194
    connect \A \IQ2
    connect \Y \IQN2
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1195
    connect \A \RN
    connect \Y $auto$liberty.cc:335:create_latch$1196
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1197
    connect \A \D
    connect \B \RN
    connect \Y $auto$liberty.cc:346:create_latch$1198
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1199
    connect \A \E
    connect \B $auto$liberty.cc:335:create_latch$1196
    connect \Y $auto$liberty.cc:351:create_latch$1200
  end
  cell $_NOT_ $auto$liberty.cc:361:create_latch$1201
    connect \A \SETN
    connect \Y $auto$liberty.cc:363:create_latch$1202
  end
  cell $_OR_ $auto$liberty.cc:371:create_latch$1203
    connect \A $auto$liberty.cc:346:create_latch$1198
    connect \B $auto$liberty.cc:363:create_latch$1202
    connect \Y $auto$liberty.cc:374:create_latch$1204
  end
  cell $_OR_ $auto$liberty.cc:376:create_latch$1205
    connect \A $auto$liberty.cc:351:create_latch$1200
    connect \B $auto$liberty.cc:363:create_latch$1202
    connect \Y $auto$liberty.cc:379:create_latch$1206
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1207
    connect \D $auto$liberty.cc:374:create_latch$1204
    connect \E $auto$liberty.cc:379:create_latch$1206
    connect \Q \IQ2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1190
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1191
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1192
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1193
  end
  connect \Q \IQ2
end
attribute \liberty_cell 1
attribute \area "68.051200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latrsnq_4
  wire $auto$liberty.cc:335:create_latch$1214
  wire $auto$liberty.cc:346:create_latch$1216
  wire $auto$liberty.cc:351:create_latch$1218
  wire $auto$liberty.cc:363:create_latch$1220
  wire $auto$liberty.cc:374:create_latch$1222
  wire $auto$liberty.cc:379:create_latch$1224
  wire $auto$rtlil.cc:3232:NotGate$1209
  wire $auto$rtlil.cc:3232:NotGate$1211
  attribute \capacitance "0.003047"
  wire input 1 \D
  attribute \capacitance "0.00723"
  wire input 2 \E
  wire \IQ2
  wire \IQN2
  wire output 3 \Q
  attribute \capacitance "0.005059"
  wire input 4 \RN
  attribute \capacitance "0.003668"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1212
    connect \A \IQ2
    connect \Y \IQN2
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1213
    connect \A \RN
    connect \Y $auto$liberty.cc:335:create_latch$1214
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1215
    connect \A \D
    connect \B \RN
    connect \Y $auto$liberty.cc:346:create_latch$1216
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1217
    connect \A \E
    connect \B $auto$liberty.cc:335:create_latch$1214
    connect \Y $auto$liberty.cc:351:create_latch$1218
  end
  cell $_NOT_ $auto$liberty.cc:361:create_latch$1219
    connect \A \SETN
    connect \Y $auto$liberty.cc:363:create_latch$1220
  end
  cell $_OR_ $auto$liberty.cc:371:create_latch$1221
    connect \A $auto$liberty.cc:346:create_latch$1216
    connect \B $auto$liberty.cc:363:create_latch$1220
    connect \Y $auto$liberty.cc:374:create_latch$1222
  end
  cell $_OR_ $auto$liberty.cc:376:create_latch$1223
    connect \A $auto$liberty.cc:351:create_latch$1218
    connect \B $auto$liberty.cc:363:create_latch$1220
    connect \Y $auto$liberty.cc:379:create_latch$1224
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1225
    connect \D $auto$liberty.cc:374:create_latch$1222
    connect \E $auto$liberty.cc:379:create_latch$1224
    connect \Q \IQ2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1208
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$1209
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1210
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1211
  end
  connect \Q \IQ2
end
attribute \liberty_cell 1
attribute \area "46.099200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latsnq_1
  wire $auto$liberty.cc:363:create_latch$1230
  wire $auto$liberty.cc:374:create_latch$1232
  wire $auto$liberty.cc:379:create_latch$1234
  wire $auto$rtlil.cc:3232:NotGate$1227
  attribute \capacitance "0.003251"
  wire input 1 \D
  attribute \capacitance "0.007003"
  wire input 2 \E
  wire \IQ2
  wire \IQN2
  wire output 3 \Q
  attribute \capacitance "0.003946"
  wire input 4 \SETN
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1228
    connect \A \IQ2
    connect \Y \IQN2
  end
  cell $_NOT_ $auto$liberty.cc:361:create_latch$1229
    connect \A \SETN
    connect \Y $auto$liberty.cc:363:create_latch$1230
  end
  cell $_OR_ $auto$liberty.cc:371:create_latch$1231
    connect \A \D
    connect \B $auto$liberty.cc:363:create_latch$1230
    connect \Y $auto$liberty.cc:374:create_latch$1232
  end
  cell $_OR_ $auto$liberty.cc:376:create_latch$1233
    connect \A \E
    connect \B $auto$liberty.cc:363:create_latch$1230
    connect \Y $auto$liberty.cc:379:create_latch$1234
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1235
    connect \D $auto$liberty.cc:374:create_latch$1232
    connect \E $auto$liberty.cc:379:create_latch$1234
    connect \Q \IQ2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1226
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1227
  end
  connect \Q \IQ2
end
attribute \liberty_cell 1
attribute \area "48.294400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latsnq_2
  wire $auto$liberty.cc:363:create_latch$1240
  wire $auto$liberty.cc:374:create_latch$1242
  wire $auto$liberty.cc:379:create_latch$1244
  wire $auto$rtlil.cc:3232:NotGate$1237
  attribute \capacitance "0.003251"
  wire input 1 \D
  attribute \capacitance "0.006963"
  wire input 2 \E
  wire \IQ2
  wire \IQN2
  wire output 3 \Q
  attribute \capacitance "0.003941"
  wire input 4 \SETN
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1238
    connect \A \IQ2
    connect \Y \IQN2
  end
  cell $_NOT_ $auto$liberty.cc:361:create_latch$1239
    connect \A \SETN
    connect \Y $auto$liberty.cc:363:create_latch$1240
  end
  cell $_OR_ $auto$liberty.cc:371:create_latch$1241
    connect \A \D
    connect \B $auto$liberty.cc:363:create_latch$1240
    connect \Y $auto$liberty.cc:374:create_latch$1242
  end
  cell $_OR_ $auto$liberty.cc:376:create_latch$1243
    connect \A \E
    connect \B $auto$liberty.cc:363:create_latch$1240
    connect \Y $auto$liberty.cc:379:create_latch$1244
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1245
    connect \D $auto$liberty.cc:374:create_latch$1242
    connect \E $auto$liberty.cc:379:create_latch$1244
    connect \Q \IQ2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1236
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1237
  end
  connect \Q \IQ2
end
attribute \liberty_cell 1
attribute \area "61.465600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__latsnq_4
  wire $auto$liberty.cc:363:create_latch$1250
  wire $auto$liberty.cc:374:create_latch$1252
  wire $auto$liberty.cc:379:create_latch$1254
  wire $auto$rtlil.cc:3232:NotGate$1247
  attribute \capacitance "0.002922"
  wire input 1 \D
  attribute \capacitance "0.006957"
  wire input 2 \E
  wire \IQ2
  wire \IQN2
  wire output 3 \Q
  attribute \capacitance "0.005128"
  wire input 4 \SETN
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1248
    connect \A \IQ2
    connect \Y \IQN2
  end
  cell $_NOT_ $auto$liberty.cc:361:create_latch$1249
    connect \A \SETN
    connect \Y $auto$liberty.cc:363:create_latch$1250
  end
  cell $_OR_ $auto$liberty.cc:371:create_latch$1251
    connect \A \D
    connect \B $auto$liberty.cc:363:create_latch$1250
    connect \Y $auto$liberty.cc:374:create_latch$1252
  end
  cell $_OR_ $auto$liberty.cc:376:create_latch$1253
    connect \A \E
    connect \B $auto$liberty.cc:363:create_latch$1250
    connect \Y $auto$liberty.cc:379:create_latch$1254
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1255
    connect \D $auto$liberty.cc:374:create_latch$1252
    connect \E $auto$liberty.cc:379:create_latch$1254
    connect \Q \IQ2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1246
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$1247
  end
  connect \Q \IQ2
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.537600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__mux2_1
  wire $auto$rtlil.cc:3232:NotGate$1257
  wire $auto$rtlil.cc:3233:AndGate$1259
  wire $auto$rtlil.cc:3233:AndGate$1261
  wire $auto$rtlil.cc:3235:OrGate$1263
  attribute \capacitance "0.003135"
  wire input 1 \I0
  attribute \capacitance "0.002922"
  wire input 2 \I1
  attribute \capacitance "0.006203"
  wire input 3 \S
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1258
    connect \A \I0
    connect \B $auto$rtlil.cc:3232:NotGate$1257
    connect \Y $auto$rtlil.cc:3233:AndGate$1259
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1260
    connect \A \I1
    connect \B \S
    connect \Y $auto$rtlil.cc:3233:AndGate$1261
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1262
    connect \A $auto$rtlil.cc:3233:AndGate$1259
    connect \B $auto$rtlil.cc:3233:AndGate$1261
    connect \Y $auto$rtlil.cc:3235:OrGate$1263
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1256
    connect \A \S
    connect \Y $auto$rtlil.cc:3232:NotGate$1257
  end
  cell $specify2 $auto$liberty.cc:737:execute$1264
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$1265
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1266
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I0
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$1263
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "32.928000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__mux2_2
  wire $auto$rtlil.cc:3232:NotGate$1268
  wire $auto$rtlil.cc:3233:AndGate$1270
  wire $auto$rtlil.cc:3233:AndGate$1272
  wire $auto$rtlil.cc:3235:OrGate$1274
  attribute \capacitance "0.004614"
  wire input 1 \I0
  attribute \capacitance "0.004623"
  wire input 2 \I1
  attribute \capacitance "0.009858"
  wire input 3 \S
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1269
    connect \A \I0
    connect \B $auto$rtlil.cc:3232:NotGate$1268
    connect \Y $auto$rtlil.cc:3233:AndGate$1270
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1271
    connect \A \I1
    connect \B \S
    connect \Y $auto$rtlil.cc:3233:AndGate$1272
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1273
    connect \A $auto$rtlil.cc:3233:AndGate$1270
    connect \B $auto$rtlil.cc:3233:AndGate$1272
    connect \Y $auto$rtlil.cc:3235:OrGate$1274
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1267
    connect \A \S
    connect \Y $auto$rtlil.cc:3232:NotGate$1268
  end
  cell $specify2 $auto$liberty.cc:737:execute$1275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$1276
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1277
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I0
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$1274
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "41.708800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__mux2_4
  wire $auto$rtlil.cc:3232:NotGate$1279
  wire $auto$rtlil.cc:3233:AndGate$1281
  wire $auto$rtlil.cc:3233:AndGate$1283
  wire $auto$rtlil.cc:3235:OrGate$1285
  attribute \capacitance "0.004614"
  wire input 1 \I0
  attribute \capacitance "0.004585"
  wire input 2 \I1
  attribute \capacitance "0.009782"
  wire input 3 \S
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1280
    connect \A \I0
    connect \B $auto$rtlil.cc:3232:NotGate$1279
    connect \Y $auto$rtlil.cc:3233:AndGate$1281
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1282
    connect \A \I1
    connect \B \S
    connect \Y $auto$rtlil.cc:3233:AndGate$1283
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1284
    connect \A $auto$rtlil.cc:3233:AndGate$1281
    connect \B $auto$rtlil.cc:3233:AndGate$1283
    connect \Y $auto$rtlil.cc:3235:OrGate$1285
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1278
    connect \A \S
    connect \Y $auto$rtlil.cc:3232:NotGate$1279
  end
  cell $specify2 $auto$liberty.cc:737:execute$1286
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$1287
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1288
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I0
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$1285
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "70.246400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__mux4_1
  wire $auto$rtlil.cc:3232:NotGate$1290
  wire $auto$rtlil.cc:3232:NotGate$1294
  wire $auto$rtlil.cc:3232:NotGate$1300
  wire $auto$rtlil.cc:3232:NotGate$1306
  wire $auto$rtlil.cc:3233:AndGate$1292
  wire $auto$rtlil.cc:3233:AndGate$1296
  wire $auto$rtlil.cc:3233:AndGate$1298
  wire $auto$rtlil.cc:3233:AndGate$1302
  wire $auto$rtlil.cc:3233:AndGate$1308
  wire $auto$rtlil.cc:3233:AndGate$1310
  wire $auto$rtlil.cc:3233:AndGate$1314
  wire $auto$rtlil.cc:3233:AndGate$1316
  wire $auto$rtlil.cc:3235:OrGate$1304
  wire $auto$rtlil.cc:3235:OrGate$1312
  wire $auto$rtlil.cc:3235:OrGate$1318
  attribute \capacitance "0.002821"
  wire input 1 \I0
  attribute \capacitance "0.002882"
  wire input 2 \I1
  attribute \capacitance "0.002795"
  wire input 3 \I2
  attribute \capacitance "0.002793"
  wire input 4 \I3
  attribute \capacitance "0.01014"
  wire input 7 \S0
  attribute \capacitance "0.005554"
  wire input 5 \S1
  wire output 6 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1291
    connect \A \I0
    connect \B $auto$rtlil.cc:3232:NotGate$1290
    connect \Y $auto$rtlil.cc:3233:AndGate$1292
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1295
    connect \A $auto$rtlil.cc:3233:AndGate$1292
    connect \B $auto$rtlil.cc:3232:NotGate$1294
    connect \Y $auto$rtlil.cc:3233:AndGate$1296
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1297
    connect \A \I1
    connect \B \S0
    connect \Y $auto$rtlil.cc:3233:AndGate$1298
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1301
    connect \A $auto$rtlil.cc:3233:AndGate$1298
    connect \B $auto$rtlil.cc:3232:NotGate$1300
    connect \Y $auto$rtlil.cc:3233:AndGate$1302
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1307
    connect \A \I2
    connect \B $auto$rtlil.cc:3232:NotGate$1306
    connect \Y $auto$rtlil.cc:3233:AndGate$1308
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1309
    connect \A $auto$rtlil.cc:3233:AndGate$1308
    connect \B \S1
    connect \Y $auto$rtlil.cc:3233:AndGate$1310
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1313
    connect \A \I3
    connect \B \S0
    connect \Y $auto$rtlil.cc:3233:AndGate$1314
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1315
    connect \A $auto$rtlil.cc:3233:AndGate$1314
    connect \B \S1
    connect \Y $auto$rtlil.cc:3233:AndGate$1316
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1303
    connect \A $auto$rtlil.cc:3233:AndGate$1296
    connect \B $auto$rtlil.cc:3233:AndGate$1302
    connect \Y $auto$rtlil.cc:3235:OrGate$1304
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1311
    connect \A $auto$rtlil.cc:3235:OrGate$1304
    connect \B $auto$rtlil.cc:3233:AndGate$1310
    connect \Y $auto$rtlil.cc:3235:OrGate$1312
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1317
    connect \A $auto$rtlil.cc:3235:OrGate$1312
    connect \B $auto$rtlil.cc:3233:AndGate$1316
    connect \Y $auto$rtlil.cc:3235:OrGate$1318
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1289
    connect \A \S0
    connect \Y $auto$rtlil.cc:3232:NotGate$1290
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1293
    connect \A \S1
    connect \Y $auto$rtlil.cc:3232:NotGate$1294
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1299
    connect \A \S1
    connect \Y $auto$rtlil.cc:3232:NotGate$1300
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1305
    connect \A \S0
    connect \Y $auto$rtlil.cc:3232:NotGate$1306
  end
  cell $specify2 $auto$liberty.cc:737:execute$1319
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1320
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$1321
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1322
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1323
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1324
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I0
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$1318
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "74.636800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__mux4_2
  wire $auto$rtlil.cc:3232:NotGate$1326
  wire $auto$rtlil.cc:3232:NotGate$1330
  wire $auto$rtlil.cc:3232:NotGate$1336
  wire $auto$rtlil.cc:3232:NotGate$1342
  wire $auto$rtlil.cc:3233:AndGate$1328
  wire $auto$rtlil.cc:3233:AndGate$1332
  wire $auto$rtlil.cc:3233:AndGate$1334
  wire $auto$rtlil.cc:3233:AndGate$1338
  wire $auto$rtlil.cc:3233:AndGate$1344
  wire $auto$rtlil.cc:3233:AndGate$1346
  wire $auto$rtlil.cc:3233:AndGate$1350
  wire $auto$rtlil.cc:3233:AndGate$1352
  wire $auto$rtlil.cc:3235:OrGate$1340
  wire $auto$rtlil.cc:3235:OrGate$1348
  wire $auto$rtlil.cc:3235:OrGate$1354
  attribute \capacitance "0.002886"
  wire input 1 \I0
  attribute \capacitance "0.002919"
  wire input 2 \I1
  attribute \capacitance "0.003139"
  wire input 3 \I2
  attribute \capacitance "0.003365"
  wire input 4 \I3
  attribute \capacitance "0.01072"
  wire input 7 \S0
  attribute \capacitance "0.005779"
  wire input 5 \S1
  wire output 6 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1327
    connect \A \I0
    connect \B $auto$rtlil.cc:3232:NotGate$1326
    connect \Y $auto$rtlil.cc:3233:AndGate$1328
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1331
    connect \A $auto$rtlil.cc:3233:AndGate$1328
    connect \B $auto$rtlil.cc:3232:NotGate$1330
    connect \Y $auto$rtlil.cc:3233:AndGate$1332
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1333
    connect \A \I1
    connect \B \S0
    connect \Y $auto$rtlil.cc:3233:AndGate$1334
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1337
    connect \A $auto$rtlil.cc:3233:AndGate$1334
    connect \B $auto$rtlil.cc:3232:NotGate$1336
    connect \Y $auto$rtlil.cc:3233:AndGate$1338
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1343
    connect \A \I2
    connect \B $auto$rtlil.cc:3232:NotGate$1342
    connect \Y $auto$rtlil.cc:3233:AndGate$1344
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1345
    connect \A $auto$rtlil.cc:3233:AndGate$1344
    connect \B \S1
    connect \Y $auto$rtlil.cc:3233:AndGate$1346
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1349
    connect \A \I3
    connect \B \S0
    connect \Y $auto$rtlil.cc:3233:AndGate$1350
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1351
    connect \A $auto$rtlil.cc:3233:AndGate$1350
    connect \B \S1
    connect \Y $auto$rtlil.cc:3233:AndGate$1352
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1339
    connect \A $auto$rtlil.cc:3233:AndGate$1332
    connect \B $auto$rtlil.cc:3233:AndGate$1338
    connect \Y $auto$rtlil.cc:3235:OrGate$1340
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1347
    connect \A $auto$rtlil.cc:3235:OrGate$1340
    connect \B $auto$rtlil.cc:3233:AndGate$1346
    connect \Y $auto$rtlil.cc:3235:OrGate$1348
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1353
    connect \A $auto$rtlil.cc:3235:OrGate$1348
    connect \B $auto$rtlil.cc:3233:AndGate$1352
    connect \Y $auto$rtlil.cc:3235:OrGate$1354
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1325
    connect \A \S0
    connect \Y $auto$rtlil.cc:3232:NotGate$1326
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1329
    connect \A \S1
    connect \Y $auto$rtlil.cc:3232:NotGate$1330
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1335
    connect \A \S1
    connect \Y $auto$rtlil.cc:3232:NotGate$1336
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1341
    connect \A \S0
    connect \Y $auto$rtlil.cc:3232:NotGate$1342
  end
  cell $specify2 $auto$liberty.cc:737:execute$1355
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1356
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$1357
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1358
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1359
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1360
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I0
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$1354
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "83.417600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__mux4_4
  wire $auto$rtlil.cc:3232:NotGate$1362
  wire $auto$rtlil.cc:3232:NotGate$1366
  wire $auto$rtlil.cc:3232:NotGate$1372
  wire $auto$rtlil.cc:3232:NotGate$1378
  wire $auto$rtlil.cc:3233:AndGate$1364
  wire $auto$rtlil.cc:3233:AndGate$1368
  wire $auto$rtlil.cc:3233:AndGate$1370
  wire $auto$rtlil.cc:3233:AndGate$1374
  wire $auto$rtlil.cc:3233:AndGate$1380
  wire $auto$rtlil.cc:3233:AndGate$1382
  wire $auto$rtlil.cc:3233:AndGate$1386
  wire $auto$rtlil.cc:3233:AndGate$1388
  wire $auto$rtlil.cc:3235:OrGate$1376
  wire $auto$rtlil.cc:3235:OrGate$1384
  wire $auto$rtlil.cc:3235:OrGate$1390
  attribute \capacitance "0.002845"
  wire input 1 \I0
  attribute \capacitance "0.002923"
  wire input 2 \I1
  attribute \capacitance "0.003099"
  wire input 3 \I2
  attribute \capacitance "0.003352"
  wire input 4 \I3
  attribute \capacitance "0.01107"
  wire input 7 \S0
  attribute \capacitance "0.005839"
  wire input 5 \S1
  wire output 6 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1363
    connect \A \I0
    connect \B $auto$rtlil.cc:3232:NotGate$1362
    connect \Y $auto$rtlil.cc:3233:AndGate$1364
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1367
    connect \A $auto$rtlil.cc:3233:AndGate$1364
    connect \B $auto$rtlil.cc:3232:NotGate$1366
    connect \Y $auto$rtlil.cc:3233:AndGate$1368
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1369
    connect \A \I1
    connect \B \S0
    connect \Y $auto$rtlil.cc:3233:AndGate$1370
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1373
    connect \A $auto$rtlil.cc:3233:AndGate$1370
    connect \B $auto$rtlil.cc:3232:NotGate$1372
    connect \Y $auto$rtlil.cc:3233:AndGate$1374
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1379
    connect \A \I2
    connect \B $auto$rtlil.cc:3232:NotGate$1378
    connect \Y $auto$rtlil.cc:3233:AndGate$1380
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1381
    connect \A $auto$rtlil.cc:3233:AndGate$1380
    connect \B \S1
    connect \Y $auto$rtlil.cc:3233:AndGate$1382
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1385
    connect \A \I3
    connect \B \S0
    connect \Y $auto$rtlil.cc:3233:AndGate$1386
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1387
    connect \A $auto$rtlil.cc:3233:AndGate$1386
    connect \B \S1
    connect \Y $auto$rtlil.cc:3233:AndGate$1388
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1375
    connect \A $auto$rtlil.cc:3233:AndGate$1368
    connect \B $auto$rtlil.cc:3233:AndGate$1374
    connect \Y $auto$rtlil.cc:3235:OrGate$1376
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1383
    connect \A $auto$rtlil.cc:3235:OrGate$1376
    connect \B $auto$rtlil.cc:3233:AndGate$1382
    connect \Y $auto$rtlil.cc:3235:OrGate$1384
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1389
    connect \A $auto$rtlil.cc:3235:OrGate$1384
    connect \B $auto$rtlil.cc:3233:AndGate$1388
    connect \Y $auto$rtlil.cc:3235:OrGate$1390
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1361
    connect \A \S0
    connect \Y $auto$rtlil.cc:3232:NotGate$1362
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1365
    connect \A \S1
    connect \Y $auto$rtlil.cc:3232:NotGate$1366
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1371
    connect \A \S1
    connect \Y $auto$rtlil.cc:3232:NotGate$1372
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1377
    connect \A \S0
    connect \Y $auto$rtlil.cc:3232:NotGate$1378
  end
  cell $specify2 $auto$liberty.cc:737:execute$1391
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1392
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$1393
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1394
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1395
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1396
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \I0
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$1390
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.976000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nand2_1
  wire $auto$rtlil.cc:3232:NotGate$1398
  wire $auto$rtlil.cc:3232:NotGate$1400
  wire $auto$rtlil.cc:3235:OrGate$1402
  attribute \capacitance "0.004694"
  wire input 1 \A1
  attribute \capacitance "0.004434"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1401
    connect \A $auto$rtlil.cc:3232:NotGate$1398
    connect \B $auto$rtlil.cc:3232:NotGate$1400
    connect \Y $auto$rtlil.cc:3235:OrGate$1402
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1397
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1398
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1399
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1400
  end
  cell $specify2 $auto$liberty.cc:737:execute$1403
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1404
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1402
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.756800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nand2_2
  wire $auto$rtlil.cc:3232:NotGate$1406
  wire $auto$rtlil.cc:3232:NotGate$1408
  wire $auto$rtlil.cc:3235:OrGate$1410
  attribute \capacitance "0.008964"
  wire input 1 \A1
  attribute \capacitance "0.009305"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1409
    connect \A $auto$rtlil.cc:3232:NotGate$1406
    connect \B $auto$rtlil.cc:3232:NotGate$1408
    connect \Y $auto$rtlil.cc:3235:OrGate$1410
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1405
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1406
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1407
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1408
  end
  cell $specify2 $auto$liberty.cc:737:execute$1411
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1412
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1410
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.123200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nand2_4
  wire $auto$rtlil.cc:3232:NotGate$1414
  wire $auto$rtlil.cc:3232:NotGate$1416
  wire $auto$rtlil.cc:3235:OrGate$1418
  attribute \capacitance "0.01859"
  wire input 1 \A1
  attribute \capacitance "0.01881"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1417
    connect \A $auto$rtlil.cc:3232:NotGate$1414
    connect \B $auto$rtlil.cc:3232:NotGate$1416
    connect \Y $auto$rtlil.cc:3235:OrGate$1418
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1413
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1414
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1415
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1416
  end
  cell $specify2 $auto$liberty.cc:737:execute$1419
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1420
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1418
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.366400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nand3_1
  wire $auto$rtlil.cc:3232:NotGate$1422
  wire $auto$rtlil.cc:3232:NotGate$1424
  wire $auto$rtlil.cc:3232:NotGate$1428
  wire $auto$rtlil.cc:3235:OrGate$1426
  wire $auto$rtlil.cc:3235:OrGate$1430
  attribute \capacitance "0.004325"
  wire input 1 \A1
  attribute \capacitance "0.00414"
  wire input 2 \A2
  attribute \capacitance "0.004224"
  wire input 3 \A3
  wire output 4 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1425
    connect \A $auto$rtlil.cc:3232:NotGate$1422
    connect \B $auto$rtlil.cc:3232:NotGate$1424
    connect \Y $auto$rtlil.cc:3235:OrGate$1426
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1429
    connect \A $auto$rtlil.cc:3235:OrGate$1426
    connect \B $auto$rtlil.cc:3232:NotGate$1428
    connect \Y $auto$rtlil.cc:3235:OrGate$1430
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1421
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1422
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1423
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1424
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1427
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1428
  end
  cell $specify2 $auto$liberty.cc:737:execute$1431
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1432
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1433
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1430
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.537600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nand3_2
  wire $auto$rtlil.cc:3232:NotGate$1435
  wire $auto$rtlil.cc:3232:NotGate$1437
  wire $auto$rtlil.cc:3232:NotGate$1441
  wire $auto$rtlil.cc:3235:OrGate$1439
  wire $auto$rtlil.cc:3235:OrGate$1443
  attribute \capacitance "0.008515"
  wire input 1 \A1
  attribute \capacitance "0.009032"
  wire input 2 \A2
  attribute \capacitance "0.009371"
  wire input 3 \A3
  wire output 4 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1438
    connect \A $auto$rtlil.cc:3232:NotGate$1435
    connect \B $auto$rtlil.cc:3232:NotGate$1437
    connect \Y $auto$rtlil.cc:3235:OrGate$1439
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1442
    connect \A $auto$rtlil.cc:3235:OrGate$1439
    connect \B $auto$rtlil.cc:3232:NotGate$1441
    connect \Y $auto$rtlil.cc:3235:OrGate$1443
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1434
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1435
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1436
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1437
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1440
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1441
  end
  cell $specify2 $auto$liberty.cc:737:execute$1444
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1445
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1446
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1443
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "57.075200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nand3_4
  wire $auto$rtlil.cc:3232:NotGate$1448
  wire $auto$rtlil.cc:3232:NotGate$1450
  wire $auto$rtlil.cc:3232:NotGate$1454
  wire $auto$rtlil.cc:3235:OrGate$1452
  wire $auto$rtlil.cc:3235:OrGate$1456
  attribute \capacitance "0.01692"
  wire input 1 \A1
  attribute \capacitance "0.01772"
  wire input 2 \A2
  attribute \capacitance "0.0171"
  wire input 3 \A3
  wire output 4 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1451
    connect \A $auto$rtlil.cc:3232:NotGate$1448
    connect \B $auto$rtlil.cc:3232:NotGate$1450
    connect \Y $auto$rtlil.cc:3235:OrGate$1452
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1455
    connect \A $auto$rtlil.cc:3235:OrGate$1452
    connect \B $auto$rtlil.cc:3232:NotGate$1454
    connect \Y $auto$rtlil.cc:3235:OrGate$1456
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1447
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1448
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1449
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1450
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1453
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1454
  end
  cell $specify2 $auto$liberty.cc:737:execute$1457
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1458
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1459
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1456
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.756800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nand4_1
  wire $auto$rtlil.cc:3232:NotGate$1461
  wire $auto$rtlil.cc:3232:NotGate$1463
  wire $auto$rtlil.cc:3232:NotGate$1467
  wire $auto$rtlil.cc:3232:NotGate$1471
  wire $auto$rtlil.cc:3235:OrGate$1465
  wire $auto$rtlil.cc:3235:OrGate$1469
  wire $auto$rtlil.cc:3235:OrGate$1473
  attribute \capacitance "0.00402"
  wire input 1 \A1
  attribute \capacitance "0.003956"
  wire input 2 \A2
  attribute \capacitance "0.003925"
  wire input 3 \A3
  attribute \capacitance "0.003895"
  wire input 4 \A4
  wire output 5 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1464
    connect \A $auto$rtlil.cc:3232:NotGate$1461
    connect \B $auto$rtlil.cc:3232:NotGate$1463
    connect \Y $auto$rtlil.cc:3235:OrGate$1465
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1468
    connect \A $auto$rtlil.cc:3235:OrGate$1465
    connect \B $auto$rtlil.cc:3232:NotGate$1467
    connect \Y $auto$rtlil.cc:3235:OrGate$1469
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1472
    connect \A $auto$rtlil.cc:3235:OrGate$1469
    connect \B $auto$rtlil.cc:3232:NotGate$1471
    connect \Y $auto$rtlil.cc:3235:OrGate$1473
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1460
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1461
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1462
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1463
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1466
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1467
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1470
    connect \A \A4
    connect \Y $auto$rtlil.cc:3232:NotGate$1471
  end
  cell $specify2 $auto$liberty.cc:737:execute$1474
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1475
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1476
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1477
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1473
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.123200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nand4_2
  wire $auto$rtlil.cc:3232:NotGate$1479
  wire $auto$rtlil.cc:3232:NotGate$1481
  wire $auto$rtlil.cc:3232:NotGate$1485
  wire $auto$rtlil.cc:3232:NotGate$1489
  wire $auto$rtlil.cc:3235:OrGate$1483
  wire $auto$rtlil.cc:3235:OrGate$1487
  wire $auto$rtlil.cc:3235:OrGate$1491
  attribute \capacitance "0.008547"
  wire input 1 \A1
  attribute \capacitance "0.008317"
  wire input 2 \A2
  attribute \capacitance "0.008988"
  wire input 3 \A3
  attribute \capacitance "0.009413"
  wire input 4 \A4
  wire output 5 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1482
    connect \A $auto$rtlil.cc:3232:NotGate$1479
    connect \B $auto$rtlil.cc:3232:NotGate$1481
    connect \Y $auto$rtlil.cc:3235:OrGate$1483
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1486
    connect \A $auto$rtlil.cc:3235:OrGate$1483
    connect \B $auto$rtlil.cc:3232:NotGate$1485
    connect \Y $auto$rtlil.cc:3235:OrGate$1487
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1490
    connect \A $auto$rtlil.cc:3235:OrGate$1487
    connect \B $auto$rtlil.cc:3232:NotGate$1489
    connect \Y $auto$rtlil.cc:3235:OrGate$1491
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1478
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1479
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1480
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1481
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1484
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1485
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1488
    connect \A \A4
    connect \Y $auto$rtlil.cc:3232:NotGate$1489
  end
  cell $specify2 $auto$liberty.cc:737:execute$1492
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1493
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1494
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1495
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1491
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "70.246400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nand4_4
  wire $auto$rtlil.cc:3232:NotGate$1497
  wire $auto$rtlil.cc:3232:NotGate$1499
  wire $auto$rtlil.cc:3232:NotGate$1503
  wire $auto$rtlil.cc:3232:NotGate$1507
  wire $auto$rtlil.cc:3235:OrGate$1501
  wire $auto$rtlil.cc:3235:OrGate$1505
  wire $auto$rtlil.cc:3235:OrGate$1509
  attribute \capacitance "0.01718"
  wire input 1 \A1
  attribute \capacitance "0.01711"
  wire input 2 \A2
  attribute \capacitance "0.0165"
  wire input 3 \A3
  attribute \capacitance "0.01605"
  wire input 4 \A4
  wire output 5 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1500
    connect \A $auto$rtlil.cc:3232:NotGate$1497
    connect \B $auto$rtlil.cc:3232:NotGate$1499
    connect \Y $auto$rtlil.cc:3235:OrGate$1501
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1504
    connect \A $auto$rtlil.cc:3235:OrGate$1501
    connect \B $auto$rtlil.cc:3232:NotGate$1503
    connect \Y $auto$rtlil.cc:3235:OrGate$1505
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1508
    connect \A $auto$rtlil.cc:3235:OrGate$1505
    connect \B $auto$rtlil.cc:3232:NotGate$1507
    connect \Y $auto$rtlil.cc:3235:OrGate$1509
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1496
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1497
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1498
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1499
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1502
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1503
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1506
    connect \A \A4
    connect \Y $auto$rtlil.cc:3232:NotGate$1507
  end
  cell $specify2 $auto$liberty.cc:737:execute$1510
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1511
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1512
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1513
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1509
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.171200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nor2_1
  wire $auto$rtlil.cc:3232:NotGate$1515
  wire $auto$rtlil.cc:3232:NotGate$1517
  wire $auto$rtlil.cc:3233:AndGate$1519
  attribute \capacitance "0.004395"
  wire input 1 \A1
  attribute \capacitance "0.004168"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1518
    connect \A $auto$rtlil.cc:3232:NotGate$1515
    connect \B $auto$rtlil.cc:3232:NotGate$1517
    connect \Y $auto$rtlil.cc:3233:AndGate$1519
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1514
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1515
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1516
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1517
  end
  cell $specify2 $auto$liberty.cc:737:execute$1520
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1521
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3233:AndGate$1519
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nor2_2
  wire $auto$rtlil.cc:3232:NotGate$1523
  wire $auto$rtlil.cc:3232:NotGate$1525
  wire $auto$rtlil.cc:3233:AndGate$1527
  attribute \capacitance "0.008198"
  wire input 1 \A1
  attribute \capacitance "0.008419"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1526
    connect \A $auto$rtlil.cc:3232:NotGate$1523
    connect \B $auto$rtlil.cc:3232:NotGate$1525
    connect \Y $auto$rtlil.cc:3233:AndGate$1527
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1522
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1523
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1524
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1525
  end
  cell $specify2 $auto$liberty.cc:737:execute$1528
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1529
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3233:AndGate$1527
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.513600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nor2_4
  wire $auto$rtlil.cc:3232:NotGate$1531
  wire $auto$rtlil.cc:3232:NotGate$1533
  wire $auto$rtlil.cc:3233:AndGate$1535
  attribute \capacitance "0.0173"
  wire input 1 \A1
  attribute \capacitance "0.01718"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1534
    connect \A $auto$rtlil.cc:3232:NotGate$1531
    connect \B $auto$rtlil.cc:3232:NotGate$1533
    connect \Y $auto$rtlil.cc:3233:AndGate$1535
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1530
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1531
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1532
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1533
  end
  cell $specify2 $auto$liberty.cc:737:execute$1536
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1537
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3233:AndGate$1535
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nor3_1
  wire $auto$rtlil.cc:3232:NotGate$1539
  wire $auto$rtlil.cc:3232:NotGate$1541
  wire $auto$rtlil.cc:3232:NotGate$1545
  wire $auto$rtlil.cc:3233:AndGate$1543
  wire $auto$rtlil.cc:3233:AndGate$1547
  attribute \capacitance "0.00415"
  wire input 1 \A1
  attribute \capacitance "0.003914"
  wire input 2 \A2
  attribute \capacitance "0.004017"
  wire input 3 \A3
  wire output 4 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1542
    connect \A $auto$rtlil.cc:3232:NotGate$1539
    connect \B $auto$rtlil.cc:3232:NotGate$1541
    connect \Y $auto$rtlil.cc:3233:AndGate$1543
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1546
    connect \A $auto$rtlil.cc:3233:AndGate$1543
    connect \B $auto$rtlil.cc:3232:NotGate$1545
    connect \Y $auto$rtlil.cc:3233:AndGate$1547
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1538
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1539
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1540
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1541
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1544
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1545
  end
  cell $specify2 $auto$liberty.cc:737:execute$1548
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1549
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1550
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3233:AndGate$1547
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.732800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nor3_2
  wire $auto$rtlil.cc:3232:NotGate$1552
  wire $auto$rtlil.cc:3232:NotGate$1554
  wire $auto$rtlil.cc:3232:NotGate$1558
  wire $auto$rtlil.cc:3233:AndGate$1556
  wire $auto$rtlil.cc:3233:AndGate$1560
  attribute \capacitance "0.007817"
  wire input 1 \A1
  attribute \capacitance "0.008166"
  wire input 2 \A2
  attribute \capacitance "0.008568"
  wire input 3 \A3
  wire output 4 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1555
    connect \A $auto$rtlil.cc:3232:NotGate$1552
    connect \B $auto$rtlil.cc:3232:NotGate$1554
    connect \Y $auto$rtlil.cc:3233:AndGate$1556
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1559
    connect \A $auto$rtlil.cc:3233:AndGate$1556
    connect \B $auto$rtlil.cc:3232:NotGate$1558
    connect \Y $auto$rtlil.cc:3233:AndGate$1560
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1551
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1552
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1553
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1554
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1557
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1558
  end
  cell $specify2 $auto$liberty.cc:737:execute$1561
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1562
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1563
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3233:AndGate$1560
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "57.075200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nor3_4
  wire $auto$rtlil.cc:3232:NotGate$1565
  wire $auto$rtlil.cc:3232:NotGate$1567
  wire $auto$rtlil.cc:3232:NotGate$1571
  wire $auto$rtlil.cc:3233:AndGate$1569
  wire $auto$rtlil.cc:3233:AndGate$1573
  attribute \capacitance "0.01574"
  wire input 1 \A1
  attribute \capacitance "0.01609"
  wire input 2 \A2
  attribute \capacitance "0.01572"
  wire input 3 \A3
  wire output 4 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1568
    connect \A $auto$rtlil.cc:3232:NotGate$1565
    connect \B $auto$rtlil.cc:3232:NotGate$1567
    connect \Y $auto$rtlil.cc:3233:AndGate$1569
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1572
    connect \A $auto$rtlil.cc:3233:AndGate$1569
    connect \B $auto$rtlil.cc:3232:NotGate$1571
    connect \Y $auto$rtlil.cc:3233:AndGate$1573
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1564
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1565
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1566
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1567
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1570
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1571
  end
  cell $specify2 $auto$liberty.cc:737:execute$1574
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1575
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1576
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3233:AndGate$1573
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nor4_1
  wire $auto$rtlil.cc:3232:NotGate$1578
  wire $auto$rtlil.cc:3232:NotGate$1580
  wire $auto$rtlil.cc:3232:NotGate$1584
  wire $auto$rtlil.cc:3232:NotGate$1588
  wire $auto$rtlil.cc:3233:AndGate$1582
  wire $auto$rtlil.cc:3233:AndGate$1586
  wire $auto$rtlil.cc:3233:AndGate$1590
  attribute \capacitance "0.003951"
  wire input 1 \A1
  attribute \capacitance "0.003613"
  wire input 2 \A2
  attribute \capacitance "0.003689"
  wire input 3 \A3
  attribute \capacitance "0.003814"
  wire input 4 \A4
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1581
    connect \A $auto$rtlil.cc:3232:NotGate$1578
    connect \B $auto$rtlil.cc:3232:NotGate$1580
    connect \Y $auto$rtlil.cc:3233:AndGate$1582
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1585
    connect \A $auto$rtlil.cc:3233:AndGate$1582
    connect \B $auto$rtlil.cc:3232:NotGate$1584
    connect \Y $auto$rtlil.cc:3233:AndGate$1586
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1589
    connect \A $auto$rtlil.cc:3233:AndGate$1586
    connect \B $auto$rtlil.cc:3232:NotGate$1588
    connect \Y $auto$rtlil.cc:3233:AndGate$1590
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1577
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1578
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1579
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1580
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1583
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1584
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1587
    connect \A \A4
    connect \Y $auto$rtlil.cc:3232:NotGate$1588
  end
  cell $specify2 $auto$liberty.cc:737:execute$1591
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1592
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1593
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1594
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3233:AndGate$1590
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.513600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nor4_2
  wire $auto$rtlil.cc:3232:NotGate$1596
  wire $auto$rtlil.cc:3232:NotGate$1598
  wire $auto$rtlil.cc:3232:NotGate$1602
  wire $auto$rtlil.cc:3232:NotGate$1606
  wire $auto$rtlil.cc:3233:AndGate$1600
  wire $auto$rtlil.cc:3233:AndGate$1604
  wire $auto$rtlil.cc:3233:AndGate$1608
  attribute \capacitance "0.007742"
  wire input 1 \A1
  attribute \capacitance "0.007661"
  wire input 2 \A2
  attribute \capacitance "0.007707"
  wire input 3 \A3
  attribute \capacitance "0.007343"
  wire input 4 \A4
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1599
    connect \A $auto$rtlil.cc:3232:NotGate$1596
    connect \B $auto$rtlil.cc:3232:NotGate$1598
    connect \Y $auto$rtlil.cc:3233:AndGate$1600
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1603
    connect \A $auto$rtlil.cc:3233:AndGate$1600
    connect \B $auto$rtlil.cc:3232:NotGate$1602
    connect \Y $auto$rtlil.cc:3233:AndGate$1604
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1607
    connect \A $auto$rtlil.cc:3233:AndGate$1604
    connect \B $auto$rtlil.cc:3232:NotGate$1606
    connect \Y $auto$rtlil.cc:3233:AndGate$1608
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1595
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1596
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1597
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1598
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1601
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1602
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1605
    connect \A \A4
    connect \Y $auto$rtlil.cc:3232:NotGate$1606
  end
  cell $specify2 $auto$liberty.cc:737:execute$1609
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1610
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1611
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1612
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3233:AndGate$1608
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "81.222400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__nor4_4
  wire $auto$rtlil.cc:3232:NotGate$1614
  wire $auto$rtlil.cc:3232:NotGate$1616
  wire $auto$rtlil.cc:3232:NotGate$1620
  wire $auto$rtlil.cc:3232:NotGate$1624
  wire $auto$rtlil.cc:3233:AndGate$1618
  wire $auto$rtlil.cc:3233:AndGate$1622
  wire $auto$rtlil.cc:3233:AndGate$1626
  attribute \capacitance "0.0159"
  wire input 1 \A1
  attribute \capacitance "0.01564"
  wire input 2 \A2
  attribute \capacitance "0.01542"
  wire input 3 \A3
  attribute \capacitance "0.01513"
  wire input 4 \A4
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1617
    connect \A $auto$rtlil.cc:3232:NotGate$1614
    connect \B $auto$rtlil.cc:3232:NotGate$1616
    connect \Y $auto$rtlil.cc:3233:AndGate$1618
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1621
    connect \A $auto$rtlil.cc:3233:AndGate$1618
    connect \B $auto$rtlil.cc:3232:NotGate$1620
    connect \Y $auto$rtlil.cc:3233:AndGate$1622
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1625
    connect \A $auto$rtlil.cc:3233:AndGate$1622
    connect \B $auto$rtlil.cc:3232:NotGate$1624
    connect \Y $auto$rtlil.cc:3233:AndGate$1626
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1613
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1614
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1615
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1616
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1619
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1620
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1623
    connect \A \A4
    connect \Y $auto$rtlil.cc:3232:NotGate$1624
  end
  cell $specify2 $auto$liberty.cc:737:execute$1627
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1628
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1629
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1630
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3233:AndGate$1626
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai211_1
  wire $auto$rtlil.cc:3232:NotGate$1671
  wire $auto$rtlil.cc:3232:NotGate$1673
  wire $auto$rtlil.cc:3232:NotGate$1677
  wire $auto$rtlil.cc:3232:NotGate$1681
  wire $auto$rtlil.cc:3233:AndGate$1675
  wire $auto$rtlil.cc:3235:OrGate$1679
  wire $auto$rtlil.cc:3235:OrGate$1683
  attribute \capacitance "0.004799"
  wire input 1 \A1
  attribute \capacitance "0.004705"
  wire input 2 \A2
  attribute \capacitance "0.004432"
  wire input 3 \B
  attribute \capacitance "0.00455"
  wire input 4 \C
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1674
    connect \A $auto$rtlil.cc:3232:NotGate$1671
    connect \B $auto$rtlil.cc:3232:NotGate$1673
    connect \Y $auto$rtlil.cc:3233:AndGate$1675
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1678
    connect \A $auto$rtlil.cc:3233:AndGate$1675
    connect \B $auto$rtlil.cc:3232:NotGate$1677
    connect \Y $auto$rtlil.cc:3235:OrGate$1679
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1682
    connect \A $auto$rtlil.cc:3235:OrGate$1679
    connect \B $auto$rtlil.cc:3232:NotGate$1681
    connect \Y $auto$rtlil.cc:3235:OrGate$1683
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1670
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1671
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1672
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1673
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1676
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$1677
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1680
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$1681
  end
  cell $specify2 $auto$liberty.cc:737:execute$1684
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1685
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1686
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1687
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1683
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.513600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai211_2
  wire $auto$rtlil.cc:3232:NotGate$1689
  wire $auto$rtlil.cc:3232:NotGate$1691
  wire $auto$rtlil.cc:3232:NotGate$1695
  wire $auto$rtlil.cc:3232:NotGate$1699
  wire $auto$rtlil.cc:3233:AndGate$1693
  wire $auto$rtlil.cc:3235:OrGate$1697
  wire $auto$rtlil.cc:3235:OrGate$1701
  attribute \capacitance "0.008889"
  wire input 1 \A1
  attribute \capacitance "0.009298"
  wire input 2 \A2
  attribute \capacitance "0.008883"
  wire input 3 \B
  attribute \capacitance "0.008419"
  wire input 4 \C
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1692
    connect \A $auto$rtlil.cc:3232:NotGate$1689
    connect \B $auto$rtlil.cc:3232:NotGate$1691
    connect \Y $auto$rtlil.cc:3233:AndGate$1693
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1696
    connect \A $auto$rtlil.cc:3233:AndGate$1693
    connect \B $auto$rtlil.cc:3232:NotGate$1695
    connect \Y $auto$rtlil.cc:3235:OrGate$1697
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1700
    connect \A $auto$rtlil.cc:3235:OrGate$1697
    connect \B $auto$rtlil.cc:3232:NotGate$1699
    connect \Y $auto$rtlil.cc:3235:OrGate$1701
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1688
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1689
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1690
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1691
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1694
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$1695
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1698
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$1699
  end
  cell $specify2 $auto$liberty.cc:737:execute$1702
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1703
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1704
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1705
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1701
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "72.441600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai211_4
  wire $auto$rtlil.cc:3232:NotGate$1707
  wire $auto$rtlil.cc:3232:NotGate$1709
  wire $auto$rtlil.cc:3232:NotGate$1713
  wire $auto$rtlil.cc:3232:NotGate$1717
  wire $auto$rtlil.cc:3233:AndGate$1711
  wire $auto$rtlil.cc:3235:OrGate$1715
  wire $auto$rtlil.cc:3235:OrGate$1719
  attribute \capacitance "0.01819"
  wire input 1 \A1
  attribute \capacitance "0.01819"
  wire input 2 \A2
  attribute \capacitance "0.01763"
  wire input 3 \B
  attribute \capacitance "0.01688"
  wire input 4 \C
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1710
    connect \A $auto$rtlil.cc:3232:NotGate$1707
    connect \B $auto$rtlil.cc:3232:NotGate$1709
    connect \Y $auto$rtlil.cc:3233:AndGate$1711
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1714
    connect \A $auto$rtlil.cc:3233:AndGate$1711
    connect \B $auto$rtlil.cc:3232:NotGate$1713
    connect \Y $auto$rtlil.cc:3235:OrGate$1715
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1718
    connect \A $auto$rtlil.cc:3235:OrGate$1715
    connect \B $auto$rtlil.cc:3232:NotGate$1717
    connect \Y $auto$rtlil.cc:3235:OrGate$1719
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1706
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1707
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1708
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1709
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1712
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$1713
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1716
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$1717
  end
  cell $specify2 $auto$liberty.cc:737:execute$1720
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1721
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1722
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1723
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1719
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai21_1
  wire $auto$rtlil.cc:3232:NotGate$1632
  wire $auto$rtlil.cc:3232:NotGate$1634
  wire $auto$rtlil.cc:3232:NotGate$1638
  wire $auto$rtlil.cc:3233:AndGate$1636
  wire $auto$rtlil.cc:3235:OrGate$1640
  attribute \capacitance "0.004865"
  wire input 1 \A1
  attribute \capacitance "0.0047"
  wire input 2 \A2
  attribute \capacitance "0.004677"
  wire input 3 \B
  wire output 4 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1635
    connect \A $auto$rtlil.cc:3232:NotGate$1632
    connect \B $auto$rtlil.cc:3232:NotGate$1634
    connect \Y $auto$rtlil.cc:3233:AndGate$1636
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1639
    connect \A $auto$rtlil.cc:3233:AndGate$1636
    connect \B $auto$rtlil.cc:3232:NotGate$1638
    connect \Y $auto$rtlil.cc:3235:OrGate$1640
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1631
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1632
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1633
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1634
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1637
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$1638
  end
  cell $specify2 $auto$liberty.cc:737:execute$1641
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1642
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1643
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1640
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "32.928000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai21_2
  wire $auto$rtlil.cc:3232:NotGate$1645
  wire $auto$rtlil.cc:3232:NotGate$1647
  wire $auto$rtlil.cc:3232:NotGate$1651
  wire $auto$rtlil.cc:3233:AndGate$1649
  wire $auto$rtlil.cc:3235:OrGate$1653
  attribute \capacitance "0.008901"
  wire input 1 \A1
  attribute \capacitance "0.009245"
  wire input 2 \A2
  attribute \capacitance "0.008319"
  wire input 3 \B
  wire output 4 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1648
    connect \A $auto$rtlil.cc:3232:NotGate$1645
    connect \B $auto$rtlil.cc:3232:NotGate$1647
    connect \Y $auto$rtlil.cc:3233:AndGate$1649
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1652
    connect \A $auto$rtlil.cc:3233:AndGate$1649
    connect \B $auto$rtlil.cc:3232:NotGate$1651
    connect \Y $auto$rtlil.cc:3235:OrGate$1653
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1644
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1645
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1646
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1647
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1650
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$1651
  end
  cell $specify2 $auto$liberty.cc:737:execute$1654
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1655
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1656
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1653
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "59.270400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai21_4
  wire $auto$rtlil.cc:3232:NotGate$1658
  wire $auto$rtlil.cc:3232:NotGate$1660
  wire $auto$rtlil.cc:3232:NotGate$1664
  wire $auto$rtlil.cc:3233:AndGate$1662
  wire $auto$rtlil.cc:3235:OrGate$1666
  attribute \capacitance "0.01814"
  wire input 1 \A1
  attribute \capacitance "0.01803"
  wire input 2 \A2
  attribute \capacitance "0.01615"
  wire input 3 \B
  wire output 4 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1661
    connect \A $auto$rtlil.cc:3232:NotGate$1658
    connect \B $auto$rtlil.cc:3232:NotGate$1660
    connect \Y $auto$rtlil.cc:3233:AndGate$1662
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1665
    connect \A $auto$rtlil.cc:3233:AndGate$1662
    connect \B $auto$rtlil.cc:3232:NotGate$1664
    connect \Y $auto$rtlil.cc:3235:OrGate$1666
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1657
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1658
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1659
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1660
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1663
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$1664
  end
  cell $specify2 $auto$liberty.cc:737:execute$1667
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1668
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1669
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1666
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.342400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai221_1
  wire $auto$rtlil.cc:3232:NotGate$1779
  wire $auto$rtlil.cc:3232:NotGate$1781
  wire $auto$rtlil.cc:3232:NotGate$1785
  wire $auto$rtlil.cc:3232:NotGate$1787
  wire $auto$rtlil.cc:3232:NotGate$1793
  wire $auto$rtlil.cc:3233:AndGate$1783
  wire $auto$rtlil.cc:3233:AndGate$1789
  wire $auto$rtlil.cc:3235:OrGate$1791
  wire $auto$rtlil.cc:3235:OrGate$1795
  attribute \capacitance "0.004761"
  wire input 1 \A1
  attribute \capacitance "0.004589"
  wire input 2 \A2
  attribute \capacitance "0.004944"
  wire input 3 \B1
  attribute \capacitance "0.004629"
  wire input 4 \B2
  attribute \capacitance "0.004349"
  wire input 5 \C
  wire output 6 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1782
    connect \A $auto$rtlil.cc:3232:NotGate$1779
    connect \B $auto$rtlil.cc:3232:NotGate$1781
    connect \Y $auto$rtlil.cc:3233:AndGate$1783
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1788
    connect \A $auto$rtlil.cc:3232:NotGate$1785
    connect \B $auto$rtlil.cc:3232:NotGate$1787
    connect \Y $auto$rtlil.cc:3233:AndGate$1789
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1790
    connect \A $auto$rtlil.cc:3233:AndGate$1783
    connect \B $auto$rtlil.cc:3233:AndGate$1789
    connect \Y $auto$rtlil.cc:3235:OrGate$1791
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1794
    connect \A $auto$rtlil.cc:3235:OrGate$1791
    connect \B $auto$rtlil.cc:3232:NotGate$1793
    connect \Y $auto$rtlil.cc:3235:OrGate$1795
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1778
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1779
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1780
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1781
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1784
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1785
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1786
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1787
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1792
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$1793
  end
  cell $specify2 $auto$liberty.cc:737:execute$1796
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1797
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1798
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1799
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1800
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1795
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "50.489600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai221_2
  wire $auto$rtlil.cc:3232:NotGate$1802
  wire $auto$rtlil.cc:3232:NotGate$1804
  wire $auto$rtlil.cc:3232:NotGate$1808
  wire $auto$rtlil.cc:3232:NotGate$1810
  wire $auto$rtlil.cc:3232:NotGate$1816
  wire $auto$rtlil.cc:3233:AndGate$1806
  wire $auto$rtlil.cc:3233:AndGate$1812
  wire $auto$rtlil.cc:3235:OrGate$1814
  wire $auto$rtlil.cc:3235:OrGate$1818
  attribute \capacitance "0.009372"
  wire input 1 \A1
  attribute \capacitance "0.008531"
  wire input 2 \A2
  attribute \capacitance "0.008988"
  wire input 3 \B1
  attribute \capacitance "0.008981"
  wire input 4 \B2
  attribute \capacitance "0.008288"
  wire input 5 \C
  wire output 6 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1805
    connect \A $auto$rtlil.cc:3232:NotGate$1802
    connect \B $auto$rtlil.cc:3232:NotGate$1804
    connect \Y $auto$rtlil.cc:3233:AndGate$1806
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1811
    connect \A $auto$rtlil.cc:3232:NotGate$1808
    connect \B $auto$rtlil.cc:3232:NotGate$1810
    connect \Y $auto$rtlil.cc:3233:AndGate$1812
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1813
    connect \A $auto$rtlil.cc:3233:AndGate$1806
    connect \B $auto$rtlil.cc:3233:AndGate$1812
    connect \Y $auto$rtlil.cc:3235:OrGate$1814
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1817
    connect \A $auto$rtlil.cc:3235:OrGate$1814
    connect \B $auto$rtlil.cc:3232:NotGate$1816
    connect \Y $auto$rtlil.cc:3235:OrGate$1818
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1801
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1802
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1803
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1804
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1807
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1808
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1809
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1810
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1815
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$1816
  end
  cell $specify2 $auto$liberty.cc:737:execute$1819
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1820
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1821
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1822
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1823
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1818
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "94.393600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai221_4
  wire $auto$rtlil.cc:3232:NotGate$1825
  wire $auto$rtlil.cc:3232:NotGate$1827
  wire $auto$rtlil.cc:3232:NotGate$1831
  wire $auto$rtlil.cc:3232:NotGate$1833
  wire $auto$rtlil.cc:3232:NotGate$1839
  wire $auto$rtlil.cc:3233:AndGate$1829
  wire $auto$rtlil.cc:3233:AndGate$1835
  wire $auto$rtlil.cc:3235:OrGate$1837
  wire $auto$rtlil.cc:3235:OrGate$1841
  attribute \capacitance "0.01867"
  wire input 1 \A1
  attribute \capacitance "0.0176"
  wire input 2 \A2
  attribute \capacitance "0.01854"
  wire input 3 \B1
  attribute \capacitance "0.01729"
  wire input 4 \B2
  attribute \capacitance "0.01609"
  wire input 5 \C
  wire output 6 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1828
    connect \A $auto$rtlil.cc:3232:NotGate$1825
    connect \B $auto$rtlil.cc:3232:NotGate$1827
    connect \Y $auto$rtlil.cc:3233:AndGate$1829
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1834
    connect \A $auto$rtlil.cc:3232:NotGate$1831
    connect \B $auto$rtlil.cc:3232:NotGate$1833
    connect \Y $auto$rtlil.cc:3233:AndGate$1835
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1836
    connect \A $auto$rtlil.cc:3233:AndGate$1829
    connect \B $auto$rtlil.cc:3233:AndGate$1835
    connect \Y $auto$rtlil.cc:3235:OrGate$1837
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1840
    connect \A $auto$rtlil.cc:3235:OrGate$1837
    connect \B $auto$rtlil.cc:3232:NotGate$1839
    connect \Y $auto$rtlil.cc:3235:OrGate$1841
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1824
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1825
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1826
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1827
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1830
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1831
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1832
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1833
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1838
    connect \A \C
    connect \Y $auto$rtlil.cc:3232:NotGate$1839
  end
  cell $specify2 $auto$liberty.cc:737:execute$1842
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1843
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1844
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1845
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1846
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1841
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "32.928000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai222_1
  wire $auto$rtlil.cc:3232:NotGate$1848
  wire $auto$rtlil.cc:3232:NotGate$1850
  wire $auto$rtlil.cc:3232:NotGate$1854
  wire $auto$rtlil.cc:3232:NotGate$1856
  wire $auto$rtlil.cc:3232:NotGate$1862
  wire $auto$rtlil.cc:3232:NotGate$1864
  wire $auto$rtlil.cc:3233:AndGate$1852
  wire $auto$rtlil.cc:3233:AndGate$1858
  wire $auto$rtlil.cc:3233:AndGate$1866
  wire $auto$rtlil.cc:3235:OrGate$1860
  wire $auto$rtlil.cc:3235:OrGate$1868
  attribute \capacitance "0.004505"
  wire input 1 \A1
  attribute \capacitance "0.004435"
  wire input 2 \A2
  attribute \capacitance "0.004796"
  wire input 3 \B1
  attribute \capacitance "0.004376"
  wire input 4 \B2
  attribute \capacitance "0.004441"
  wire input 6 \C1
  attribute \capacitance "0.004203"
  wire input 7 \C2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1851
    connect \A $auto$rtlil.cc:3232:NotGate$1848
    connect \B $auto$rtlil.cc:3232:NotGate$1850
    connect \Y $auto$rtlil.cc:3233:AndGate$1852
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1857
    connect \A $auto$rtlil.cc:3232:NotGate$1854
    connect \B $auto$rtlil.cc:3232:NotGate$1856
    connect \Y $auto$rtlil.cc:3233:AndGate$1858
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1865
    connect \A $auto$rtlil.cc:3232:NotGate$1862
    connect \B $auto$rtlil.cc:3232:NotGate$1864
    connect \Y $auto$rtlil.cc:3233:AndGate$1866
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1859
    connect \A $auto$rtlil.cc:3233:AndGate$1852
    connect \B $auto$rtlil.cc:3233:AndGate$1858
    connect \Y $auto$rtlil.cc:3235:OrGate$1860
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1867
    connect \A $auto$rtlil.cc:3235:OrGate$1860
    connect \B $auto$rtlil.cc:3233:AndGate$1866
    connect \Y $auto$rtlil.cc:3235:OrGate$1868
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1847
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1848
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1849
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1850
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1853
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1854
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1855
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1856
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1861
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$1862
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1863
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$1864
  end
  cell $specify2 $auto$liberty.cc:737:execute$1869
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1870
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1871
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1872
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1873
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1874
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1868
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "59.270400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai222_2
  wire $auto$rtlil.cc:3232:NotGate$1876
  wire $auto$rtlil.cc:3232:NotGate$1878
  wire $auto$rtlil.cc:3232:NotGate$1882
  wire $auto$rtlil.cc:3232:NotGate$1884
  wire $auto$rtlil.cc:3232:NotGate$1890
  wire $auto$rtlil.cc:3232:NotGate$1892
  wire $auto$rtlil.cc:3233:AndGate$1880
  wire $auto$rtlil.cc:3233:AndGate$1886
  wire $auto$rtlil.cc:3233:AndGate$1894
  wire $auto$rtlil.cc:3235:OrGate$1888
  wire $auto$rtlil.cc:3235:OrGate$1896
  attribute \capacitance "0.009499"
  wire input 1 \A1
  attribute \capacitance "0.00855"
  wire input 2 \A2
  attribute \capacitance "0.009367"
  wire input 3 \B1
  attribute \capacitance "0.008342"
  wire input 4 \B2
  attribute \capacitance "0.009226"
  wire input 6 \C1
  attribute \capacitance "0.00833"
  wire input 7 \C2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1879
    connect \A $auto$rtlil.cc:3232:NotGate$1876
    connect \B $auto$rtlil.cc:3232:NotGate$1878
    connect \Y $auto$rtlil.cc:3233:AndGate$1880
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1885
    connect \A $auto$rtlil.cc:3232:NotGate$1882
    connect \B $auto$rtlil.cc:3232:NotGate$1884
    connect \Y $auto$rtlil.cc:3233:AndGate$1886
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1893
    connect \A $auto$rtlil.cc:3232:NotGate$1890
    connect \B $auto$rtlil.cc:3232:NotGate$1892
    connect \Y $auto$rtlil.cc:3233:AndGate$1894
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1887
    connect \A $auto$rtlil.cc:3233:AndGate$1880
    connect \B $auto$rtlil.cc:3233:AndGate$1886
    connect \Y $auto$rtlil.cc:3235:OrGate$1888
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1895
    connect \A $auto$rtlil.cc:3235:OrGate$1888
    connect \B $auto$rtlil.cc:3233:AndGate$1894
    connect \Y $auto$rtlil.cc:3235:OrGate$1896
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1875
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1876
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1877
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1878
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1881
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1882
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1883
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1884
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1889
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$1890
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1891
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$1892
  end
  cell $specify2 $auto$liberty.cc:737:execute$1897
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1898
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1899
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1900
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1901
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1902
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1896
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "111.955200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai222_4
  wire $auto$rtlil.cc:3232:NotGate$1904
  wire $auto$rtlil.cc:3232:NotGate$1906
  wire $auto$rtlil.cc:3232:NotGate$1910
  wire $auto$rtlil.cc:3232:NotGate$1912
  wire $auto$rtlil.cc:3232:NotGate$1918
  wire $auto$rtlil.cc:3232:NotGate$1920
  wire $auto$rtlil.cc:3233:AndGate$1908
  wire $auto$rtlil.cc:3233:AndGate$1914
  wire $auto$rtlil.cc:3233:AndGate$1922
  wire $auto$rtlil.cc:3235:OrGate$1916
  wire $auto$rtlil.cc:3235:OrGate$1924
  attribute \capacitance "0.01872"
  wire input 1 \A1
  attribute \capacitance "0.01761"
  wire input 2 \A2
  attribute \capacitance "0.0186"
  wire input 3 \B1
  attribute \capacitance "0.01731"
  wire input 4 \B2
  attribute \capacitance "0.0186"
  wire input 6 \C1
  attribute \capacitance "0.01698"
  wire input 7 \C2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1907
    connect \A $auto$rtlil.cc:3232:NotGate$1904
    connect \B $auto$rtlil.cc:3232:NotGate$1906
    connect \Y $auto$rtlil.cc:3233:AndGate$1908
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1913
    connect \A $auto$rtlil.cc:3232:NotGate$1910
    connect \B $auto$rtlil.cc:3232:NotGate$1912
    connect \Y $auto$rtlil.cc:3233:AndGate$1914
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1921
    connect \A $auto$rtlil.cc:3232:NotGate$1918
    connect \B $auto$rtlil.cc:3232:NotGate$1920
    connect \Y $auto$rtlil.cc:3233:AndGate$1922
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1915
    connect \A $auto$rtlil.cc:3233:AndGate$1908
    connect \B $auto$rtlil.cc:3233:AndGate$1914
    connect \Y $auto$rtlil.cc:3235:OrGate$1916
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1923
    connect \A $auto$rtlil.cc:3235:OrGate$1916
    connect \B $auto$rtlil.cc:3233:AndGate$1922
    connect \Y $auto$rtlil.cc:3235:OrGate$1924
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1903
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1904
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1905
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1906
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1909
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1910
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1911
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1912
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1917
    connect \A \C1
    connect \Y $auto$rtlil.cc:3232:NotGate$1918
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1919
    connect \A \C2
    connect \Y $auto$rtlil.cc:3232:NotGate$1920
  end
  cell $specify2 $auto$liberty.cc:737:execute$1925
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1926
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1927
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1928
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1929
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1930
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1924
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai22_1
  wire $auto$rtlil.cc:3232:NotGate$1725
  wire $auto$rtlil.cc:3232:NotGate$1727
  wire $auto$rtlil.cc:3232:NotGate$1731
  wire $auto$rtlil.cc:3232:NotGate$1733
  wire $auto$rtlil.cc:3233:AndGate$1729
  wire $auto$rtlil.cc:3233:AndGate$1735
  wire $auto$rtlil.cc:3235:OrGate$1737
  attribute \capacitance "0.004826"
  wire input 1 \A1
  attribute \capacitance "0.004691"
  wire input 2 \A2
  attribute \capacitance "0.004732"
  wire input 3 \B1
  attribute \capacitance "0.004553"
  wire input 4 \B2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1728
    connect \A $auto$rtlil.cc:3232:NotGate$1725
    connect \B $auto$rtlil.cc:3232:NotGate$1727
    connect \Y $auto$rtlil.cc:3233:AndGate$1729
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1734
    connect \A $auto$rtlil.cc:3232:NotGate$1731
    connect \B $auto$rtlil.cc:3232:NotGate$1733
    connect \Y $auto$rtlil.cc:3233:AndGate$1735
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1736
    connect \A $auto$rtlil.cc:3233:AndGate$1729
    connect \B $auto$rtlil.cc:3233:AndGate$1735
    connect \Y $auto$rtlil.cc:3235:OrGate$1737
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1724
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1725
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1726
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1727
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1730
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1731
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1732
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1733
  end
  cell $specify2 $auto$liberty.cc:737:execute$1738
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1739
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1740
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1741
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1737
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "41.708800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai22_2
  wire $auto$rtlil.cc:3232:NotGate$1743
  wire $auto$rtlil.cc:3232:NotGate$1745
  wire $auto$rtlil.cc:3232:NotGate$1749
  wire $auto$rtlil.cc:3232:NotGate$1751
  wire $auto$rtlil.cc:3233:AndGate$1747
  wire $auto$rtlil.cc:3233:AndGate$1753
  wire $auto$rtlil.cc:3235:OrGate$1755
  attribute \capacitance "0.00895"
  wire input 1 \A1
  attribute \capacitance "0.009217"
  wire input 2 \A2
  attribute \capacitance "0.008636"
  wire input 3 \B1
  attribute \capacitance "0.00904"
  wire input 4 \B2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1746
    connect \A $auto$rtlil.cc:3232:NotGate$1743
    connect \B $auto$rtlil.cc:3232:NotGate$1745
    connect \Y $auto$rtlil.cc:3233:AndGate$1747
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1752
    connect \A $auto$rtlil.cc:3232:NotGate$1749
    connect \B $auto$rtlil.cc:3232:NotGate$1751
    connect \Y $auto$rtlil.cc:3233:AndGate$1753
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1754
    connect \A $auto$rtlil.cc:3233:AndGate$1747
    connect \B $auto$rtlil.cc:3233:AndGate$1753
    connect \Y $auto$rtlil.cc:3235:OrGate$1755
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1742
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1743
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1744
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1745
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1748
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1749
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1750
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1751
  end
  cell $specify2 $auto$liberty.cc:737:execute$1756
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1757
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1758
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1759
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1755
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "76.832000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai22_4
  wire $auto$rtlil.cc:3232:NotGate$1761
  wire $auto$rtlil.cc:3232:NotGate$1763
  wire $auto$rtlil.cc:3232:NotGate$1767
  wire $auto$rtlil.cc:3232:NotGate$1769
  wire $auto$rtlil.cc:3233:AndGate$1765
  wire $auto$rtlil.cc:3233:AndGate$1771
  wire $auto$rtlil.cc:3235:OrGate$1773
  attribute \capacitance "0.01823"
  wire input 1 \A1
  attribute \capacitance "0.01815"
  wire input 2 \A2
  attribute \capacitance "0.01796"
  wire input 3 \B1
  attribute \capacitance "0.01777"
  wire input 4 \B2
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1764
    connect \A $auto$rtlil.cc:3232:NotGate$1761
    connect \B $auto$rtlil.cc:3232:NotGate$1763
    connect \Y $auto$rtlil.cc:3233:AndGate$1765
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1770
    connect \A $auto$rtlil.cc:3232:NotGate$1767
    connect \B $auto$rtlil.cc:3232:NotGate$1769
    connect \Y $auto$rtlil.cc:3233:AndGate$1771
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1772
    connect \A $auto$rtlil.cc:3233:AndGate$1765
    connect \B $auto$rtlil.cc:3233:AndGate$1771
    connect \Y $auto$rtlil.cc:3235:OrGate$1773
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1760
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1761
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1762
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1763
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1766
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1767
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1768
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1769
  end
  cell $specify2 $auto$liberty.cc:737:execute$1774
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1775
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1776
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1777
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1773
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "24.147200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai31_1
  wire $auto$rtlil.cc:3232:NotGate$1932
  wire $auto$rtlil.cc:3232:NotGate$1934
  wire $auto$rtlil.cc:3232:NotGate$1938
  wire $auto$rtlil.cc:3232:NotGate$1942
  wire $auto$rtlil.cc:3233:AndGate$1936
  wire $auto$rtlil.cc:3233:AndGate$1940
  wire $auto$rtlil.cc:3235:OrGate$1944
  attribute \capacitance "0.004585"
  wire input 1 \A1
  attribute \capacitance "0.004276"
  wire input 2 \A2
  attribute \capacitance "0.004375"
  wire input 3 \A3
  attribute \capacitance "0.004581"
  wire input 4 \B
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1935
    connect \A $auto$rtlil.cc:3232:NotGate$1932
    connect \B $auto$rtlil.cc:3232:NotGate$1934
    connect \Y $auto$rtlil.cc:3233:AndGate$1936
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1939
    connect \A $auto$rtlil.cc:3233:AndGate$1936
    connect \B $auto$rtlil.cc:3232:NotGate$1938
    connect \Y $auto$rtlil.cc:3233:AndGate$1940
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1943
    connect \A $auto$rtlil.cc:3233:AndGate$1940
    connect \B $auto$rtlil.cc:3232:NotGate$1942
    connect \Y $auto$rtlil.cc:3235:OrGate$1944
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1931
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1932
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1933
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1934
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1937
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1938
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1941
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$1942
  end
  cell $specify2 $auto$liberty.cc:737:execute$1945
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1946
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1947
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1948
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1944
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "41.708800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai31_2
  wire $auto$rtlil.cc:3232:NotGate$1950
  wire $auto$rtlil.cc:3232:NotGate$1952
  wire $auto$rtlil.cc:3232:NotGate$1956
  wire $auto$rtlil.cc:3232:NotGate$1960
  wire $auto$rtlil.cc:3233:AndGate$1954
  wire $auto$rtlil.cc:3233:AndGate$1958
  wire $auto$rtlil.cc:3235:OrGate$1962
  attribute \capacitance "0.009563"
  wire input 1 \A1
  attribute \capacitance "0.009232"
  wire input 2 \A2
  attribute \capacitance "0.009878"
  wire input 3 \A3
  attribute \capacitance "0.008565"
  wire input 4 \B
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1953
    connect \A $auto$rtlil.cc:3232:NotGate$1950
    connect \B $auto$rtlil.cc:3232:NotGate$1952
    connect \Y $auto$rtlil.cc:3233:AndGate$1954
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1957
    connect \A $auto$rtlil.cc:3233:AndGate$1954
    connect \B $auto$rtlil.cc:3232:NotGate$1956
    connect \Y $auto$rtlil.cc:3233:AndGate$1958
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1961
    connect \A $auto$rtlil.cc:3233:AndGate$1958
    connect \B $auto$rtlil.cc:3232:NotGate$1960
    connect \Y $auto$rtlil.cc:3235:OrGate$1962
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1949
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1950
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1951
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1952
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1955
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1956
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1959
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$1960
  end
  cell $specify2 $auto$liberty.cc:737:execute$1963
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1964
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1965
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1966
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1962
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "76.832000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai31_4
  wire $auto$rtlil.cc:3232:NotGate$1968
  wire $auto$rtlil.cc:3232:NotGate$1970
  wire $auto$rtlil.cc:3232:NotGate$1974
  wire $auto$rtlil.cc:3232:NotGate$1978
  wire $auto$rtlil.cc:3233:AndGate$1972
  wire $auto$rtlil.cc:3233:AndGate$1976
  wire $auto$rtlil.cc:3235:OrGate$1980
  attribute \capacitance "0.01865"
  wire input 1 \A1
  attribute \capacitance "0.01822"
  wire input 2 \A2
  attribute \capacitance "0.01668"
  wire input 3 \A3
  attribute \capacitance "0.01697"
  wire input 4 \B
  wire output 5 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1971
    connect \A $auto$rtlil.cc:3232:NotGate$1968
    connect \B $auto$rtlil.cc:3232:NotGate$1970
    connect \Y $auto$rtlil.cc:3233:AndGate$1972
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1975
    connect \A $auto$rtlil.cc:3233:AndGate$1972
    connect \B $auto$rtlil.cc:3232:NotGate$1974
    connect \Y $auto$rtlil.cc:3233:AndGate$1976
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1979
    connect \A $auto$rtlil.cc:3233:AndGate$1976
    connect \B $auto$rtlil.cc:3232:NotGate$1978
    connect \Y $auto$rtlil.cc:3235:OrGate$1980
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1967
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1968
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1969
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1970
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1973
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1974
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1977
    connect \A \B
    connect \Y $auto$rtlil.cc:3232:NotGate$1978
  end
  cell $specify2 $auto$liberty.cc:737:execute$1981
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1982
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1983
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1984
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$1980
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.342400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai32_1
  wire $auto$rtlil.cc:3232:NotGate$1986
  wire $auto$rtlil.cc:3232:NotGate$1988
  wire $auto$rtlil.cc:3232:NotGate$1992
  wire $auto$rtlil.cc:3232:NotGate$1996
  wire $auto$rtlil.cc:3232:NotGate$1998
  wire $auto$rtlil.cc:3233:AndGate$1990
  wire $auto$rtlil.cc:3233:AndGate$1994
  wire $auto$rtlil.cc:3233:AndGate$2000
  wire $auto$rtlil.cc:3235:OrGate$2002
  attribute \capacitance "0.00477"
  wire input 1 \A1
  attribute \capacitance "0.004504"
  wire input 2 \A2
  attribute \capacitance "0.004441"
  wire input 3 \A3
  attribute \capacitance "0.004845"
  wire input 4 \B1
  attribute \capacitance "0.004638"
  wire input 5 \B2
  wire output 6 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1989
    connect \A $auto$rtlil.cc:3232:NotGate$1986
    connect \B $auto$rtlil.cc:3232:NotGate$1988
    connect \Y $auto$rtlil.cc:3233:AndGate$1990
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1993
    connect \A $auto$rtlil.cc:3233:AndGate$1990
    connect \B $auto$rtlil.cc:3232:NotGate$1992
    connect \Y $auto$rtlil.cc:3233:AndGate$1994
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1999
    connect \A $auto$rtlil.cc:3232:NotGate$1996
    connect \B $auto$rtlil.cc:3232:NotGate$1998
    connect \Y $auto$rtlil.cc:3233:AndGate$2000
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2001
    connect \A $auto$rtlil.cc:3233:AndGate$1994
    connect \B $auto$rtlil.cc:3233:AndGate$2000
    connect \Y $auto$rtlil.cc:3235:OrGate$2002
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1985
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$1986
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1987
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$1988
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1991
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$1992
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1995
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$1996
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1997
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$1998
  end
  cell $specify2 $auto$liberty.cc:737:execute$2003
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2004
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2005
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2006
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2007
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$2002
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "50.489600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai32_2
  wire $auto$rtlil.cc:3232:NotGate$2009
  wire $auto$rtlil.cc:3232:NotGate$2011
  wire $auto$rtlil.cc:3232:NotGate$2015
  wire $auto$rtlil.cc:3232:NotGate$2019
  wire $auto$rtlil.cc:3232:NotGate$2021
  wire $auto$rtlil.cc:3233:AndGate$2013
  wire $auto$rtlil.cc:3233:AndGate$2017
  wire $auto$rtlil.cc:3233:AndGate$2023
  wire $auto$rtlil.cc:3235:OrGate$2025
  attribute \capacitance "0.008652"
  wire input 1 \A1
  attribute \capacitance "0.009229"
  wire input 2 \A2
  attribute \capacitance "0.009501"
  wire input 3 \A3
  attribute \capacitance "0.008715"
  wire input 4 \B1
  attribute \capacitance "0.00911"
  wire input 5 \B2
  wire output 6 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2012
    connect \A $auto$rtlil.cc:3232:NotGate$2009
    connect \B $auto$rtlil.cc:3232:NotGate$2011
    connect \Y $auto$rtlil.cc:3233:AndGate$2013
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2016
    connect \A $auto$rtlil.cc:3233:AndGate$2013
    connect \B $auto$rtlil.cc:3232:NotGate$2015
    connect \Y $auto$rtlil.cc:3233:AndGate$2017
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2022
    connect \A $auto$rtlil.cc:3232:NotGate$2019
    connect \B $auto$rtlil.cc:3232:NotGate$2021
    connect \Y $auto$rtlil.cc:3233:AndGate$2023
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2024
    connect \A $auto$rtlil.cc:3233:AndGate$2017
    connect \B $auto$rtlil.cc:3233:AndGate$2023
    connect \Y $auto$rtlil.cc:3235:OrGate$2025
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2008
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$2009
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2010
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$2011
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2014
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$2015
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2018
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$2019
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2020
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$2021
  end
  cell $specify2 $auto$liberty.cc:737:execute$2026
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2027
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2028
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2029
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2030
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$2025
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "94.393600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai32_4
  wire $auto$rtlil.cc:3232:NotGate$2032
  wire $auto$rtlil.cc:3232:NotGate$2034
  wire $auto$rtlil.cc:3232:NotGate$2038
  wire $auto$rtlil.cc:3232:NotGate$2042
  wire $auto$rtlil.cc:3232:NotGate$2044
  wire $auto$rtlil.cc:3233:AndGate$2036
  wire $auto$rtlil.cc:3233:AndGate$2040
  wire $auto$rtlil.cc:3233:AndGate$2046
  wire $auto$rtlil.cc:3235:OrGate$2048
  attribute \capacitance "0.01713"
  wire input 1 \A1
  attribute \capacitance "0.01784"
  wire input 2 \A2
  attribute \capacitance "0.01719"
  wire input 3 \A3
  attribute \capacitance "0.01813"
  wire input 4 \B1
  attribute \capacitance "0.01835"
  wire input 5 \B2
  wire output 6 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2035
    connect \A $auto$rtlil.cc:3232:NotGate$2032
    connect \B $auto$rtlil.cc:3232:NotGate$2034
    connect \Y $auto$rtlil.cc:3233:AndGate$2036
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2039
    connect \A $auto$rtlil.cc:3233:AndGate$2036
    connect \B $auto$rtlil.cc:3232:NotGate$2038
    connect \Y $auto$rtlil.cc:3233:AndGate$2040
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2045
    connect \A $auto$rtlil.cc:3232:NotGate$2042
    connect \B $auto$rtlil.cc:3232:NotGate$2044
    connect \Y $auto$rtlil.cc:3233:AndGate$2046
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2047
    connect \A $auto$rtlil.cc:3233:AndGate$2040
    connect \B $auto$rtlil.cc:3233:AndGate$2046
    connect \Y $auto$rtlil.cc:3235:OrGate$2048
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2031
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$2032
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2033
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$2034
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2037
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$2038
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2041
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$2042
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2043
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$2044
  end
  cell $specify2 $auto$liberty.cc:737:execute$2049
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2050
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2051
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2052
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2053
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$2048
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "32.928000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai33_1
  wire $auto$rtlil.cc:3232:NotGate$2055
  wire $auto$rtlil.cc:3232:NotGate$2057
  wire $auto$rtlil.cc:3232:NotGate$2061
  wire $auto$rtlil.cc:3232:NotGate$2065
  wire $auto$rtlil.cc:3232:NotGate$2067
  wire $auto$rtlil.cc:3232:NotGate$2071
  wire $auto$rtlil.cc:3233:AndGate$2059
  wire $auto$rtlil.cc:3233:AndGate$2063
  wire $auto$rtlil.cc:3233:AndGate$2069
  wire $auto$rtlil.cc:3233:AndGate$2073
  wire $auto$rtlil.cc:3235:OrGate$2075
  attribute \capacitance "0.004594"
  wire input 1 \A1
  attribute \capacitance "0.004396"
  wire input 2 \A2
  attribute \capacitance "0.004579"
  wire input 3 \A3
  attribute \capacitance "0.004524"
  wire input 4 \B1
  attribute \capacitance "0.004249"
  wire input 5 \B2
  attribute \capacitance "0.004287"
  wire input 6 \B3
  wire output 7 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2058
    connect \A $auto$rtlil.cc:3232:NotGate$2055
    connect \B $auto$rtlil.cc:3232:NotGate$2057
    connect \Y $auto$rtlil.cc:3233:AndGate$2059
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2062
    connect \A $auto$rtlil.cc:3233:AndGate$2059
    connect \B $auto$rtlil.cc:3232:NotGate$2061
    connect \Y $auto$rtlil.cc:3233:AndGate$2063
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2068
    connect \A $auto$rtlil.cc:3232:NotGate$2065
    connect \B $auto$rtlil.cc:3232:NotGate$2067
    connect \Y $auto$rtlil.cc:3233:AndGate$2069
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2072
    connect \A $auto$rtlil.cc:3233:AndGate$2069
    connect \B $auto$rtlil.cc:3232:NotGate$2071
    connect \Y $auto$rtlil.cc:3233:AndGate$2073
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2074
    connect \A $auto$rtlil.cc:3233:AndGate$2063
    connect \B $auto$rtlil.cc:3233:AndGate$2073
    connect \Y $auto$rtlil.cc:3235:OrGate$2075
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2054
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$2055
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2056
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$2057
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2060
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$2061
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2064
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$2065
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2066
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$2067
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2070
    connect \A \B3
    connect \Y $auto$rtlil.cc:3232:NotGate$2071
  end
  cell $specify2 $auto$liberty.cc:737:execute$2076
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2077
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2078
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2079
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2080
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2081
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$2075
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "59.270400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai33_2
  wire $auto$rtlil.cc:3232:NotGate$2083
  wire $auto$rtlil.cc:3232:NotGate$2085
  wire $auto$rtlil.cc:3232:NotGate$2089
  wire $auto$rtlil.cc:3232:NotGate$2093
  wire $auto$rtlil.cc:3232:NotGate$2095
  wire $auto$rtlil.cc:3232:NotGate$2099
  wire $auto$rtlil.cc:3233:AndGate$2087
  wire $auto$rtlil.cc:3233:AndGate$2091
  wire $auto$rtlil.cc:3233:AndGate$2097
  wire $auto$rtlil.cc:3233:AndGate$2101
  wire $auto$rtlil.cc:3235:OrGate$2103
  attribute \capacitance "0.009632"
  wire input 1 \A1
  attribute \capacitance "0.009134"
  wire input 2 \A2
  attribute \capacitance "0.009619"
  wire input 3 \A3
  attribute \capacitance "0.008755"
  wire input 4 \B1
  attribute \capacitance "0.009159"
  wire input 5 \B2
  attribute \capacitance "0.009473"
  wire input 6 \B3
  wire output 7 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2086
    connect \A $auto$rtlil.cc:3232:NotGate$2083
    connect \B $auto$rtlil.cc:3232:NotGate$2085
    connect \Y $auto$rtlil.cc:3233:AndGate$2087
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2090
    connect \A $auto$rtlil.cc:3233:AndGate$2087
    connect \B $auto$rtlil.cc:3232:NotGate$2089
    connect \Y $auto$rtlil.cc:3233:AndGate$2091
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2096
    connect \A $auto$rtlil.cc:3232:NotGate$2093
    connect \B $auto$rtlil.cc:3232:NotGate$2095
    connect \Y $auto$rtlil.cc:3233:AndGate$2097
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2100
    connect \A $auto$rtlil.cc:3233:AndGate$2097
    connect \B $auto$rtlil.cc:3232:NotGate$2099
    connect \Y $auto$rtlil.cc:3233:AndGate$2101
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2102
    connect \A $auto$rtlil.cc:3233:AndGate$2091
    connect \B $auto$rtlil.cc:3233:AndGate$2101
    connect \Y $auto$rtlil.cc:3235:OrGate$2103
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2082
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$2083
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2084
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$2085
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2088
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$2089
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2092
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$2093
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2094
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$2095
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2098
    connect \A \B3
    connect \Y $auto$rtlil.cc:3232:NotGate$2099
  end
  cell $specify2 $auto$liberty.cc:737:execute$2104
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2105
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2106
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2107
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2108
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2109
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$2103
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "111.955200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__oai33_4
  wire $auto$rtlil.cc:3232:NotGate$2111
  wire $auto$rtlil.cc:3232:NotGate$2113
  wire $auto$rtlil.cc:3232:NotGate$2117
  wire $auto$rtlil.cc:3232:NotGate$2121
  wire $auto$rtlil.cc:3232:NotGate$2123
  wire $auto$rtlil.cc:3232:NotGate$2127
  wire $auto$rtlil.cc:3233:AndGate$2115
  wire $auto$rtlil.cc:3233:AndGate$2119
  wire $auto$rtlil.cc:3233:AndGate$2125
  wire $auto$rtlil.cc:3233:AndGate$2129
  wire $auto$rtlil.cc:3235:OrGate$2131
  attribute \capacitance "0.01737"
  wire input 1 \A1
  attribute \capacitance "0.01809"
  wire input 2 \A2
  attribute \capacitance "0.01757"
  wire input 3 \A3
  attribute \capacitance "0.01704"
  wire input 4 \B1
  attribute \capacitance "0.01782"
  wire input 5 \B2
  attribute \capacitance "0.0172"
  wire input 6 \B3
  wire output 7 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2114
    connect \A $auto$rtlil.cc:3232:NotGate$2111
    connect \B $auto$rtlil.cc:3232:NotGate$2113
    connect \Y $auto$rtlil.cc:3233:AndGate$2115
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2118
    connect \A $auto$rtlil.cc:3233:AndGate$2115
    connect \B $auto$rtlil.cc:3232:NotGate$2117
    connect \Y $auto$rtlil.cc:3233:AndGate$2119
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2124
    connect \A $auto$rtlil.cc:3232:NotGate$2121
    connect \B $auto$rtlil.cc:3232:NotGate$2123
    connect \Y $auto$rtlil.cc:3233:AndGate$2125
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2128
    connect \A $auto$rtlil.cc:3233:AndGate$2125
    connect \B $auto$rtlil.cc:3232:NotGate$2127
    connect \Y $auto$rtlil.cc:3233:AndGate$2129
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2130
    connect \A $auto$rtlil.cc:3233:AndGate$2119
    connect \B $auto$rtlil.cc:3233:AndGate$2129
    connect \Y $auto$rtlil.cc:3235:OrGate$2131
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2110
    connect \A \A1
    connect \Y $auto$rtlil.cc:3232:NotGate$2111
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2112
    connect \A \A2
    connect \Y $auto$rtlil.cc:3232:NotGate$2113
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2116
    connect \A \A3
    connect \Y $auto$rtlil.cc:3232:NotGate$2117
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2120
    connect \A \B1
    connect \Y $auto$rtlil.cc:3232:NotGate$2121
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2122
    connect \A \B2
    connect \Y $auto$rtlil.cc:3232:NotGate$2123
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2126
    connect \A \B3
    connect \Y $auto$rtlil.cc:3232:NotGate$2127
  end
  cell $specify2 $auto$liberty.cc:737:execute$2132
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2133
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2134
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2135
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2136
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2137
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3235:OrGate$2131
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.561600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__or2_1
  wire $auto$rtlil.cc:3235:OrGate$2139
  attribute \capacitance "0.002908"
  wire input 1 \A1
  attribute \capacitance "0.002771"
  wire input 2 \A2
  wire output 3 \Z
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2138
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3235:OrGate$2139
  end
  cell $specify2 $auto$liberty.cc:737:execute$2140
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2141
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$2139
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__or2_2
  wire $auto$rtlil.cc:3235:OrGate$2143
  attribute \capacitance "0.004671"
  wire input 1 \A1
  attribute \capacitance "0.004663"
  wire input 2 \A2
  wire output 3 \Z
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2142
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3235:OrGate$2143
  end
  cell $specify2 $auto$liberty.cc:737:execute$2144
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2145
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$2143
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.513600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__or2_4
  wire $auto$rtlil.cc:3235:OrGate$2147
  attribute \capacitance "0.009237"
  wire input 1 \A1
  attribute \capacitance "0.009404"
  wire input 2 \A2
  wire output 3 \Z
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2146
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3235:OrGate$2147
  end
  cell $specify2 $auto$liberty.cc:737:execute$2148
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2149
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$2147
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.952000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__or3_1
  wire $auto$rtlil.cc:3235:OrGate$2151
  wire $auto$rtlil.cc:3235:OrGate$2153
  attribute \capacitance "0.002871"
  wire input 1 \A1
  attribute \capacitance "0.002828"
  wire input 2 \A2
  attribute \capacitance "0.002788"
  wire input 3 \A3
  wire output 4 \Z
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2150
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3235:OrGate$2151
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2152
    connect \A $auto$rtlil.cc:3235:OrGate$2151
    connect \B \A3
    connect \Y $auto$rtlil.cc:3235:OrGate$2153
  end
  cell $specify2 $auto$liberty.cc:737:execute$2154
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2155
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2156
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$2153
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.342400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__or3_2
  wire $auto$rtlil.cc:3235:OrGate$2158
  wire $auto$rtlil.cc:3235:OrGate$2160
  attribute \capacitance "0.004592"
  wire input 1 \A1
  attribute \capacitance "0.004297"
  wire input 2 \A2
  attribute \capacitance "0.00423"
  wire input 3 \A3
  wire output 4 \Z
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2157
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3235:OrGate$2158
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2159
    connect \A $auto$rtlil.cc:3235:OrGate$2158
    connect \B \A3
    connect \Y $auto$rtlil.cc:3235:OrGate$2160
  end
  cell $specify2 $auto$liberty.cc:737:execute$2161
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2162
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2163
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$2160
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "48.294400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__or3_4
  wire $auto$rtlil.cc:3235:OrGate$2165
  wire $auto$rtlil.cc:3235:OrGate$2167
  attribute \capacitance "0.008973"
  wire input 1 \A1
  attribute \capacitance "0.008839"
  wire input 2 \A2
  attribute \capacitance "0.009163"
  wire input 3 \A3
  wire output 4 \Z
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2164
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3235:OrGate$2165
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2166
    connect \A $auto$rtlil.cc:3235:OrGate$2165
    connect \B \A3
    connect \Y $auto$rtlil.cc:3235:OrGate$2167
  end
  cell $specify2 $auto$liberty.cc:737:execute$2168
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2169
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2170
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$2167
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.342400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__or4_1
  wire $auto$rtlil.cc:3235:OrGate$2172
  wire $auto$rtlil.cc:3235:OrGate$2174
  wire $auto$rtlil.cc:3235:OrGate$2176
  attribute \capacitance "0.002804"
  wire input 1 \A1
  attribute \capacitance "0.002824"
  wire input 2 \A2
  attribute \capacitance "0.002797"
  wire input 3 \A3
  attribute \capacitance "0.002747"
  wire input 4 \A4
  wire output 5 \Z
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2171
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3235:OrGate$2172
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2173
    connect \A $auto$rtlil.cc:3235:OrGate$2172
    connect \B \A3
    connect \Y $auto$rtlil.cc:3235:OrGate$2174
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2175
    connect \A $auto$rtlil.cc:3235:OrGate$2174
    connect \B \A4
    connect \Y $auto$rtlil.cc:3235:OrGate$2176
  end
  cell $specify2 $auto$liberty.cc:737:execute$2177
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$2178
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2179
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2180
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$2176
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.732800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__or4_2
  wire $auto$rtlil.cc:3235:OrGate$2182
  wire $auto$rtlil.cc:3235:OrGate$2184
  wire $auto$rtlil.cc:3235:OrGate$2186
  attribute \capacitance "0.004028"
  wire input 1 \A1
  attribute \capacitance "0.003947"
  wire input 2 \A2
  attribute \capacitance "0.003867"
  wire input 3 \A3
  attribute \capacitance "0.003925"
  wire input 4 \A4
  wire output 5 \Z
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2181
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3235:OrGate$2182
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2183
    connect \A $auto$rtlil.cc:3235:OrGate$2182
    connect \B \A3
    connect \Y $auto$rtlil.cc:3235:OrGate$2184
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2185
    connect \A $auto$rtlil.cc:3235:OrGate$2184
    connect \B \A4
    connect \Y $auto$rtlil.cc:3235:OrGate$2186
  end
  cell $specify2 $auto$liberty.cc:737:execute$2187
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$2188
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2189
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2190
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$2186
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "57.075200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__or4_4
  wire $auto$rtlil.cc:3235:OrGate$2192
  wire $auto$rtlil.cc:3235:OrGate$2194
  wire $auto$rtlil.cc:3235:OrGate$2196
  attribute \capacitance "0.00792"
  wire input 1 \A1
  attribute \capacitance "0.008139"
  wire input 2 \A2
  attribute \capacitance "0.008787"
  wire input 3 \A3
  attribute \capacitance "0.009391"
  wire input 4 \A4
  wire output 5 \Z
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2191
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3235:OrGate$2192
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2193
    connect \A $auto$rtlil.cc:3235:OrGate$2192
    connect \B \A3
    connect \Y $auto$rtlil.cc:3235:OrGate$2194
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2195
    connect \A $auto$rtlil.cc:3235:OrGate$2194
    connect \B \A4
    connect \Y $auto$rtlil.cc:3235:OrGate$2196
  end
  cell $specify2 $auto$liberty.cc:737:execute$2197
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$2198
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2199
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2200
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Z $auto$rtlil.cc:3235:OrGate$2196
end
attribute \liberty_cell 1
attribute \area "83.417600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffq_1
  wire $auto$rtlil.cc:3232:NotGate$2202
  wire $auto$rtlil.cc:3233:AndGate$2204
  wire $auto$rtlil.cc:3233:AndGate$2206
  wire $auto$rtlil.cc:3235:OrGate$2208
  attribute \capacitance "0.003483"
  wire input 1 \CLK
  attribute \capacitance "0.002739"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.005947"
  wire input 4 \SE
  attribute \capacitance "0.002691"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2203
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2202
    connect \Y $auto$rtlil.cc:3233:AndGate$2204
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2205
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2206
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2207
    connect \A $auto$rtlil.cc:3233:AndGate$2204
    connect \B $auto$rtlil.cc:3233:AndGate$2206
    connect \Y $auto$rtlil.cc:3235:OrGate$2208
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2209
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$2210
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2208
    connect \Q \IQ1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2201
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2202
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "87.808000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffq_2
  wire $auto$rtlil.cc:3232:NotGate$2212
  wire $auto$rtlil.cc:3233:AndGate$2214
  wire $auto$rtlil.cc:3233:AndGate$2216
  wire $auto$rtlil.cc:3235:OrGate$2218
  attribute \capacitance "0.003482"
  wire input 1 \CLK
  attribute \capacitance "0.002749"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.005947"
  wire input 4 \SE
  attribute \capacitance "0.00269"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2213
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2212
    connect \Y $auto$rtlil.cc:3233:AndGate$2214
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2215
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2216
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2217
    connect \A $auto$rtlil.cc:3233:AndGate$2214
    connect \B $auto$rtlil.cc:3233:AndGate$2216
    connect \Y $auto$rtlil.cc:3235:OrGate$2218
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2219
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$2220
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2218
    connect \Q \IQ1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2211
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2212
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "96.588800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffq_4
  wire $auto$rtlil.cc:3232:NotGate$2222
  wire $auto$rtlil.cc:3233:AndGate$2224
  wire $auto$rtlil.cc:3233:AndGate$2226
  wire $auto$rtlil.cc:3235:OrGate$2228
  attribute \capacitance "0.00348"
  wire input 1 \CLK
  attribute \capacitance "0.002761"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.005967"
  wire input 4 \SE
  attribute \capacitance "0.002694"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2223
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2222
    connect \Y $auto$rtlil.cc:3233:AndGate$2224
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2225
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2226
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2227
    connect \A $auto$rtlil.cc:3233:AndGate$2224
    connect \B $auto$rtlil.cc:3233:AndGate$2226
    connect \Y $auto$rtlil.cc:3235:OrGate$2228
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2229
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$2230
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2228
    connect \Q \IQ1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2221
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2222
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "94.393600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffrnq_1
  wire $auto$rtlil.cc:3232:NotGate$2232
  wire $auto$rtlil.cc:3232:NotGate$2240
  wire $auto$rtlil.cc:3233:AndGate$2234
  wire $auto$rtlil.cc:3233:AndGate$2236
  wire $auto$rtlil.cc:3235:OrGate$2238
  attribute \capacitance "0.003593"
  wire input 1 \CLK
  attribute \capacitance "0.002775"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.006057"
  wire input 4 \RN
  attribute \capacitance "0.00612"
  wire input 5 \SE
  attribute \capacitance "0.002702"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2233
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2232
    connect \Y $auto$rtlil.cc:3233:AndGate$2234
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2235
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2236
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2237
    connect \A $auto$rtlil.cc:3233:AndGate$2234
    connect \B $auto$rtlil.cc:3233:AndGate$2236
    connect \Y $auto$rtlil.cc:3235:OrGate$2238
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2241
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$2242
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2238
    connect \Q \IQ1
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2231
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2232
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2239
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$2240
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "98.784000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffrnq_2
  wire $auto$rtlil.cc:3232:NotGate$2244
  wire $auto$rtlil.cc:3232:NotGate$2252
  wire $auto$rtlil.cc:3233:AndGate$2246
  wire $auto$rtlil.cc:3233:AndGate$2248
  wire $auto$rtlil.cc:3235:OrGate$2250
  attribute \capacitance "0.003594"
  wire input 1 \CLK
  attribute \capacitance "0.002773"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.0068"
  wire input 4 \RN
  attribute \capacitance "0.006118"
  wire input 5 \SE
  attribute \capacitance "0.002702"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2245
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2244
    connect \Y $auto$rtlil.cc:3233:AndGate$2246
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2247
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2248
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2249
    connect \A $auto$rtlil.cc:3233:AndGate$2246
    connect \B $auto$rtlil.cc:3233:AndGate$2248
    connect \Y $auto$rtlil.cc:3235:OrGate$2250
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2253
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$2254
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2250
    connect \Q \IQ1
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2243
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2244
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2251
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$2252
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "107.564800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffrnq_4
  wire $auto$rtlil.cc:3232:NotGate$2256
  wire $auto$rtlil.cc:3232:NotGate$2264
  wire $auto$rtlil.cc:3233:AndGate$2258
  wire $auto$rtlil.cc:3233:AndGate$2260
  wire $auto$rtlil.cc:3235:OrGate$2262
  attribute \capacitance "0.003602"
  wire input 1 \CLK
  attribute \capacitance "0.002778"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.006812"
  wire input 4 \RN
  attribute \capacitance "0.006119"
  wire input 5 \SE
  attribute \capacitance "0.002704"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2257
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2256
    connect \Y $auto$rtlil.cc:3233:AndGate$2258
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2259
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2260
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2261
    connect \A $auto$rtlil.cc:3233:AndGate$2258
    connect \B $auto$rtlil.cc:3233:AndGate$2260
    connect \Y $auto$rtlil.cc:3235:OrGate$2262
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2265
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$2266
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2262
    connect \Q \IQ1
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2255
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2256
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2263
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$2264
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "105.369600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_1
  wire $auto$rtlil.cc:3232:NotGate$2268
  wire $auto$rtlil.cc:3232:NotGate$2276
  wire $auto$rtlil.cc:3232:NotGate$2278
  wire $auto$rtlil.cc:3233:AndGate$2270
  wire $auto$rtlil.cc:3233:AndGate$2272
  wire $auto$rtlil.cc:3235:OrGate$2274
  attribute \capacitance "0.003574"
  wire input 1 \CLK
  attribute \capacitance "0.002694"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.007176"
  wire input 4 \RN
  attribute \capacitance "0.006118"
  wire input 6 \SE
  attribute \capacitance "0.006407"
  wire input 5 \SETN
  attribute \capacitance "0.002704"
  wire input 7 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2269
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2268
    connect \Y $auto$rtlil.cc:3233:AndGate$2270
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2271
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2272
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2273
    connect \A $auto$rtlil.cc:3233:AndGate$2270
    connect \B $auto$rtlil.cc:3233:AndGate$2272
    connect \Y $auto$rtlil.cc:3235:OrGate$2274
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2279
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$2280
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2274
    connect \Q \IQ1
    connect \R \RN
    connect \S \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2267
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2268
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2275
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$2276
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2277
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$2278
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "109.760000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_2
  wire $auto$rtlil.cc:3232:NotGate$2282
  wire $auto$rtlil.cc:3232:NotGate$2290
  wire $auto$rtlil.cc:3232:NotGate$2292
  wire $auto$rtlil.cc:3233:AndGate$2284
  wire $auto$rtlil.cc:3233:AndGate$2286
  wire $auto$rtlil.cc:3235:OrGate$2288
  attribute \capacitance "0.003572"
  wire input 1 \CLK
  attribute \capacitance "0.00271"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.007648"
  wire input 4 \RN
  attribute \capacitance "0.006111"
  wire input 6 \SE
  attribute \capacitance "0.006403"
  wire input 5 \SETN
  attribute \capacitance "0.002703"
  wire input 7 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2283
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2282
    connect \Y $auto$rtlil.cc:3233:AndGate$2284
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2285
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2286
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2287
    connect \A $auto$rtlil.cc:3233:AndGate$2284
    connect \B $auto$rtlil.cc:3233:AndGate$2286
    connect \Y $auto$rtlil.cc:3235:OrGate$2288
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2293
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$2294
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2288
    connect \Q \IQ1
    connect \R \RN
    connect \S \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2281
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2282
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2289
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$2290
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2291
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$2292
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "118.540800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_4
  wire $auto$rtlil.cc:3232:NotGate$2296
  wire $auto$rtlil.cc:3232:NotGate$2304
  wire $auto$rtlil.cc:3232:NotGate$2306
  wire $auto$rtlil.cc:3233:AndGate$2298
  wire $auto$rtlil.cc:3233:AndGate$2300
  wire $auto$rtlil.cc:3235:OrGate$2302
  attribute \capacitance "0.003572"
  wire input 1 \CLK
  attribute \capacitance "0.002709"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.007642"
  wire input 4 \RN
  attribute \capacitance "0.006112"
  wire input 6 \SE
  attribute \capacitance "0.006398"
  wire input 5 \SETN
  attribute \capacitance "0.002703"
  wire input 7 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2297
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2296
    connect \Y $auto$rtlil.cc:3233:AndGate$2298
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2299
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2300
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2301
    connect \A $auto$rtlil.cc:3233:AndGate$2298
    connect \B $auto$rtlil.cc:3233:AndGate$2300
    connect \Y $auto$rtlil.cc:3235:OrGate$2302
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2307
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$2308
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2302
    connect \Q \IQ1
    connect \R \RN
    connect \S \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2295
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2296
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2303
    connect \A \RN
    connect \Y $auto$rtlil.cc:3232:NotGate$2304
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2305
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$2306
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "98.784000"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffsnq_1
  wire $auto$rtlil.cc:3232:NotGate$2310
  wire $auto$rtlil.cc:3232:NotGate$2318
  wire $auto$rtlil.cc:3233:AndGate$2312
  wire $auto$rtlil.cc:3233:AndGate$2314
  wire $auto$rtlil.cc:3235:OrGate$2316
  attribute \capacitance "0.003571"
  wire input 1 \CLK
  attribute \capacitance "0.00271"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.00611"
  wire input 5 \SE
  attribute \capacitance "0.006298"
  wire input 4 \SETN
  attribute \capacitance "0.002703"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2311
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2310
    connect \Y $auto$rtlil.cc:3233:AndGate$2312
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2313
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2314
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2315
    connect \A $auto$rtlil.cc:3233:AndGate$2312
    connect \B $auto$rtlil.cc:3233:AndGate$2314
    connect \Y $auto$rtlil.cc:3235:OrGate$2316
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2319
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$2320
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2316
    connect \Q \IQ1
    connect \R \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2309
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2310
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2317
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$2318
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "103.174400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffsnq_2
  wire $auto$rtlil.cc:3232:NotGate$2322
  wire $auto$rtlil.cc:3232:NotGate$2330
  wire $auto$rtlil.cc:3233:AndGate$2324
  wire $auto$rtlil.cc:3233:AndGate$2326
  wire $auto$rtlil.cc:3235:OrGate$2328
  attribute \capacitance "0.003571"
  wire input 1 \CLK
  attribute \capacitance "0.002709"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.006113"
  wire input 5 \SE
  attribute \capacitance "0.006307"
  wire input 4 \SETN
  attribute \capacitance "0.002703"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2323
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2322
    connect \Y $auto$rtlil.cc:3233:AndGate$2324
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2325
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2326
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2327
    connect \A $auto$rtlil.cc:3233:AndGate$2324
    connect \B $auto$rtlil.cc:3233:AndGate$2326
    connect \Y $auto$rtlil.cc:3235:OrGate$2328
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2331
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$2332
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2328
    connect \Q \IQ1
    connect \R \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2321
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2322
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2329
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$2330
  end
  connect \Q \IQ1
end
attribute \liberty_cell 1
attribute \area "116.345600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__sdffsnq_4
  wire $auto$rtlil.cc:3232:NotGate$2334
  wire $auto$rtlil.cc:3232:NotGate$2342
  wire $auto$rtlil.cc:3233:AndGate$2336
  wire $auto$rtlil.cc:3233:AndGate$2338
  wire $auto$rtlil.cc:3235:OrGate$2340
  attribute \capacitance "0.003312"
  wire input 1 \CLK
  attribute \capacitance "0.00235"
  wire input 2 \D
  wire \IQ1
  wire \IQN1
  wire output 3 \Q
  attribute \capacitance "0.00541"
  wire input 5 \SE
  attribute \capacitance "0.006147"
  wire input 4 \SETN
  attribute \capacitance "0.002356"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2335
    connect \A \D
    connect \B $auto$rtlil.cc:3232:NotGate$2334
    connect \Y $auto$rtlil.cc:3233:AndGate$2336
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2337
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3233:AndGate$2338
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2339
    connect \A $auto$rtlil.cc:3233:AndGate$2336
    connect \B $auto$rtlil.cc:3233:AndGate$2338
    connect \Y $auto$rtlil.cc:3235:OrGate$2340
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2343
    connect \A \IQ1
    connect \Y \IQN1
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$2344
    connect \C \CLK
    connect \D $auto$rtlil.cc:3235:OrGate$2340
    connect \Q \IQ1
    connect \R \SETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2333
    connect \A \SE
    connect \Y $auto$rtlil.cc:3232:NotGate$2334
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2341
    connect \A \SETN
    connect \Y $auto$rtlil.cc:3232:NotGate$2342
  end
  connect \Q \IQ1
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.780800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__tieh
  wire output 1 \Z
  connect \Z 1'1
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.780800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__tiel
  wire output 1 \ZN
  connect \ZN 1'0
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.537600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xnor2_1
  wire $auto$rtlil.cc:3232:NotGate$2348
  wire $auto$rtlil.cc:3237:XorGate$2346
  attribute \capacitance "0.006996"
  wire input 1 \A1
  attribute \capacitance "0.007247"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2347
    connect \A $auto$rtlil.cc:3237:XorGate$2346
    connect \Y $auto$rtlil.cc:3232:NotGate$2348
  end
  cell $specify2 $auto$liberty.cc:737:execute$2349
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2345
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2346
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$2348
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "37.318400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xnor2_2
  wire $auto$rtlil.cc:3232:NotGate$2354
  wire $auto$rtlil.cc:3237:XorGate$2352
  attribute \capacitance "0.007383"
  wire input 1 \A1
  attribute \capacitance "0.007229"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2353
    connect \A $auto$rtlil.cc:3237:XorGate$2352
    connect \Y $auto$rtlil.cc:3232:NotGate$2354
  end
  cell $specify2 $auto$liberty.cc:737:execute$2355
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2356
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2351
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2352
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$2354
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "46.099200"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xnor2_4
  wire $auto$rtlil.cc:3232:NotGate$2360
  wire $auto$rtlil.cc:3237:XorGate$2358
  attribute \capacitance "0.006918"
  wire input 1 \A1
  attribute \capacitance "0.006967"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2359
    connect \A $auto$rtlil.cc:3237:XorGate$2358
    connect \Y $auto$rtlil.cc:3232:NotGate$2360
  end
  cell $specify2 $auto$liberty.cc:737:execute$2361
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2362
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2357
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2358
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$2360
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "52.684800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xnor3_1
  wire $auto$rtlil.cc:3232:NotGate$2368
  wire $auto$rtlil.cc:3237:XorGate$2364
  wire $auto$rtlil.cc:3237:XorGate$2366
  attribute \capacitance "0.005146"
  wire input 1 \A1
  attribute \capacitance "0.005101"
  wire input 2 \A2
  attribute \capacitance "0.00686"
  wire input 3 \A3
  wire output 4 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2367
    connect \A $auto$rtlil.cc:3237:XorGate$2366
    connect \Y $auto$rtlil.cc:3232:NotGate$2368
  end
  cell $specify2 $auto$liberty.cc:737:execute$2369
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2370
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2371
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2363
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2364
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2365
    connect \A $auto$rtlil.cc:3237:XorGate$2364
    connect \B \A3
    connect \Y $auto$rtlil.cc:3237:XorGate$2366
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$2368
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "61.465600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xnor3_2
  wire $auto$rtlil.cc:3232:NotGate$2377
  wire $auto$rtlil.cc:3237:XorGate$2373
  wire $auto$rtlil.cc:3237:XorGate$2375
  attribute \capacitance "0.005021"
  wire input 1 \A1
  attribute \capacitance "0.005034"
  wire input 2 \A2
  attribute \capacitance "0.007228"
  wire input 3 \A3
  wire output 4 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2376
    connect \A $auto$rtlil.cc:3237:XorGate$2375
    connect \Y $auto$rtlil.cc:3232:NotGate$2377
  end
  cell $specify2 $auto$liberty.cc:737:execute$2378
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2380
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2372
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2373
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2374
    connect \A $auto$rtlil.cc:3237:XorGate$2373
    connect \B \A3
    connect \Y $auto$rtlil.cc:3237:XorGate$2375
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$2377
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "70.246400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xnor3_4
  wire $auto$rtlil.cc:3232:NotGate$2386
  wire $auto$rtlil.cc:3237:XorGate$2382
  wire $auto$rtlil.cc:3237:XorGate$2384
  attribute \capacitance "0.00465"
  wire input 1 \A1
  attribute \capacitance "0.004801"
  wire input 2 \A2
  attribute \capacitance "0.007032"
  wire input 3 \A3
  wire output 4 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2385
    connect \A $auto$rtlil.cc:3237:XorGate$2384
    connect \Y $auto$rtlil.cc:3232:NotGate$2386
  end
  cell $specify2 $auto$liberty.cc:737:execute$2387
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2388
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2389
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2381
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2382
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2383
    connect \A $auto$rtlil.cc:3237:XorGate$2382
    connect \B \A3
    connect \Y $auto$rtlil.cc:3237:XorGate$2384
  end
  connect \ZN $auto$rtlil.cc:3232:NotGate$2386
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.342400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xor2_1
  wire $auto$rtlil.cc:3237:XorGate$2391
  attribute \capacitance "0.007376"
  wire input 1 \A1
  attribute \capacitance "0.007203"
  wire input 2 \A2
  wire output 3 \Z
  cell $specify2 $auto$liberty.cc:737:execute$2392
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2393
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2390
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2391
  end
  connect \Z $auto$rtlil.cc:3237:XorGate$2391
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.513600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xor2_2
  wire $auto$rtlil.cc:3237:XorGate$2395
  attribute \capacitance "0.007079"
  wire input 1 \A1
  attribute \capacitance "0.007143"
  wire input 2 \A2
  wire output 3 \Z
  cell $specify2 $auto$liberty.cc:737:execute$2396
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2397
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2394
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2395
  end
  connect \Z $auto$rtlil.cc:3237:XorGate$2395
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "48.294400"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xor2_4
  wire $auto$rtlil.cc:3237:XorGate$2399
  attribute \capacitance "0.00677"
  wire input 1 \A1
  attribute \capacitance "0.006931"
  wire input 2 \A2
  wire output 3 \Z
  cell $specify2 $auto$liberty.cc:737:execute$2400
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2401
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2398
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2399
  end
  connect \Z $auto$rtlil.cc:3237:XorGate$2399
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "50.489600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xor3_1
  wire $auto$rtlil.cc:3237:XorGate$2403
  wire $auto$rtlil.cc:3237:XorGate$2405
  attribute \capacitance "0.004948"
  wire input 1 \A1
  attribute \capacitance "0.005174"
  wire input 2 \A2
  attribute \capacitance "0.007357"
  wire input 3 \A3
  wire output 4 \Z
  cell $specify2 $auto$liberty.cc:737:execute$2406
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2407
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2408
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2402
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2403
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2404
    connect \A $auto$rtlil.cc:3237:XorGate$2403
    connect \B \A3
    connect \Y $auto$rtlil.cc:3237:XorGate$2405
  end
  connect \Z $auto$rtlil.cc:3237:XorGate$2405
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "63.660800"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xor3_2
  wire $auto$rtlil.cc:3237:XorGate$2410
  wire $auto$rtlil.cc:3237:XorGate$2412
  attribute \capacitance "0.004819"
  wire input 1 \A1
  attribute \capacitance "0.005117"
  wire input 2 \A2
  attribute \capacitance "0.006853"
  wire input 3 \A3
  wire output 4 \Z
  cell $specify2 $auto$liberty.cc:737:execute$2413
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2414
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2415
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2409
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2410
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2411
    connect \A $auto$rtlil.cc:3237:XorGate$2410
    connect \B \A3
    connect \Y $auto$rtlil.cc:3237:XorGate$2412
  end
  connect \Z $auto$rtlil.cc:3237:XorGate$2412
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "72.441600"
attribute \whitebox 1
module \gf180mcu_fd_sc_mcu7t5v0__xor3_4
  wire $auto$rtlil.cc:3237:XorGate$2417
  wire $auto$rtlil.cc:3237:XorGate$2419
  attribute \capacitance "0.004594"
  wire input 1 \A1
  attribute \capacitance "0.004876"
  wire input 2 \A2
  attribute \capacitance "0.006681"
  wire input 3 \A3
  wire output 4 \Z
  cell $specify2 $auto$liberty.cc:737:execute$2420
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2421
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2422
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2416
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3237:XorGate$2417
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$2418
    connect \A $auto$rtlil.cc:3237:XorGate$2417
    connect \B \A3
    connect \Y $auto$rtlil.cc:3237:XorGate$2419
  end
  connect \Z $auto$rtlil.cc:3237:XorGate$2419
end
