<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CDL Modules: riscv_i32c_pipeline3</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CDL Modules
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">riscv_i32c_pipeline3</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Modules</h2>
<a class="anchor" id="ga9acf5dfc5858c6c94da7ac212299ad64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_i32c_pipeline3::riscv_i32c_pipeline3 </td>
          <td>(</td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a>&#160;</td>
          <td class="paramname"><em>irqs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>&#160;</td>
          <td class="paramname"><em>dmem_access_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a>&#160;</td>
          <td class="paramname"><em>dmem_access_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a>&#160;</td>
          <td class="paramname"><em>ifetch_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a>&#160;</td>
          <td class="paramname"><em>ifetch_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a>&#160;</td>
          <td class="paramname"><em>coproc_controls</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a>&#160;</td>
          <td class="paramname"><em>coproc_response</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>&#160;</td>
          <td class="paramname"><em>riscv_config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>&#160;</td>
          <td class="paramname"><em>trace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqs</td><td>Interrupts in to the CPU </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">trace</td><td>This is just the processor pipeline, using thress stages for execution.</td></tr>
  </table>
  </dd>
</dl>
<p>The decode and RFR is performed in the first stage</p>
<p>The ALU execution (and coprocessor execution) is performed in the second stage</p>
<p>Memory operations are performed in the third stage</p>
<p>Register file is written at the end of the third stage; there is a RFW stage to forward data from RFW back to execution.</p>
<h2>Instruction fetch </h2>
<p>The instruction fetch request for the next cycle is put out just after the ALU stage logic, which may be a long time into the cycle (althought the design keeps this to a minimum); the fetch data response presents the instruction fetched at the end of the cycle, where it is registered for execution.</p>
<p>The instruction fetch response must then be valid combinatorially based on the instruction fetch request.</p>
<h2>Data memory access </h2>
<p>The data memory request is presented in the ALU stage, for an access to complete during the memory stage.</p>
<p>To support simple synchronous memory operation the data memory access includes valid write data in the same cycle as the request.</p>
<p>The data memory response is valid one cycle later than a request. This includes a wait signal. The external memory subsystem, therefore, is a two stage pipeline. The wait signal controls whether an access completes, but not if an access can be taken (except indirectly).</p>
<p>Hence external logic must always either register a request or guarantee not to assert wait.</p>
<p>An example implementation of could be dmem_access_resp.wait = fn ( access_in_progress ); access_can_be_taken = (!access_in_progress.valid) || (!dmem_access_resp.wait); if (access_can_be_taken) { access_in_progress &lt;= dmem_access_req; } } </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Sep 30 2018 17:21:43 for CDL Modules by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
