{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 09 15:46:57 2019 " "Info: Processing started: Wed Jan 09 15:46:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bike -c bike " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off bike -c bike" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "bike EP3C55F484C8 " "Info: Selected device EP3C55F484C8 for design \"bike\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Info: Device EP3C16F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Info: Device EP3C40F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Info: Device EP3C80F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Info: Device EP3C120F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bike.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'bike.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shake:inst27\|keyout shake:inst27\|keyout " "Info: create_clock -period 1.000 -name shake:inst27\|keyout shake:inst27\|keyout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spwn_motor:inst2\|out spwn_motor:inst2\|out " "Info: create_clock -period 1.000 -name spwn_motor:inst2\|out spwn_motor:inst2\|out" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin1000:inst15\|clockout fenpin1000:inst15\|clockout " "Info: create_clock -period 1.000 -name fenpin1000:inst15\|clockout fenpin1000:inst15\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spwn_motor:inst2\|sclock spwn_motor:inst2\|sclock " "Info: create_clock -period 1.000 -name spwn_motor:inst2\|sclock spwn_motor:inst2\|sclock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin50:inst16\|clockout fenpin50:inst16\|clockout " "Info: create_clock -period 1.000 -name fenpin50:inst16\|clockout fenpin50:inst16\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spwn_motor:inst2\|sclk spwn_motor:inst2\|sclk " "Info: create_clock -period 1.000 -name spwn_motor:inst2\|sclk spwn_motor:inst2\|sclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div:inst8\|clk div:inst8\|clk " "Info: create_clock -period 1.000 -name div:inst8\|clk div:inst8\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin1000:inst4\|clockout fenpin1000:inst4\|clockout " "Info: create_clock -period 1.000 -name fenpin1000:inst4\|clockout fenpin1000:inst4\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Fall) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|out (Rise) spwn_motor:inst2\|out (Rise) setup and hold " "Warning: From spwn_motor:inst2\|out (Rise) to spwn_motor:inst2\|out (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|out (Fall) spwn_motor:inst2\|out (Rise) setup and hold " "Warning: From spwn_motor:inst2\|out (Fall) to spwn_motor:inst2\|out (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) spwn_motor:inst2\|out (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to spwn_motor:inst2\|out (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclock (Rise) spwn_motor:inst2\|out (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclock (Rise) to spwn_motor:inst2\|out (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Rise) spwn_motor:inst2\|out (Rise) setup and hold " "Warning: From div:inst8\|clk (Rise) to spwn_motor:inst2\|out (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) spwn_motor:inst2\|out (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to spwn_motor:inst2\|out (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) spwn_motor:inst2\|out (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to spwn_motor:inst2\|out (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|out (Rise) spwn_motor:inst2\|out (Fall) setup and hold " "Warning: From spwn_motor:inst2\|out (Rise) to spwn_motor:inst2\|out (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|out (Fall) spwn_motor:inst2\|out (Fall) setup and hold " "Warning: From spwn_motor:inst2\|out (Fall) to spwn_motor:inst2\|out (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclock (Rise) spwn_motor:inst2\|out (Fall) setup and hold " "Warning: From spwn_motor:inst2\|sclock (Rise) to spwn_motor:inst2\|out (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Rise) spwn_motor:inst2\|out (Fall) setup and hold " "Warning: From div:inst8\|clk (Rise) to spwn_motor:inst2\|out (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|out (Rise) spwn_motor:inst2\|sclock (Rise) setup and hold " "Warning: From spwn_motor:inst2\|out (Rise) to spwn_motor:inst2\|sclock (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|out (Fall) spwn_motor:inst2\|sclock (Rise) setup and hold " "Warning: From spwn_motor:inst2\|out (Fall) to spwn_motor:inst2\|sclock (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclock (Rise) spwn_motor:inst2\|sclock (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclock (Rise) to spwn_motor:inst2\|sclock (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclock (Fall) spwn_motor:inst2\|sclock (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclock (Fall) to spwn_motor:inst2\|sclock (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclk (Rise) spwn_motor:inst2\|sclock (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclk (Rise) to spwn_motor:inst2\|sclock (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Rise) spwn_motor:inst2\|sclock (Rise) setup and hold " "Warning: From div:inst8\|clk (Rise) to spwn_motor:inst2\|sclock (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclock (Rise) spwn_motor:inst2\|sclock (Fall) setup and hold " "Warning: From spwn_motor:inst2\|sclock (Rise) to spwn_motor:inst2\|sclock (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclock (Fall) spwn_motor:inst2\|sclock (Fall) setup and hold " "Warning: From spwn_motor:inst2\|sclock (Fall) to spwn_motor:inst2\|sclock (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclk (Rise) spwn_motor:inst2\|sclock (Fall) setup and hold " "Warning: From spwn_motor:inst2\|sclk (Rise) to spwn_motor:inst2\|sclock (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclock (Rise) spwn_motor:inst2\|sclk (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclock (Rise) to spwn_motor:inst2\|sclk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclock (Fall) spwn_motor:inst2\|sclk (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclock (Fall) to spwn_motor:inst2\|sclk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclk (Rise) spwn_motor:inst2\|sclk (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclk (Rise) to spwn_motor:inst2\|sclk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclk (Fall) spwn_motor:inst2\|sclk (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclk (Fall) to spwn_motor:inst2\|sclk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Rise) spwn_motor:inst2\|sclk (Rise) setup and hold " "Warning: From div:inst8\|clk (Rise) to spwn_motor:inst2\|sclk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclk (Rise) spwn_motor:inst2\|sclk (Fall) setup and hold " "Warning: From spwn_motor:inst2\|sclk (Rise) to spwn_motor:inst2\|sclk (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclk (Fall) spwn_motor:inst2\|sclk (Fall) setup and hold " "Warning: From spwn_motor:inst2\|sclk (Fall) to spwn_motor:inst2\|sclk (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Rise) spwn_motor:inst2\|sclk (Fall) setup and hold " "Warning: From div:inst8\|clk (Rise) to spwn_motor:inst2\|sclk (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Rise) clk (Rise) setup and hold " "Warning: From div:inst8\|clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Fall) clk (Rise) setup and hold " "Warning: From div:inst8\|clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclk (Rise) div:inst8\|clk (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclk (Rise) to div:inst8\|clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|sclk (Fall) div:inst8\|clk (Rise) setup and hold " "Warning: From spwn_motor:inst2\|sclk (Fall) to div:inst8\|clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div:inst8\|clk (Rise) setup and hold " "Warning: From clk (Rise) to div:inst8\|clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Rise) div:inst8\|clk (Rise) setup and hold " "Warning: From div:inst8\|clk (Rise) to div:inst8\|clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Fall) div:inst8\|clk (Rise) setup and hold " "Warning: From div:inst8\|clk (Fall) to div:inst8\|clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div:inst8\|clk (Fall) setup and hold " "Warning: From clk (Rise) to div:inst8\|clk (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Rise) div:inst8\|clk (Fall) setup and hold " "Warning: From div:inst8\|clk (Rise) to div:inst8\|clk (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div:inst8\|clk (Fall) div:inst8\|clk (Fall) setup and hold " "Warning: From div:inst8\|clk (Fall) to div:inst8\|clk (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|out (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From spwn_motor:inst2\|out (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spwn_motor:inst2\|out (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From spwn_motor:inst2\|out (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 32 -136 32 48 "clk" "" } } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin1000:inst15\|clockout  " "Info: Automatically promoted node fenpin1000:inst15\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin1000:inst15\|clockout~37 " "Info: Destination node fenpin1000:inst15\|clockout~37" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin1000.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin1000:inst15|clockout~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin1000.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin1000:inst15|clockout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin1000:inst4\|clockout  " "Info: Automatically promoted node fenpin1000:inst4\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin1000:inst4\|clockout~44 " "Info: Destination node fenpin1000:inst4\|clockout~44" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin1000.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin1000:inst4|clockout~44 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst\|a\[3\]~124 " "Info: Destination node ctrl:inst\|a\[3\]~124" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 12 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|a[3]~124 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst\|b\[8\]~131 " "Info: Destination node ctrl:inst\|b\[8\]~131" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 12 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|b[8]~131 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin1000.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin1000:inst4|clockout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spwn_motor:inst2\|out  " "Info: Automatically promoted node spwn_motor:inst2\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|Selector26~71 " "Info: Destination node spwn_motor:inst2\|Selector26~71" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 290 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|Selector26~71 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|out~1117 " "Info: Destination node spwn_motor:inst2\|out~1117" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 8 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|out~1117 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|out~1118 " "Info: Destination node spwn_motor:inst2\|out~1118" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 8 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|out~1118 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|out~1121 " "Info: Destination node spwn_motor:inst2\|out~1121" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 8 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|out~1121 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 8 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div:inst8\|clk  " "Info: Automatically promoted node div:inst8\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div:inst8\|clk~27 " "Info: Destination node div:inst8\|clk~27" {  } { { "div.v" "" { Text "D:/EDA/NEW/备份2/bike - step/div.v" 4 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { div:inst8|clk~27 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "div.v" "" { Text "D:/EDA/NEW/备份2/bike - step/div.v" 4 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { div:inst8|clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spwn_motor:inst2\|sclk  " "Info: Automatically promoted node spwn_motor:inst2\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|sclk~33 " "Info: Destination node spwn_motor:inst2\|sclk~33" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 12 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|sclk~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 12 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|sclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spwn_motor:inst2\|sclock  " "Info: Automatically promoted node spwn_motor:inst2\|sclock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|sclock~5 " "Info: Destination node spwn_motor:inst2\|sclock~5" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 12 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|sclock~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 12 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|sclock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin50:inst16\|clockout  " "Info: Automatically promoted node fenpin50:inst16\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin50:inst16\|clockout~29 " "Info: Destination node fenpin50:inst16\|clockout~29" {  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin50.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin50:inst16|clockout~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin50.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin50:inst16|clockout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shake:inst27\|keyout  " "Info: Automatically promoted node shake:inst27\|keyout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "shake.v" "" { Text "D:/EDA/NEW/备份2/bike - step/shake.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { shake:inst27|keyout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input  " "Info: Automatically promoted node reset~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|data2\[6\]~2636 " "Info: Destination node spwn_motor:inst2\|data2\[6\]~2636" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 290 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|data2[6]~2636 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|data2\[3\]~2639 " "Info: Destination node spwn_motor:inst2\|data2\[3\]~2639" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 290 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|data2[3]~2639 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|data2\[7\]~2646 " "Info: Destination node spwn_motor:inst2\|data2\[7\]~2646" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 290 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|data2[7]~2646 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spwn_motor:inst2\|out~1121 " "Info: Destination node spwn_motor:inst2\|out~1121" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 8 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { spwn_motor:inst2|out~1121 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 448 -128 40 464 "reset" "" } } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "reset~input Global Clock " "Info: Pin reset~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 448 -128 40 464 "reset" "" } } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X55_Y21 X65_Y31 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X55_Y21 to location X65_Y31" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA/NEW/备份2/bike - step/bike.fit.smsg " "Info: Generated suppressed messages file D:/EDA/NEW/备份2/bike - step/bike.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 73 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Info: Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 09 15:47:23 2019 " "Info: Processing ended: Wed Jan 09 15:47:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Info: Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
