{
  "sha": "79abb939304111e0d303b331b7b7ea005cf116f5",
  "node_id": "C_kwDOANOeidoAKDc5YWJiOTM5MzA0MTExZTBkMzAzYjMzMWI3YjdlYTAwNWNmMTE2ZjU",
  "commit": {
    "author": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2021-11-25T11:13:32Z"
    },
    "committer": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2021-11-25T11:13:32Z"
    },
    "message": "Updated French translation for the opcodes directory.\n\n\t* po/fr.po; Updated French translation.",
    "tree": {
      "sha": "b2b588970f702c5a24a331ba318ddd6b1ca80092",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/b2b588970f702c5a24a331ba318ddd6b1ca80092"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/79abb939304111e0d303b331b7b7ea005cf116f5",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/79abb939304111e0d303b331b7b7ea005cf116f5",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/79abb939304111e0d303b331b7b7ea005cf116f5",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/79abb939304111e0d303b331b7b7ea005cf116f5/comments",
  "author": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "43077a23745f77e69bcd84b0b3b2559c5e4e1df4",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/43077a23745f77e69bcd84b0b3b2559c5e4e1df4",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/43077a23745f77e69bcd84b0b3b2559c5e4e1df4"
    }
  ],
  "stats": {
    "total": 500,
    "additions": 264,
    "deletions": 236
  },
  "files": [
    {
      "sha": "0cd504575fde4284424c05b71981b6f093769fdb",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/79abb939304111e0d303b331b7b7ea005cf116f5/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/79abb939304111e0d303b331b7b7ea005cf116f5/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=79abb939304111e0d303b331b7b7ea005cf116f5",
      "patch": "@@ -1,3 +1,7 @@\n+2021-11-25  Nick Clifton  <nickc@redhat.com>\n+\n+\t* po/fr.po; Updated French translation.\n+\n 2021-10-27  Maciej W. Rozycki  <macro@embecosm.com>\n \n \t* Makefile.am: Remove obsolete comment."
    },
    {
      "sha": "6ad6dd032eb814ed954c51663fa5df2b71e4d25d",
      "filename": "opcodes/po/fr.po",
      "status": "modified",
      "additions": 260,
      "deletions": 236,
      "changes": 496,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/79abb939304111e0d303b331b7b7ea005cf116f5/opcodes/po/fr.po",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/79abb939304111e0d303b331b7b7ea005cf116f5/opcodes/po/fr.po",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/po/fr.po?ref=79abb939304111e0d303b331b7b7ea005cf116f5",
      "patch": "@@ -11,10 +11,10 @@\n #\n msgid \"\"\n msgstr \"\"\n-\"Project-Id-Version: opcodes 2.35.90\\n\"\n+\"Project-Id-Version: opcodes 2.36.90\\n\"\n \"Report-Msgid-Bugs-To: bug-binutils@gnu.org\\n\"\n-\"POT-Creation-Date: 2021-01-09 10:56+0000\\n\"\n-\"PO-Revision-Date: 2021-01-11 10:36+0000\\n\"\n+\"POT-Creation-Date: 2021-07-03 15:02+0100\\n\"\n+\"PO-Revision-Date: 2021-11-21 01:32+0100\\n\"\n \"Last-Translator: St\u00e9phane Aulery <lkppo@free.fr>\\n\"\n \"Language-Team: French <traduc@traduc.org>\\n\"\n \"Language: fr\\n\"\n@@ -34,7 +34,7 @@ msgid \"specified register cannot be written to\"\n msgstr \"le registre sp\u00e9cifi\u00e9 ne peut pas \u00eatre \u00e9crit vers\"\n \n #. Invalid option.\n-#: aarch64-dis.c:94 arc-dis.c:802 arm-dis.c:11654\n+#: aarch64-dis.c:94 arc-dis.c:802 arm-dis.c:11652\n #, c-format\n msgid \"unrecognised disassembler option: %s\"\n msgstr \"option du d\u00e9sassembleur inconnue\u00a0: %s\"\n@@ -96,264 +96,265 @@ msgstr \"\"\n \"\\n\"\n \"  debug_dump         Interrupteur temporaire pour la trace de d\u00e9bogage.\\n\"\n \n-#: aarch64-dis.c:3610 mips-dis.c:2778 mips-dis.c:2788 mips-dis.c:2791\n-#: nfp-dis.c:2981 riscv-dis.c:651\n+#: aarch64-dis.c:3610 arc-dis.c:1551 arc-dis.c:1572 arc-dis.c:1575\n+#: mips-dis.c:2807 mips-dis.c:2817 mips-dis.c:2820 nfp-dis.c:2981\n+#: riscv-dis.c:655\n #, c-format\n msgid \"\\n\"\n msgstr \"\\n\"\n \n-#: aarch64-opc.c:1356\n+#: aarch64-opc.c:1350\n msgid \"immediate value\"\n msgstr \"valeur imm\u00e9diate\"\n \n-#: aarch64-opc.c:1366\n+#: aarch64-opc.c:1360\n msgid \"immediate offset\"\n msgstr \"d\u00e9calage imm\u00e9diat\"\n \n-#: aarch64-opc.c:1376\n+#: aarch64-opc.c:1370\n msgid \"register number\"\n msgstr \"num\u00e9ro de registre\"\n \n-#: aarch64-opc.c:1386\n+#: aarch64-opc.c:1380\n msgid \"register element index\"\n msgstr \"index d\u2019\u00e9l\u00e9ment de registre\"\n \n-#: aarch64-opc.c:1396\n+#: aarch64-opc.c:1390\n msgid \"shift amount\"\n msgstr \"longueur du d\u00e9calage\"\n \n-#: aarch64-opc.c:1408\n+#: aarch64-opc.c:1402\n msgid \"multiplier\"\n msgstr \"multiplicateur\"\n \n-#: aarch64-opc.c:1481\n+#: aarch64-opc.c:1475\n msgid \"reg pair must start from even reg\"\n msgstr \"Un registre paire doit commencer par un m\u00eame registre\"\n \n-#: aarch64-opc.c:1487\n+#: aarch64-opc.c:1481\n msgid \"reg pair must be contiguous\"\n msgstr \"Un registre paire doit \u00eatre continu\"\n \n-#: aarch64-opc.c:1501\n+#: aarch64-opc.c:1495\n msgid \"extraneous register\"\n msgstr \"registre externe\"\n \n-#: aarch64-opc.c:1507\n+#: aarch64-opc.c:1501\n msgid \"missing register\"\n msgstr \"registre manquant\"\n \n-#: aarch64-opc.c:1518\n+#: aarch64-opc.c:1512\n msgid \"stack pointer register expected\"\n msgstr \"registre de pointeur de pile attendu\"\n \n-#: aarch64-opc.c:1543\n+#: aarch64-opc.c:1537\n msgid \"z0-z15 expected\"\n msgstr \"z0-z15 attendu\"\n \n-#: aarch64-opc.c:1544\n+#: aarch64-opc.c:1538\n msgid \"z0-z7 expected\"\n msgstr \"z0-z7 attendu\"\n \n-#: aarch64-opc.c:1570\n+#: aarch64-opc.c:1564\n msgid \"invalid register list\"\n msgstr \"liste de registres invalide\"\n \n-#: aarch64-opc.c:1584\n+#: aarch64-opc.c:1578\n msgid \"p0-p7 expected\"\n msgstr \"p0-p7 attendu\"\n \n-#: aarch64-opc.c:1610 aarch64-opc.c:1618\n+#: aarch64-opc.c:1604 aarch64-opc.c:1612\n msgid \"unexpected address writeback\"\n msgstr \"cache writeback d\u2019adresses inattendu\"\n \n-#: aarch64-opc.c:1629\n+#: aarch64-opc.c:1623\n msgid \"address writeback expected\"\n msgstr \"cache writeback d'adresses attendu\"\n \n-#: aarch64-opc.c:1676\n+#: aarch64-opc.c:1670\n msgid \"negative or unaligned offset expected\"\n msgstr \"d\u00e9calage n\u00e9gatif ou non align\u00e9 attendu\"\n \n-#: aarch64-opc.c:1733\n+#: aarch64-opc.c:1727\n msgid \"invalid register offset\"\n msgstr \"d\u00e9calage de registre invalide\"\n \n-#: aarch64-opc.c:1755\n+#: aarch64-opc.c:1749\n msgid \"invalid post-increment amount\"\n msgstr \"longueur de post-incr\u00e9ment invalide\"\n \n-#: aarch64-opc.c:1771 aarch64-opc.c:2280\n+#: aarch64-opc.c:1765 aarch64-opc.c:2274\n msgid \"invalid shift amount\"\n msgstr \"longueur de d\u00e9calage invalide\"\n \n-#: aarch64-opc.c:1784\n+#: aarch64-opc.c:1778\n msgid \"invalid extend/shift operator\"\n msgstr \"op\u00e9rateur \u00e9tendu ou de d\u00e9calage invalide\"\n \n-#: aarch64-opc.c:1830 aarch64-opc.c:2082 aarch64-opc.c:2117 aarch64-opc.c:2136\n-#: aarch64-opc.c:2144 aarch64-opc.c:2233 aarch64-opc.c:2410 aarch64-opc.c:2510\n-#: aarch64-opc.c:2523\n+#: aarch64-opc.c:1824 aarch64-opc.c:2076 aarch64-opc.c:2111 aarch64-opc.c:2130\n+#: aarch64-opc.c:2138 aarch64-opc.c:2227 aarch64-opc.c:2404 aarch64-opc.c:2504\n+#: aarch64-opc.c:2517\n msgid \"immediate out of range\"\n msgstr \"valeur imm\u00e9diate hors intervalle\"\n \n-#: aarch64-opc.c:1852 aarch64-opc.c:1894 aarch64-opc.c:1956 aarch64-opc.c:1990\n+#: aarch64-opc.c:1846 aarch64-opc.c:1888 aarch64-opc.c:1950 aarch64-opc.c:1984\n msgid \"invalid addressing mode\"\n msgstr \"mode d\u2019adressage incorrecte\"\n \n-#: aarch64-opc.c:1948\n+#: aarch64-opc.c:1942\n msgid \"index register xzr is not allowed\"\n msgstr \"registre d\u2019index xzr non autoris\u00e9\"\n \n-#: aarch64-opc.c:2070 aarch64-opc.c:2092 aarch64-opc.c:2313 aarch64-opc.c:2321\n-#: aarch64-opc.c:2387 aarch64-opc.c:2416\n+#: aarch64-opc.c:2064 aarch64-opc.c:2086 aarch64-opc.c:2307 aarch64-opc.c:2315\n+#: aarch64-opc.c:2381 aarch64-opc.c:2410\n msgid \"invalid shift operator\"\n msgstr \"op\u00e9rateur de d\u00e9calage invalide\"\n \n-#: aarch64-opc.c:2076\n+#: aarch64-opc.c:2070\n msgid \"shift amount must be 0 or 12\"\n msgstr \"la longueur de d\u00e9calage doit \u00eatre 0 ou 12\"\n \n-#: aarch64-opc.c:2099\n+#: aarch64-opc.c:2093\n msgid \"shift amount must be a multiple of 16\"\n msgstr \"la longueur de d\u00e9calage doit \u00eatre un multiple de 16\"\n \n-#: aarch64-opc.c:2111\n+#: aarch64-opc.c:2105\n msgid \"negative immediate value not allowed\"\n msgstr \"valeur imm\u00e9diate n\u00e9gative interdite\"\n \n-#: aarch64-opc.c:2244\n+#: aarch64-opc.c:2238\n msgid \"immediate zero expected\"\n msgstr \"valeur imm\u00e9diate \u00e9gale \u00e0 z\u00e9ro attendue\"\n \n-#: aarch64-opc.c:2258\n+#: aarch64-opc.c:2252\n msgid \"rotate expected to be 0, 90, 180 or 270\"\n msgstr \"rotation attendue de 0, 90, 180 ou 270\"\n \n-#: aarch64-opc.c:2269\n+#: aarch64-opc.c:2263\n msgid \"rotate expected to be 90 or 270\"\n msgstr \"rotation attendue de 90 ou 270\"\n \n-#: aarch64-opc.c:2329\n+#: aarch64-opc.c:2323\n msgid \"shift is not permitted\"\n msgstr \"d\u00e9calage interdit\"\n \n-#: aarch64-opc.c:2354\n+#: aarch64-opc.c:2348\n msgid \"invalid value for immediate\"\n msgstr \"valeur imm\u00e9diate invalide\"\n \n-#: aarch64-opc.c:2379\n+#: aarch64-opc.c:2373\n msgid \"shift amount must be 0 or 16\"\n msgstr \"longueur de d\u00e9calage attendue\u00a0de 0 ou 16\"\n \n-#: aarch64-opc.c:2400\n+#: aarch64-opc.c:2394\n msgid \"floating-point immediate expected\"\n msgstr \"valeur imm\u00e9diate en virgule flottante attendue\"\n \n-#: aarch64-opc.c:2434\n+#: aarch64-opc.c:2428\n msgid \"no shift amount allowed for 8-bit constants\"\n msgstr \"longueur de d\u00e9calage interdite pour les constantes 8 bits\"\n \n-#: aarch64-opc.c:2444\n+#: aarch64-opc.c:2438\n msgid \"shift amount must be 0 or 8\"\n msgstr \"longueur de d\u00e9calage attendu\u00a0de 0 ou 8\"\n \n-#: aarch64-opc.c:2457\n+#: aarch64-opc.c:2451\n msgid \"immediate too big for element size\"\n msgstr \"valeur imm\u00e9diate trop grande pour la taille de l\u2019\u00e9l\u00e9ment\"\n \n-#: aarch64-opc.c:2464\n+#: aarch64-opc.c:2458\n msgid \"invalid arithmetic immediate\"\n msgstr \"arithmetique imm\u00e9diate invalide\"\n \n-#: aarch64-opc.c:2478\n+#: aarch64-opc.c:2472\n msgid \"floating-point value must be 0.5 or 1.0\"\n msgstr \"la valeur en virgule doit \u00eatre 0,5 ou 1,0\"\n \n-#: aarch64-opc.c:2488\n+#: aarch64-opc.c:2482\n msgid \"floating-point value must be 0.5 or 2.0\"\n msgstr \"la valeur en virgule doit \u00eatre 0,5 ou 2,0\"\n \n-#: aarch64-opc.c:2498\n+#: aarch64-opc.c:2492\n msgid \"floating-point value must be 0.0 or 1.0\"\n msgstr \"la valeur en virgule doit \u00eatre 0,0 ou 1,0\"\n \n-#: aarch64-opc.c:2529\n+#: aarch64-opc.c:2523\n msgid \"invalid replicated MOV immediate\"\n msgstr \"valeur imm\u00e9diate r\u00e9pliqu\u00e9e MOV incorrecte\"\n \n-#: aarch64-opc.c:2650\n+#: aarch64-opc.c:2644\n msgid \"extend operator expected\"\n msgstr \"op\u00e9rateur \u00e9tendu attendu\"\n \n-#: aarch64-opc.c:2663\n+#: aarch64-opc.c:2657\n msgid \"missing extend operator\"\n msgstr \"op\u00e9rateur \u00e9tendu manquant\"\n \n-#: aarch64-opc.c:2669\n+#: aarch64-opc.c:2663\n msgid \"'LSL' operator not allowed\"\n msgstr \"op\u00e9rateur LSL interdit\"\n \n-#: aarch64-opc.c:2690\n+#: aarch64-opc.c:2684\n msgid \"W register expected\"\n msgstr \"registre W attendu\"\n \n-#: aarch64-opc.c:2701\n+#: aarch64-opc.c:2695\n msgid \"shift operator expected\"\n msgstr \"op\u00e9rateur de d\u00e9calage attendu\"\n \n-#: aarch64-opc.c:2708\n+#: aarch64-opc.c:2702\n msgid \"'ROR' operator not allowed\"\n msgstr \"op\u00e9rateur ROR interdit\"\n \n-#: aarch64-opc.c:3728\n+#: aarch64-opc.c:3722\n msgid \"reading from a write-only register\"\n msgstr \"lecture depuis un registre en lecture / \u00e9criture\"\n \n-#: aarch64-opc.c:3730\n+#: aarch64-opc.c:3724\n msgid \"writing to a read-only register\"\n msgstr \"\u00e9criture depuis un registre en lecture / \u00e9criture\"\n \n-#: aarch64-opc.c:5154\n+#: aarch64-opc.c:5165\n msgid \"instruction opens new dependency sequence without ending previous one\"\n msgstr \"l'instruction ouvre une nouvelle s\u00e9quence de d\u00e9pendance sans mettre fin \u00e0 la pr\u00e9c\u00e9dente\"\n \n-#: aarch64-opc.c:5174\n+#: aarch64-opc.c:5185\n msgid \"previous `movprfx' sequence not closed\"\n msgstr \"la pr\u00e9c\u00e9dente s\u00e9quence \\\"movprfx\\\" n'est pas termin\u00e9e\"\n \n-#: aarch64-opc.c:5193\n+#: aarch64-opc.c:5204\n msgid \"SVE instruction expected after `movprfx'\"\n msgstr \"instruction SVE attendue apr\u00e8s \\\"movprfx\\\"\"\n \n-#: aarch64-opc.c:5206\n+#: aarch64-opc.c:5217\n msgid \"SVE `movprfx' compatible instruction expected\"\n msgstr \"instruction compatible \\\"movprfx\\\" SVE attendue\"\n \n-#: aarch64-opc.c:5293\n+#: aarch64-opc.c:5304\n msgid \"predicated instruction expected after `movprfx'\"\n msgstr \"instuction pr\u00e9dite attendue apr\u00e8s \\\"movprfx\\\"\"\n \n-#: aarch64-opc.c:5305\n+#: aarch64-opc.c:5316\n msgid \"merging predicate expected due to preceding `movprfx'\"\n msgstr \"pr\u00e9diction de fusion attendue en raison de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\"\"\n \n-#: aarch64-opc.c:5317\n+#: aarch64-opc.c:5328\n msgid \"predicate register differs from that in preceding `movprfx'\"\n msgstr \"registre pr\u00e9dit diff\u00e9rent de celui de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\"\"\n \n-#: aarch64-opc.c:5336\n+#: aarch64-opc.c:5347\n msgid \"output register of preceding `movprfx' not used in current instruction\"\n msgstr \"registre de sortie de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\" non utilis\u00e9 par l'instruction courante\"\n \n-#: aarch64-opc.c:5349\n+#: aarch64-opc.c:5360\n msgid \"output register of preceding `movprfx' expected as output\"\n msgstr \"registre de sortie de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\" attendu comme sortie\"\n \n-#: aarch64-opc.c:5361\n+#: aarch64-opc.c:5372\n msgid \"output register of preceding `movprfx' used as input\"\n msgstr \"registre de sortie de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\" utilis\u00e9 comme entr\u00e9e\"\n \n-#: aarch64-opc.c:5377\n+#: aarch64-opc.c:5388\n msgid \"register size not compatible with previous `movprfx'\"\n msgstr \"taille de registre incompatible avec l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\"\"\n \n@@ -394,62 +395,75 @@ msgstr \"\"\n \"\\n\"\n \"Attention : non valable comme instruction \u00e0 2 op\u00e9randes.\\n\"\n \n-#: arc-dis.c:1420\n-#, c-format\n-msgid \"\"\n-\"\\n\"\n-\"The following ARC specific disassembler options are supported for use \\n\"\n-\"with -M switch (multiple options should be separated by commas):\\n\"\n+#: arc-dis.c:1433\n+msgid \"Enforce the designated architecture while decoding.\"\n msgstr \"\"\n-\"\\n\"\n-\"Les options sp\u00e9cifiques ARC du d\u00e9sassembleur sont prises en charge\\n\"\n-\"avec l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre\\n\"\n-\"s\u00e9par\u00e9es par des virgules)\u00a0:\\n\"\n \n-#: arc-dis.c:1432\n-#, c-format\n-msgid \"  dsp             Recognize DSP instructions.\\n\"\n-msgstr \"  dsp             Reconnaissance des instructions DSP.\\n\"\n+#: arc-dis.c:1435\n+msgid \"Recognize DSP instructions.\"\n+msgstr \"Reconaissance des instructions DSP.\"\n \n-#: arc-dis.c:1434\n-#, c-format\n-msgid \"  spfp            Recognize FPX SP instructions.\\n\"\n-msgstr \"  spfp             Reconnaissance des instructions FPX SP.\\n\"\n+#: arc-dis.c:1437\n+msgid \"Recognize FPX SP instructions.\"\n+msgstr \"Reconaissance des instructions FPX SP.\"\n \n-#: arc-dis.c:1436\n-#, c-format\n-msgid \"  dpfp            Recognize FPX DP instructions.\\n\"\n-msgstr \"  dpfp             Reconnaissance des instructions FPX DP.\\n\"\n+#: arc-dis.c:1439\n+msgid \"Recognize FPX DP instructions.\"\n+msgstr \"Reconaissance des instructions FPX DP.\"\n \n-#: arc-dis.c:1438\n-#, c-format\n-msgid \"  quarkse_em      Recognize FPU QuarkSE-EM instructions.\\n\"\n-msgstr \"  quarkse_em      Reconnaissance des instructions FPU QuarkSE-EM.\\n\"\n+#: arc-dis.c:1441\n+msgid \"Recognize FPU QuarkSE-EM instructions.\"\n+msgstr \"Reconnaissance des instructions FPU QuarkSE-EM.\"\n \n-#: arc-dis.c:1440\n-#, c-format\n-msgid \"  fpuda           Recognize double assist FPU instructions.\\n\"\n-msgstr \"  fpuda             Reconnaissance des instructions FPU double assist.\\n\"\n+#: arc-dis.c:1443\n+msgid \"Recognize double assist FPU instructions.\"\n+msgstr \"Reconnaissance des instructions FPU double assist.\"\n \n-#: arc-dis.c:1442\n-#, c-format\n-msgid \"  fpus            Recognize single precision FPU instructions.\\n\"\n-msgstr \"  fpus            Reconnaissance des instructions FPU simple pr\u00e9cision.\\n\"\n+#: arc-dis.c:1445\n+msgid \"Recognize single precision FPU instructions.\"\n+msgstr \"Reconnaissance des instructions FPU simple pr\u00e9cision.\"\n+\n+#: arc-dis.c:1447\n+msgid \"Recognize double precision FPU instructions.\"\n+msgstr \"Reconnaissance des instructions FPU double pr\u00e9cision.\"\n+\n+#: arc-dis.c:1449\n+msgid \"Recognize NPS400 instructions.\"\n+msgstr \"Reconaissance des instructions NPS400.\"\n \n-#: arc-dis.c:1444\n+#: arc-dis.c:1451\n+msgid \"Use only hexadecimal number to print immediates.\"\n+msgstr \"Utilise seulement la notation h\u00e9xad\u00e9cimale pour l'affichage.\"\n+\n+#: arc-dis.c:1526\n #, c-format\n-msgid \"  fpud            Recognize double precision FPU instructions.\\n\"\n-msgstr \"  fpud            Reconnaissance des instructions FPU double pr\u00e9cision.\\n\"\n+msgid \"\"\n+\"\\n\"\n+\"The following ARC specific disassembler options are supported for use \\n\"\n+\"with the -M switch (multiple options should be separated by commas):\\n\"\n+msgstr \"\"\n+\"\\n\"\n+\"Les options sp\u00e9cifiques ARC du d\u00e9sassembleur sont prises en charge\\n\"\n+\"avec l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre\\n\"\n+\"s\u00e9par\u00e9es par des virgules)\u00a0:\\n\"\n \n-#: arc-dis.c:1446\n+#: arc-dis.c:1558 mips-dis.c:2812\n #, c-format\n-msgid \"  nps400          Recognize NPS400 instructions.\\n\"\n-msgstr \"  nps400          Reconnaissance des instructions NPS400.\\n\"\n+msgid \"\"\n+\"\\n\"\n+\"  For the options above, the following values are supported for \\\"%s\\\":\\n\"\n+\"   \"\n+msgstr \"\"\n+\"\\n\"\n+\"  Pour les options ci-dessus, les valeurs suivantes sont prises en charge pour \\\"%s\\\"\u00a0:\\n\"\n+\"   \"\n \n-#: arc-dis.c:1448\n+#: arc-dis.c:1568\n #, c-format\n-msgid \"  hex             Use only hexadecimal number to print immediates.\\n\"\n-msgstr \"  hex             Utilise seulement la notation h\u00e9xad\u00e9cimale pour l'affichage.\\n\"\n+msgid \"\"\n+\"\\n\"\n+\"   \"\n+msgstr \"\"\n \n #: arc-opc.c:41 arc-opc.c:64 arc-opc.c:90 arc-opc.c:114\n msgid \"LP_COUNT register cannot be used as destination register\"\n@@ -612,67 +626,67 @@ msgstr \"la valeur doit \u00eatre dans l\u2019intervalle 0 \u00e0 31\"\n msgid \"invalid position, should be one of: 0,4,8,...124.\"\n msgstr \"position incorrecte, devrait \u00eatre 0, 4, 8\u2026 124.\"\n \n-#: arm-dis.c:5192\n+#: arm-dis.c:5187\n msgid \"Select raw register names\"\n msgstr \"S\u00e9lectionner les noms de registres bruts\"\n \n-#: arm-dis.c:5194\n+#: arm-dis.c:5189\n msgid \"Select register names used by GCC\"\n msgstr \"S\u00e9lectionner les noms de registres utilis\u00e9s par GCC\"\n \n-#: arm-dis.c:5196\n+#: arm-dis.c:5191\n msgid \"Select register names used in ARM's ISA documentation\"\n msgstr \"S\u00e9lectionner les noms de registres utilis\u00e9s dans la documentation ISA pour ARM\"\n \n-#: arm-dis.c:5198\n+#: arm-dis.c:5193\n msgid \"Assume all insns are Thumb insns\"\n msgstr \"Consid\u00e9rer tous les insns comme des index insns\"\n \n-#: arm-dis.c:5199\n+#: arm-dis.c:5194\n msgid \"Examine preceding label to determine an insn's type\"\n msgstr \"Examiner l\u2019\u00e9tiquette pr\u00e9c\u00e9dente pour d\u00e9terminer le type d\u2019insns\"\n \n-#: arm-dis.c:5200\n+#: arm-dis.c:5195\n msgid \"Select register names used in the APCS\"\n msgstr \"S\u00e9lectionner les noms de registres utilis\u00e9s par APCS\"\n \n-#: arm-dis.c:5202\n+#: arm-dis.c:5197\n msgid \"Select register names used in the ATPCS\"\n msgstr \"S\u00e9lectionner les noms de registres utilis\u00e9s par ATPCS\"\n \n-#: arm-dis.c:5204\n+#: arm-dis.c:5199\n msgid \"Select special register names used in the ATPCS\"\n msgstr \"S\u00e9lectionner les noms de registres sp\u00e9ciaux utilis\u00e9s par ATPCS\"\n \n-#: arm-dis.c:5206\n+#: arm-dis.c:5201\n msgid \"Enable CDE extensions for coprocessor N space\"\n msgstr \"Activer les extensions CDE pour l'espace N de coprocesseur\"\n \n-#: arm-dis.c:8375\n+#: arm-dis.c:8373\n msgid \"<illegal precision>\"\n msgstr \"<pr\u00e9cision ill\u00e9gale>\"\n \n-#: arm-dis.c:11615\n+#: arm-dis.c:11613\n #, c-format\n msgid \"unrecognised register name set: %s\"\n msgstr \"jeu de registres inconnu\u00a0: %s\"\n \n-#: arm-dis.c:11629\n+#: arm-dis.c:11627\n #, c-format\n msgid \"cde coprocessor not between 0-7: %s\"\n msgstr \"le coprocesseur CDE n'est pas entre 0 et 7 : %s\"\n \n-#: arm-dis.c:11635\n+#: arm-dis.c:11633\n #, c-format\n msgid \"coproc must have an argument: %s\"\n msgstr \"coproc doit avoir un argument : %s\"\n \n-#: arm-dis.c:11648\n+#: arm-dis.c:11646\n #, c-format\n msgid \"coprocN argument takes options \\\"generic\\\", \\\"cde\\\", or \\\"CDE\\\": %s\"\n msgstr \"l'argument coprocN prend les options \\\"generic\\\", \\\"cde\\\", ou \\\"CDE\\\" : %s\"\n \n-#: arm-dis.c:12359\n+#: arm-dis.c:12357\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -704,15 +718,15 @@ msgstr \"attendu 16, 32, ou 64 in\"\n \n #: bpf-asm.c:181 epiphany-asm.c:456 fr30-asm.c:311 frv-asm.c:1264\n #: ip2k-asm.c:512 iq2000-asm.c:460 lm32-asm.c:350 m32c-asm.c:1585\n-#: m32r-asm.c:329 mep-asm.c:1287 mt-asm.c:596 or1k-asm.c:571 xc16x-asm.c:377\n+#: m32r-asm.c:329 mep-asm.c:1287 mt-asm.c:596 or1k-asm.c:576 xc16x-asm.c:377\n #: xstormy16-asm.c:277\n #, c-format\n msgid \"internal error: unrecognized field %d while parsing\"\n msgstr \"erreur interne : Champ %d inconnu lors de l\u2019analyse\"\n \n #: bpf-asm.c:233 epiphany-asm.c:508 fr30-asm.c:363 frv-asm.c:1316\n #: ip2k-asm.c:564 iq2000-asm.c:512 lm32-asm.c:402 m32c-asm.c:1637\n-#: m32r-asm.c:381 mep-asm.c:1339 mt-asm.c:648 or1k-asm.c:623 xc16x-asm.c:429\n+#: m32r-asm.c:381 mep-asm.c:1339 mt-asm.c:648 or1k-asm.c:628 xc16x-asm.c:429\n #: xstormy16-asm.c:329\n msgid \"missing mnemonic in syntax string\"\n msgstr \"mn\u00e9monique manquante dans la cha\u00eene de syntaxe\"\n@@ -727,54 +741,54 @@ msgstr \"mn\u00e9monique manquante dans la cha\u00eene de syntaxe\"\n #: lm32-asm.c:737 m32c-asm.c:1772 m32c-asm.c:1776 m32c-asm.c:1865\n #: m32c-asm.c:1972 m32r-asm.c:516 m32r-asm.c:520 m32r-asm.c:609 m32r-asm.c:716\n #: mep-asm.c:1474 mep-asm.c:1478 mep-asm.c:1567 mep-asm.c:1674 mt-asm.c:783\n-#: mt-asm.c:787 mt-asm.c:876 mt-asm.c:983 or1k-asm.c:758 or1k-asm.c:762\n-#: or1k-asm.c:851 or1k-asm.c:958 xc16x-asm.c:564 xc16x-asm.c:568\n+#: mt-asm.c:787 mt-asm.c:876 mt-asm.c:983 or1k-asm.c:763 or1k-asm.c:767\n+#: or1k-asm.c:856 or1k-asm.c:963 xc16x-asm.c:564 xc16x-asm.c:568\n #: xc16x-asm.c:657 xc16x-asm.c:764 xstormy16-asm.c:464 xstormy16-asm.c:468\n #: xstormy16-asm.c:557 xstormy16-asm.c:664\n msgid \"unrecognized instruction\"\n msgstr \"instruction inconnue\"\n \n #: bpf-asm.c:415 epiphany-asm.c:690 fr30-asm.c:545 frv-asm.c:1498\n #: ip2k-asm.c:746 iq2000-asm.c:694 lm32-asm.c:584 m32c-asm.c:1819\n-#: m32r-asm.c:563 mep-asm.c:1521 mt-asm.c:830 or1k-asm.c:805 xc16x-asm.c:611\n+#: m32r-asm.c:563 mep-asm.c:1521 mt-asm.c:830 or1k-asm.c:810 xc16x-asm.c:611\n #: xstormy16-asm.c:511\n #, c-format\n msgid \"syntax error (expected char `%c', found `%c')\"\n msgstr \"erreur de syntaxe (caract\u00e8re \u00ab\u00a0%c\u00a0\u00bb attendu, \u00ab\u00a0%c\u00a0\u00bb trouv\u00e9)\"\n \n #: bpf-asm.c:425 epiphany-asm.c:700 fr30-asm.c:555 frv-asm.c:1508\n #: ip2k-asm.c:756 iq2000-asm.c:704 lm32-asm.c:594 m32c-asm.c:1829\n-#: m32r-asm.c:573 mep-asm.c:1531 mt-asm.c:840 or1k-asm.c:815 xc16x-asm.c:621\n+#: m32r-asm.c:573 mep-asm.c:1531 mt-asm.c:840 or1k-asm.c:820 xc16x-asm.c:621\n #: xstormy16-asm.c:521\n #, c-format\n msgid \"syntax error (expected char `%c', found end of instruction)\"\n msgstr \"erreur de syntaxe (caract\u00e8re \u00ab\u00a0%c\u00a0\u00bb attendu, fin de l\u2019instruction trouv\u00e9e)\"\n \n #: bpf-asm.c:455 epiphany-asm.c:730 fr30-asm.c:585 frv-asm.c:1538\n #: ip2k-asm.c:786 iq2000-asm.c:734 lm32-asm.c:624 m32c-asm.c:1859\n-#: m32r-asm.c:603 mep-asm.c:1561 mt-asm.c:870 or1k-asm.c:845 xc16x-asm.c:651\n+#: m32r-asm.c:603 mep-asm.c:1561 mt-asm.c:870 or1k-asm.c:850 xc16x-asm.c:651\n #: xstormy16-asm.c:551\n msgid \"junk at end of line\"\n msgstr \"rebut en fin de ligne\"\n \n #: bpf-asm.c:567 epiphany-asm.c:842 fr30-asm.c:697 frv-asm.c:1650\n #: ip2k-asm.c:898 iq2000-asm.c:846 lm32-asm.c:736 m32c-asm.c:1971\n-#: m32r-asm.c:715 mep-asm.c:1673 mt-asm.c:982 or1k-asm.c:957 xc16x-asm.c:763\n+#: m32r-asm.c:715 mep-asm.c:1673 mt-asm.c:982 or1k-asm.c:962 xc16x-asm.c:763\n #: xstormy16-asm.c:663\n msgid \"unrecognized form of instruction\"\n msgstr \"forme d\u2019instruction inconnue\"\n \n #: bpf-asm.c:581 epiphany-asm.c:856 fr30-asm.c:711 frv-asm.c:1664\n #: ip2k-asm.c:912 iq2000-asm.c:860 lm32-asm.c:750 m32c-asm.c:1985\n-#: m32r-asm.c:729 mep-asm.c:1687 mt-asm.c:996 or1k-asm.c:971 xc16x-asm.c:777\n+#: m32r-asm.c:729 mep-asm.c:1687 mt-asm.c:996 or1k-asm.c:976 xc16x-asm.c:777\n #: xstormy16-asm.c:677\n #, c-format\n msgid \"bad instruction `%.50s...'\"\n msgstr \"instruction \u00ab\u00a0%.50s\u2026\u00a0\u00bb erron\u00e9e\"\n \n #: bpf-asm.c:584 epiphany-asm.c:859 fr30-asm.c:714 frv-asm.c:1667\n #: ip2k-asm.c:915 iq2000-asm.c:863 lm32-asm.c:753 m32c-asm.c:1988\n-#: m32r-asm.c:732 mep-asm.c:1690 mt-asm.c:999 or1k-asm.c:974 xc16x-asm.c:780\n+#: m32r-asm.c:732 mep-asm.c:1690 mt-asm.c:999 or1k-asm.c:979 xc16x-asm.c:780\n #: xstormy16-asm.c:680\n #, c-format\n msgid \"bad instruction `%.50s'\"\n@@ -888,6 +902,21 @@ msgstr \"errer interne : champ %d inconnu lors de l\u2019initialisation d\u2019un op\u00e9r\n msgid \"operand out of range (%lu not between %lu and %lu)\"\n msgstr \"op\u00e9rande hors intervalle (%lu n\u2019est pas entre %lu et %lu)\"\n \n+#: cris-desc.c:2621\n+#, c-format\n+msgid \"internal error: cris_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\"\n+msgstr \"erreur interne : cris_cgen_rebuild_tables : confilt de valeurs insn-chunk-bitsize : \\\"%d\\\" vs. \\\"%d\\\"\"\n+\n+#: cris-desc.c:2709\n+#, c-format\n+msgid \"internal error: cris_cgen_cpu_open: unsupported argument `%d'\"\n+msgstr \"erreur interne : cris_cgen_cpu_open : argument %d non pris en charge\"\n+\n+#: cris-desc.c:2728\n+#, c-format\n+msgid \"internal error: cris_cgen_cpu_open: no endianness specified\"\n+msgstr \"erreur interne : cris_cgen_cpu_open : boutisme non d\u00e9fini\"\n+\n #: d30v-dis.c:232\n #, c-format\n msgid \"illegal id (%d)\"\n@@ -1056,11 +1085,11 @@ msgstr \"Hummmm 0x%x\"\n msgid \"Don't understand 0x%x \\n\"\n msgstr \"Incompr\u00e9hensible\u00a0: 0x%x \\n\"\n \n-#: i386-dis.c:9065\n+#: i386-dis.c:8591\n msgid \"<internal disassembler error>\"\n msgstr \"<erreur interne du d\u00e9sassembleur>\"\n \n-#: i386-dis.c:9374\n+#: i386-dis.c:8900\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -1072,32 +1101,32 @@ msgstr \"\"\n \"avec l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre\\n\"\n \"s\u00e9par\u00e9es par des virgules)\u00a0:\\n\"\n \n-#: i386-dis.c:9378\n+#: i386-dis.c:8904\n #, c-format\n msgid \"  x86-64      Disassemble in 64bit mode\\n\"\n msgstr \"  x86-64      D\u00e9sassembleur en mode 64 bits\\n\"\n \n-#: i386-dis.c:9379\n+#: i386-dis.c:8905\n #, c-format\n msgid \"  i386        Disassemble in 32bit mode\\n\"\n msgstr \"  i386        D\u00e9sassembleur en mode 32 bits\\n\"\n \n-#: i386-dis.c:9380\n+#: i386-dis.c:8906\n #, c-format\n msgid \"  i8086       Disassemble in 16bit mode\\n\"\n msgstr \"  i8086       D\u00e9sassembleur en mode 16 bits\\n\"\n \n-#: i386-dis.c:9381\n+#: i386-dis.c:8907\n #, c-format\n msgid \"  att         Display instruction in AT&T syntax\\n\"\n msgstr \"  att         Afficher les instructions en syntaxe AT&T\\n\"\n \n-#: i386-dis.c:9382\n+#: i386-dis.c:8908\n #, c-format\n msgid \"  intel       Display instruction in Intel syntax\\n\"\n msgstr \"  intel       Afficher les instructions en syntaxe Intel\\n\"\n \n-#: i386-dis.c:9383\n+#: i386-dis.c:8909\n #, c-format\n msgid \"\"\n \"  att-mnemonic\\n\"\n@@ -1106,7 +1135,7 @@ msgstr \"\"\n \"  att-mnemonic\\n\"\n \"              Afficher les instructions avec les mn\u00e9moniques AT&T\\n\"\n \n-#: i386-dis.c:9385\n+#: i386-dis.c:8911\n #, c-format\n msgid \"\"\n \"  intel-mnemonic\\n\"\n@@ -1115,131 +1144,136 @@ msgstr \"\"\n \"  intel-mnemonic\\n\"\n \"              Afficher les instructions avec les mn\u00e9moniques Intel\\n\"\n \n-#: i386-dis.c:9387\n+#: i386-dis.c:8913\n #, c-format\n msgid \"  addr64      Assume 64bit address size\\n\"\n msgstr \"  addr64      Supposer un adressage 64 bits\\n\"\n \n-#: i386-dis.c:9388\n+#: i386-dis.c:8914\n #, c-format\n msgid \"  addr32      Assume 32bit address size\\n\"\n msgstr \"  addr32      Supposer un adressage 32 bits\\n\"\n \n-#: i386-dis.c:9389\n+#: i386-dis.c:8915\n #, c-format\n msgid \"  addr16      Assume 16bit address size\\n\"\n msgstr \"  addr16      Supposer un adressage 16 bits\\n\"\n \n-#: i386-dis.c:9390\n+#: i386-dis.c:8916\n #, c-format\n msgid \"  data32      Assume 32bit data size\\n\"\n msgstr \"  data32       Supposer une taille de donn\u00e9es sur 32 bits\\n\"\n \n-#: i386-dis.c:9391\n+#: i386-dis.c:8917\n #, c-format\n msgid \"  data16      Assume 16bit data size\\n\"\n msgstr \"  data16      Supposer une taille de donn\u00e9es sur 16 bits\\n\"\n \n-#: i386-dis.c:9392\n+#: i386-dis.c:8918\n #, c-format\n msgid \"  suffix      Always display instruction suffix in AT&T syntax\\n\"\n msgstr \"  suffix      Toujours afficher les suffixes d\u2019instruction en syntaxe AT&T\\n\"\n \n-#: i386-dis.c:9393\n+#: i386-dis.c:8919\n #, c-format\n msgid \"  amd64       Display instruction in AMD64 ISA\\n\"\n msgstr \"  amd64         Afficher les instructions en AMD64 ISA\\n\"\n \n-#: i386-dis.c:9394\n+#: i386-dis.c:8920\n #, c-format\n msgid \"  intel64     Display instruction in Intel64 ISA\\n\"\n msgstr \"  intel64       Afficher les instructions en Intel64 ISA\\n\"\n \n-#: i386-dis.c:9950\n+#: i386-dis.c:9484\n msgid \"64-bit address is disabled\"\n msgstr \"L\u2019adressage 64 bits est d\u00e9sactiv\u00e9\"\n \n-#: i386-gen.c:853\n+#: i386-gen.c:851\n #, c-format\n msgid \"%s: error: \"\n msgstr \"%s\u00a0: erreur\u00a0: \"\n \n-#: i386-gen.c:1020\n+#: i386-gen.c:1007\n #, c-format\n msgid \"%s: %d: unknown bitfield: %s\\n\"\n msgstr \"%s\u00a0: %d\u00a0: champ de bits inconnu\u00a0: %s\\n\"\n \n-#: i386-gen.c:1022\n+#: i386-gen.c:1009\n #, c-format\n msgid \"unknown bitfield: %s\\n\"\n msgstr \"champ de bits inconnu\u00a0: %s\\n\"\n \n-#: i386-gen.c:1085\n+#: i386-gen.c:1072\n #, c-format\n msgid \"%s: %d: missing `)' in bitfield: %s\\n\"\n msgstr \"%s\u00a0: %d\u00a0: \u00ab\u00a0)\u00a0\u00bb manquante dans le champ de bits\u00a0: %s\\n\"\n \n-#: i386-gen.c:1186\n+#: i386-gen.c:1173\n #, c-format\n msgid \"unknown broadcast operand: %s\\n\"\n msgstr \"d\u00e9calage d\u2019op\u00e9rande inconnu\u00a0: %s\\n\"\n \n-#: i386-gen.c:1454\n+#: i386-gen.c:1228\n+#, c-format\n+msgid \"%s:%d: Conflicting opcode space specifications\\n\"\n+msgstr \"\"\n+\n+#: i386-gen.c:1232\n #, c-format\n-msgid \"%s: %s: (base_opcode >> 24) != 0: %s\\n\"\n-msgstr \"%s : %s : (base_opcode >> 24) != 0 : %s\\n\"\n+msgid \"%s:%d: Warning: redundant opcode space specification\\n\"\n+msgstr \"\"\n \n-#: i386-gen.c:1459\n+#: i386-gen.c:1241\n #, c-format\n-msgid \"%s: %s: (base_opcode >> 16) != 0: %s\\n\"\n-msgstr \"%s : %s : (base_opcode >> 16) != 0 : %s\\n\"\n+msgid \"%s:%d: Conflicting prefix specifications\\n\"\n+msgstr \"\"\n \n-#: i386-gen.c:1464\n+#: i386-gen.c:1245\n #, c-format\n-msgid \"%s: %s: (base_opcode >> 8) != 0: %s\\n\"\n-msgstr \"%s : %s : (base_opcode >> 8) != 0 : %s\\n\"\n+msgid \"%s:%d: Warning: redundant prefix specification\\n\"\n+msgstr \"\"\n \n-#: i386-gen.c:1469\n+#: i386-gen.c:1455\n #, c-format\n-msgid \"%s: %s: base_opcode != 0: %s\\n\"\n-msgstr \"%s : %s : base_opcode != 0 : %s\\n\"\n+msgid \"%s:%d: %s: unrecognized opcode encoding space\\n\"\n+msgstr \"%s:%d: %s : espace d'encodage de l'opcode non reconnu\\n\"\n \n-#: i386-gen.c:1473\n+#: i386-gen.c:1461\n #, c-format\n-msgid \"%s: %s: invalid opcode length: %s\\n\"\n-msgstr \"%s : %s : longueur d'opcode invalide : %s\\n\"\n+msgid \"%s:%d: %s: residual opcode (0x%0*llx) too large\\n\"\n+msgstr \"\"\n \n-#: i386-gen.c:1888\n+#: i386-gen.c:1883\n #, c-format\n msgid \"can't find i386-reg.tbl for reading, errno = %s\\n\"\n msgstr \"impossible de lire i386-reg.tbl, errno = %s\\n\"\n \n-#: i386-gen.c:1966\n+#: i386-gen.c:1961\n #, c-format\n msgid \"can't create i386-init.h, errno = %s\\n\"\n msgstr \"impossible de cr\u00e9er i386-init.h, errno = %s\\n\"\n \n-#: i386-gen.c:2056 ia64-gen.c:2829\n+#: i386-gen.c:2051 ia64-gen.c:2829\n #, c-format\n msgid \"unable to change directory to \\\"%s\\\", errno = %s\\n\"\n msgstr \"impossible de modifier le r\u00e9pertoire vers \u00ab\u00a0%s\u00a0\u00bb, errno = %s\\n\"\n \n-#: i386-gen.c:2070 i386-gen.c:2075\n+#: i386-gen.c:2065 i386-gen.c:2070\n #, c-format\n msgid \"CpuMax != %d!\\n\"\n msgstr \"CpuMax != %d\u00a0!\\n\"\n \n-#: i386-gen.c:2079\n+#: i386-gen.c:2074\n #, c-format\n msgid \"%d unused bits in i386_cpu_flags.\\n\"\n msgstr \"%d bits inutilis\u00e9s dans i386_cpu_flags.\\n\"\n \n-#: i386-gen.c:2094\n+#: i386-gen.c:2089\n #, c-format\n msgid \"%d unused bits in i386_operand_type.\\n\"\n msgstr \"%d bits inutilis\u00e9s dans i386_operand_type.\\n\"\n \n-#: i386-gen.c:2108\n+#: i386-gen.c:2103\n #, c-format\n msgid \"can't create i386-tbl.h, errno = %s\\n\"\n msgstr \"impossible de cr\u00e9er i386-tbl.h, errno = %s\\n\"\n@@ -1649,96 +1683,96 @@ msgstr \"erreur interne : mep_cgen_cpu_open : argument %d non pris en charge\"\n msgid \"internal error: mep_cgen_cpu_open: no endianness specified\"\n msgstr \"erreur interne : mep_cgen_cpu_open : boutisme non d\u00e9fini\"\n \n-#: mips-dis.c:1805 mips-dis.c:2031\n+#: mips-dis.c:1834 mips-dis.c:2060\n #, c-format\n msgid \"# internal error, undefined operand in `%s %s'\"\n msgstr \"# erreur interne, op\u00e9rande \u00ab\u00a0%s %s\u00a0\u00bb ind\u00e9fini\"\n \n-#: mips-dis.c:2620\n+#: mips-dis.c:2649\n msgid \"Use canonical instruction forms.\\n\"\n msgstr \"Utiliser les formes d'instructions caniniques.\\n\"\n \n-#: mips-dis.c:2622\n+#: mips-dis.c:2651\n msgid \"Recognize MSA instructions.\\n\"\n msgstr \"Reconaissance des instructions MSA.\\n\"\n \n-#: mips-dis.c:2624\n+#: mips-dis.c:2653\n msgid \"Recognize the virtualization ASE instructions.\\n\"\n msgstr \"Reconnaissance des instructions de vectorisation ASE.\\n\"\n \n-#: mips-dis.c:2626\n+#: mips-dis.c:2655\n msgid \"\"\n \"Recognize the eXtended Physical Address (XPA) ASE\\n\"\n \"                  instructions.\\n\"\n msgstr \"\"\n \"Reconnaissance des instructions ASE\\n\"\n \"d'adressage physique \u00e9tendu (XPA).\\n\"\n \n-#: mips-dis.c:2629\n+#: mips-dis.c:2658\n msgid \"Recognize the Global INValidate (GINV) ASE instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Global INValidate (GINV) ASE.\\n\"\n \n-#: mips-dis.c:2633\n+#: mips-dis.c:2662\n msgid \"Recognize the Loongson MultiMedia extensions Instructions (MMI) ASE instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Loongson MultiMedia extensions Instructions (MMI) ASE.\\n\"\n \n-#: mips-dis.c:2637\n+#: mips-dis.c:2666\n msgid \"Recognize the Loongson Content Address Memory (CAM)  instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Loongson Content Address Memory (CAM).\\n\"\n \n-#: mips-dis.c:2641\n+#: mips-dis.c:2670\n msgid \"Recognize the Loongson EXTensions (EXT)  instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Loongson EXTensions (EXT).\\n\"\n \n-#: mips-dis.c:2645\n+#: mips-dis.c:2674\n msgid \"Recognize the Loongson EXTensions R2 (EXT2)  instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Loongson EXTensions R2 (EXT2).\\n\"\n \n-#: mips-dis.c:2648\n+#: mips-dis.c:2677\n msgid \"\"\n \"Print GPR names according to specified ABI.\\n\"\n \"                  Default: based on binary being disassembled.\\n\"\n msgstr \"\"\n \"Afficher les noms GPR selon l\u2019ABI sp\u00e9cifi\u00e9e.\\n\"\n \"                  Par d\u00e9faut\u00a0: \u00e0 partir du binaire d\u00e9sassembl\u00e9.\\n\"\n \n-#: mips-dis.c:2651\n+#: mips-dis.c:2680\n msgid \"\"\n \"Print FPR names according to specified ABI.\\n\"\n \"                  Default: numeric.\\n\"\n msgstr \"\"\n \"Afficher les noms FPR selon l\u2019ABI sp\u00e9cifi\u00e9e.\\n\"\n \"                  Par d\u00e9faut\u00a0: num\u00e9rique.\\n\"\n \n-#: mips-dis.c:2654\n+#: mips-dis.c:2683\n msgid \"\"\n \"Print CP0 register names according to specified architecture.\\n\"\n \"                  Default: based on binary being disassembled.\\n\"\n msgstr \"\"\n \"Afficher les noms des registres CP0 selon l\u2019architecture sp\u00e9cifi\u00e9e.\\n\"\n \"                  Par d\u00e9faut\u00a0: \u00e0 partir du binaire d\u00e9sassembl\u00e9.\\n\"\n \n-#: mips-dis.c:2658\n+#: mips-dis.c:2687\n msgid \"\"\n \"Print HWR names according to specified architecture.\\n\"\n \"                  Default: based on binary being disassembled.\\n\"\n msgstr \"\"\n \"Afficher les noms HWR selon l\u2019architecture sp\u00e9cifi\u00e9e.\\n\"\n \"                  Par d\u00e9faut\u00a0: \u00e0 partir du binaire d\u00e9sassembl\u00e9.\\n\"\n \n-#: mips-dis.c:2661\n+#: mips-dis.c:2690\n msgid \"Print GPR and FPR names according to specified ABI.\\n\"\n msgstr \"Afficher les noms GPR et FPR selon l\u2019ABI sp\u00e9cifi\u00e9e.\\n\"\n \n-#: mips-dis.c:2663\n+#: mips-dis.c:2692\n msgid \"\"\n \"Print CP0 register and HWR names according to specified\\n\"\n \"                  architecture.\"\n msgstr \"\"\n \"Afficher les noms des registres CP0 et HWR selon\\n\"\n \"                        l\u2019architecture sp\u00e9cifi\u00e9e.\"\n \n-#: mips-dis.c:2749\n+#: mips-dis.c:2778\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -1752,17 +1786,6 @@ msgstr \"\"\n \"par des virgules)\u00a0:\\n\"\n \"\\n\"\n \n-#: mips-dis.c:2783\n-#, c-format\n-msgid \"\"\n-\"\\n\"\n-\"  For the options above, the following values are supported for \\\"%s\\\":\\n\"\n-\"   \"\n-msgstr \"\"\n-\"\\n\"\n-\"  Pour les options ci-dessus, les valeurs suivantes sont prises en charge pour \\\"%s\\\"\u00a0:\\n\"\n-\"   \"\n-\n #: mmix-dis.c:33\n #, c-format\n msgid \"bad case %d (%s) in %s:%d\"\n@@ -1865,7 +1888,7 @@ msgstr \"erreur interne : pas de m\u00e9thode connue pour analyser les r\u00e9sultats\"\n msgid \"internal error: unknown hardware resource\"\n msgstr \"erreur interne : ressource mat\u00e9rielle inconnue\"\n \n-#: nds32-dis.c:1186\n+#: nds32-dis.c:1178\n msgid \"insufficient data to decode instruction\"\n msgstr \"donn\u00e9es insuffisantes pour d\u00e9coder l'instruction\"\n \n@@ -1977,12 +2000,12 @@ msgstr \"erreur interne : or1k_cgen_cpu_open : argument %d non pris en charge\"\n msgid \"internal error: or1k_cgen_cpu_open: no endianness specified\"\n msgstr \"erreur interne : or1k_cgen_cpu_open : boutisme non d\u00e9fini\"\n \n-#: ppc-dis.c:386\n+#: ppc-dis.c:396\n #, c-format\n msgid \"warning: ignoring unknown -M%s option\"\n msgstr \"avertissement\u00a0: l'option inconnue -M%s est ignor\u00e9e\"\n \n-#: ppc-dis.c:1001\n+#: ppc-dis.c:1110\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2117,8 +2140,12 @@ msgstr \"offset invalide\"\n msgid \"invalid Ddd value\"\n msgstr \"num\u00e9ro Ddd invalide\"\n \n+#: ppc-opc.c:2258 ppc-opc.c:2285\n+msgid \"invalid TH value\"\n+msgstr \"num\u00e9ro TH invalide\"\n+\n #. The option without '=' should be defined above.\n-#: riscv-dis.c:85 riscv-dis.c:117\n+#: riscv-dis.c:85 riscv-dis.c:122\n #, c-format\n msgid \"unrecognized disassembler option: %s\"\n msgstr \"option du d\u00e9sassembleur inconnue\u00a0: %s\"\n@@ -2130,22 +2157,22 @@ msgstr \"option du d\u00e9sassembleur inconnue\u00a0: %s\"\n msgid \"unrecognized disassembler option with '=': %s\"\n msgstr \"option du d\u00e9sassembleur inconnue avec '='\u00a0: %s\"\n \n-#: riscv-dis.c:104\n+#: riscv-dis.c:107\n #, c-format\n-msgid \"unknown privilege spec set by %s=%s\"\n+msgid \"unknown privileged spec set by %s=%s\"\n msgstr \"sp\u00e9cification de privil\u00e8ge inconnue d\u00e9finie par %s=%s\"\n \n-#: riscv-dis.c:109\n+#: riscv-dis.c:114\n #, c-format\n msgid \"mis-matched privilege spec set by %s=%s, the elf privilege attribute is %s\"\n msgstr \"sp\u00e9cification de privil\u00e8ges incoh\u00e9rente %s=%s, l'attribut de privil\u00e8ge elf est %s\"\n \n-#: riscv-dis.c:414\n+#: riscv-dis.c:416\n #, c-format\n msgid \"# internal error, undefined modifier (%c)\"\n msgstr \"# erreur interne, modificateur ind\u00e9fini (%c)\"\n \n-#: riscv-dis.c:636\n+#: riscv-dis.c:640\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2157,7 +2184,7 @@ msgstr \"\"\n \"l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre s\u00e9par\u00e9es\\n\"\n \"par des virgules)\u00a0:\\n\"\n \n-#: riscv-dis.c:640\n+#: riscv-dis.c:644\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2166,7 +2193,7 @@ msgstr \"\"\n \"\\n\"\n \"  numeric       Affiche le nom des registres num\u00e9riques, au lieu de leur nom ABI.\\n\"\n \n-#: riscv-dis.c:643\n+#: riscv-dis.c:647\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2177,7 +2204,7 @@ msgstr \"\"\n \"  no-aliases    D\u00e9sassembler seulement en instructions canoniques,\\n\"\n \"                au lieu de pseudo-instructions.\\n\"\n \n-#: riscv-dis.c:647\n+#: riscv-dis.c:651\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2208,15 +2235,15 @@ msgstr \"<taille de l'op\u00e9rateur invalide>\"\n msgid \"<invalid size>\"\n msgstr \"<taille invalide>\"\n \n-#: s12z-dis.c:251 s12z-dis.c:308 s12z-dis.c:319\n+#: s12z-dis.c:236 s12z-dis.c:293 s12z-dis.c:304\n msgid \"<illegal reg num>\"\n msgstr \"<num\u00e9ro de registre ill\u00e9gal>\"\n \n-#: s12z-dis.c:382\n+#: s12z-dis.c:367\n msgid \"<bad>\"\n msgstr \"<mauvais>\"\n \n-#: s12z-dis.c:392\n+#: s12z-dis.c:377\n msgid \".<bad>\"\n msgstr \".<mauvais>\"\n \n@@ -2249,8 +2276,8 @@ msgstr \"\"\n \"l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre s\u00e9par\u00e9es\\n\"\n \"par des virgules)\u00a0:\\n\"\n \n-#: score-dis.c:661 score-dis.c:879 score-dis.c:1040 score-dis.c:1146\n-#: score-dis.c:1154 score-dis.c:1161 score7-dis.c:695 score7-dis.c:858\n+#: score-dis.c:653 score-dis.c:871 score-dis.c:1032 score-dis.c:1138\n+#: score-dis.c:1146 score-dis.c:1153 score7-dis.c:691 score7-dis.c:854\n msgid \"<illegal instruction>\"\n msgstr \"<instruction ill\u00e9gale>\"\n \n@@ -2376,15 +2403,15 @@ msgstr \"registre invalide pour l\u2019ajustement de la pile\"\n msgid \"invalid register name\"\n msgstr \"nom de registre invalide\"\n \n-#: wasm32-dis.c:88\n+#: wasm32-dis.c:93\n msgid \"Disassemble \\\"register\\\" names\"\n msgstr \"D\u00e9sassemble les noms de \u00ab registre \u00bb\"\n \n-#: wasm32-dis.c:89\n+#: wasm32-dis.c:94\n msgid \"Name well-known globals\"\n msgstr \"Nommer les globals bien connus\"\n \n-#: wasm32-dis.c:537\n+#: wasm32-dis.c:549\n #, c-format\n msgid \"\"\n \"The following WebAssembly-specific disassembler options are supported for use\\n\"\n@@ -2486,6 +2513,3 @@ msgstr \"erreur interne : xstormy16_cgen_cpu_open : argument %d non pris en charg\n #, c-format\n msgid \"internal error: xstormy16_cgen_cpu_open: no endianness specified\"\n msgstr \"erreur interne : xstormy16_cgen_cpu_open : boutisme non d\u00e9fini\"\n-\n-#~ msgid \"internal error, h8_disassemble_init\"\n-#~ msgstr \"erreur interne, h8_disassemble_init\""
    }
  ]
}