/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [13:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [3:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_4z[2] ? in_data[162] : celloutsig_1_17z);
  assign celloutsig_0_34z = ~(celloutsig_0_5z[14] | celloutsig_0_22z);
  assign celloutsig_1_13z = ~celloutsig_1_2z;
  assign celloutsig_0_7z = ~celloutsig_0_4z;
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[11] | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_0_3z = celloutsig_0_1z | celloutsig_0_2z;
  assign celloutsig_1_2z = celloutsig_1_0z[3] | celloutsig_1_1z;
  assign celloutsig_0_16z = celloutsig_0_6z | celloutsig_0_9z;
  assign celloutsig_0_24z = celloutsig_0_14z[2] | in_data[7];
  assign celloutsig_1_1z = celloutsig_1_0z[3] ^ in_data[119];
  assign celloutsig_0_18z = celloutsig_0_9z ^ celloutsig_0_14z[0];
  assign celloutsig_1_6z = celloutsig_1_0z / { 1'h1, in_data[109:107], celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[110:107], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[14:12] / { 1'h1, in_data[83:82] };
  assign celloutsig_1_17z = { 1'h0, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_3z } === celloutsig_1_6z;
  assign celloutsig_1_10z = { celloutsig_1_7z[10:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_13z } <= { in_data[188:179], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_12z = ! { celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_15z = ! { celloutsig_0_5z[11:5], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_6z = in_data[49:26] || { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_5z[18:11], celloutsig_0_3z } || { celloutsig_0_5z[10:4], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_1z = celloutsig_0_0z[12:8] || celloutsig_0_0z[10:6];
  assign celloutsig_0_2z = celloutsig_0_0z[13:11] || { in_data[6], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = { 1'h0, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } < { celloutsig_1_0z[2:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_7z[9:0], celloutsig_1_5z[5], 5'h00, celloutsig_1_13z, celloutsig_1_10z } < { in_data[148:146], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_11z } * in_data[178:176];
  assign celloutsig_0_9z = { in_data[69:55], celloutsig_0_7z, celloutsig_0_2z } != { in_data[79:64], celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_20z[3:2], celloutsig_0_12z } != { celloutsig_0_10z[1], celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_35z = celloutsig_0_26z !== { celloutsig_0_20z[1:0], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_5z = { in_data[78:61], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z } | in_data[80:59];
  assign celloutsig_0_26z = { in_data[78:76], celloutsig_0_2z } | { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_11z = | celloutsig_0_5z[12:8];
  assign celloutsig_1_0z = in_data[124:120] >>> in_data[115:111];
  assign celloutsig_0_14z = { celloutsig_0_0z[6:4], celloutsig_0_12z, celloutsig_0_1z } >>> { celloutsig_0_0z[15:14], celloutsig_0_7z, celloutsig_0_6z, 1'h1 };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[82:66];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_4z = celloutsig_1_0z[4:1];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_20z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_20z = { in_data[58:54], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_16z, 1'h1, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_5z[5] = celloutsig_1_1z ^ celloutsig_1_0z[0];
  assign celloutsig_1_5z[4:0] = 5'h00;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
