// Seed: 1453097907
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3
);
  assign id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0#(
        .id_14(1),
        .id_15(1)
    ),
    output uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wire id_5,
    input supply0 id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12
);
  wire id_16;
  assign id_1 = id_14;
  xor primCall (
      id_5, id_10, id_3, id_8, id_0, id_4, id_14, id_12, id_11, id_16, id_9, id_2, id_6, id_7, id_15
  );
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
