{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1516808026515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516808026521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 16:33:46 2018 " "Processing started: Wed Jan 24 16:33:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516808026521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1516808026521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lauflicht -c lauflicht " "Command: quartus_map --read_settings_files=on --write_settings_files=off lauflicht -c lauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1516808026521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1516808027605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/seven_segment_coder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/seven_segment_coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_coder-display_count " "Found design unit 1: seven_segment_coder-display_count" {  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/seven_segment_coder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028064 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_coder " "Found entity 1: seven_segment_coder" {  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/seven_segment_coder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808028064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/scaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/scaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scaler-speed_control " "Found design unit 1: scaler-speed_control" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/scaler.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028107 ""} { "Info" "ISGN_ENTITY_NAME" "1 scaler " "Found entity 1: scaler" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/scaler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808028107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/run_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/run_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 run_control-run " "Found design unit 1: run_control-run" {  } { { "other symbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/run_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028160 ""} { "Info" "ISGN_ENTITY_NAME" "1 run_control " "Found entity 1: run_control" {  } { { "other symbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/run_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808028160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/reverse_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/reverse_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_control-switch " "Found design unit 1: reverse_control-switch" {  } { { "other symbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/reverse_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028237 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_control " "Found entity 1: reverse_control" {  } { { "other symbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/reverse_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808028237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/muster_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/muster_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muster_control-set_template " "Found design unit 1: muster_control-set_template" {  } { { "other symbols/muster_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/muster_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028286 ""} { "Info" "ISGN_ENTITY_NAME" "1 muster_control " "Found entity 1: muster_control" {  } { { "other symbols/muster_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/muster_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808028286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/leds_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/leds_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds_controller-control " "Found design unit 1: leds_controller-control" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/leds_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028335 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds_controller " "Found entity 1: leds_controller" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/leds_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808028335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/final_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/final_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_counter-count " "Found design unit 1: final_counter-count" {  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/final_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028383 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_counter " "Found entity 1: final_counter" {  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/final_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808028383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/lauflicht.bdf 1 1 " "Found 1 design units, including 1 entities, in source file other symbols/lauflicht.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lauflicht " "Found entity 1: lauflicht" {  } { { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/lauflicht.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808028420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808028420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lauflicht " "Elaborating entity \"lauflicht\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1516808028592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_controller leds_controller:inst1 " "Elaborating entity \"leds_controller\" for hierarchy \"leds_controller:inst1\"" {  } { { "other symbols/lauflicht.bdf" "inst1" { Schematic "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/lauflicht.bdf" { { 128 808 992 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808028612 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state leds_controller.vhd(36) " "VHDL Process Statement warning at leds_controller.vhd(36): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/leds_controller.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516808028660 "|lauflicht|leds_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_control reverse_control:inst3 " "Elaborating entity \"reverse_control\" for hierarchy \"reverse_control:inst3\"" {  } { { "other symbols/lauflicht.bdf" "inst3" { Schematic "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/lauflicht.bdf" { { 16 256 472 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808028662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "run_control run_control:inst4 " "Elaborating entity \"run_control\" for hierarchy \"run_control:inst4\"" {  } { { "other symbols/lauflicht.bdf" "inst4" { Schematic "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/lauflicht.bdf" { { 136 344 536 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808028680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaler scaler:inst5 " "Elaborating entity \"scaler\" for hierarchy \"scaler:inst5\"" {  } { { "other symbols/lauflicht.bdf" "inst5" { Schematic "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/lauflicht.bdf" { { 360 592 768 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808028697 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_temp scaler.vhd(26) " "VHDL Process Statement warning at scaler.vhd(26): signal \"counter_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/scaler.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516808028715 "|lauflicht|scaler:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state scaler.vhd(27) " "VHDL Process Statement warning at scaler.vhd(27): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/scaler.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516808028715 "|lauflicht|scaler:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muster_control muster_control:inst2 " "Elaborating entity \"muster_control\" for hierarchy \"muster_control:inst2\"" {  } { { "other symbols/lauflicht.bdf" "inst2" { Schematic "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/lauflicht.bdf" { { 272 272 504 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808028721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_coder seven_segment_coder:inst6 " "Elaborating entity \"seven_segment_coder\" for hierarchy \"seven_segment_coder:inst6\"" {  } { { "other symbols/lauflicht.bdf" "inst6" { Schematic "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/lauflicht.bdf" { { 336 1168 1328 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808028740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_counter final_counter:inst " "Elaborating entity \"final_counter\" for hierarchy \"final_counter:inst\"" {  } { { "other symbols/lauflicht.bdf" "inst" { Schematic "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/lauflicht.bdf" { { 336 912 1048 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808028758 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scaler final_counter.vhd(38) " "VHDL Process Statement warning at final_counter.vhd(38): signal \"scaler\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/final_counter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516808028776 "|lauflicht|final_counter:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_coder:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_coder:inst6\|Div0\"" {  } { { "other symbols/seven_segment_coder.vhd" "Div0" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/seven_segment_coder.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516808029582 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1516808029582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_coder:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segment_coder:inst6\|lpm_divide:Div0\"" {  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/seven_segment_coder.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516808029709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_coder:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segment_coder:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808029709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808029709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808029709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516808029709 ""}  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/seven_segment_coder.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516808029709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808029836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808029836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808029900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808029900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808029967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808029967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808030076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808030076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516808030181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516808030181 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "other symbols/muster_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/muster_control.vhd" 20 -1 0 } } { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/scaler.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1516808030803 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1516808030804 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "scaler:inst5\|counter_temp\[0\] High " "Register scaler:inst5\|counter_temp\[0\] will power up to High" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_final/lauflicht/other symbols/scaler.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1516808030877 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1516808030877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1516808032058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516808032058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1516808032648 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1516808032648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1516808032648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1516808032648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516808033035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 16:33:53 2018 " "Processing ended: Wed Jan 24 16:33:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516808033035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516808033035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516808033035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516808033035 ""}
