

================================================================
== Vitis HLS Report for 'kernel_syrk'
================================================================
* Date:           Sun Apr 21 08:38:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_syrk
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  11605244|  11605244|  46.421 ms|  46.421 ms|  11605245|  11605245|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_syrk_Pipeline_L2_fu_323                 |kernel_syrk_Pipeline_L2                 |     6004|     6004|  24.016 us|  24.016 us|   6004|   6004|       no|
        |grp_kernel_syrk_Pipeline_L21_fu_338                |kernel_syrk_Pipeline_L21                |     6005|     6005|  24.020 us|  24.020 us|   6005|   6005|       no|
        |grp_kernel_syrk_Pipeline_L22_fu_353                |kernel_syrk_Pipeline_L22                |      903|      903|   3.612 us|   3.612 us|    903|    903|       no|
        |grp_kernel_syrk_Pipeline_merlinL2_fu_376           |kernel_syrk_Pipeline_merlinL2           |      247|      247|   0.988 us|   0.988 us|    247|    247|       no|
        |grp_kernel_syrk_Pipeline_merlinL1_merlinL0_fu_398  |kernel_syrk_Pipeline_merlinL1_merlinL0  |    48021|    48021|   0.192 ms|   0.192 ms|  48021|  48021|       no|
        |grp_kernel_syrk_Pipeline_L3_fu_437                 |kernel_syrk_Pipeline_L3                 |      903|      903|   3.612 us|   3.612 us|    903|    903|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL4   |  11593088|  11593088|   2898272|          -|          -|     4|        no|
        | + merlinL3  |   2896320|   2896320|     48272|          -|          -|    60|        no|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      198|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       60|    12|    14357|     9739|    0|
|Memory               |      288|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     4397|    -|
|Register             |        -|     -|      711|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      348|    12|    15068|    14334|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       24|    ~0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        8|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|   252|   424|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U128                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|   143|    78|    0|
    |grp_kernel_syrk_Pipeline_L2_fu_323                 |kernel_syrk_Pipeline_L2                 |        0|   1|  1022|   436|    0|
    |grp_kernel_syrk_Pipeline_L21_fu_338                |kernel_syrk_Pipeline_L21                |        0|   1|  1112|   576|    0|
    |grp_kernel_syrk_Pipeline_L22_fu_353                |kernel_syrk_Pipeline_L22                |        0|   0|   601|   369|    0|
    |grp_kernel_syrk_Pipeline_L3_fu_437                 |kernel_syrk_Pipeline_L3                 |        0|   0|   656|   474|    0|
    |grp_kernel_syrk_Pipeline_merlinL1_merlinL0_fu_398  |kernel_syrk_Pipeline_merlinL1_merlinL0  |        0|   6|  2192|  1284|    0|
    |grp_kernel_syrk_Pipeline_merlinL2_fu_376           |kernel_syrk_Pipeline_merlinL2           |        0|   0|  1337|   702|    0|
    |merlin_gmem_kernel_syrk_256_0_m_axi_U              |merlin_gmem_kernel_syrk_256_0_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_syrk_512_C_m_axi_U              |merlin_gmem_kernel_syrk_512_C_m_axi     |       30|   0|  3521|  2695|    0|
    |mul_11s_6ns_13_1_1_U127                            |mul_11s_6ns_13_1_1                      |        0|   1|     0|     6|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |       60|  12| 14357|  9739|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_6_1_buf_U     |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_8_U   |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_9_U   |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_10_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_11_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_12_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_13_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_14_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_U     |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_8_U   |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_9_U   |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_10_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_11_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_12_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_13_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_14_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |C_buf_U         |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_16_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_17_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_18_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_19_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_20_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_21_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_22_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_23_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_24_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_25_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_26_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_27_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_28_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_29_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    |C_buf_30_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   900|   32|     1|        28800|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                         |      288|  0|   0|    0|110400| 1024|    32|      3532800|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_496_p2  |         +|   0|  0|  25|          18|          16|
    |add_ln76_fu_508_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln80_fu_518_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln87_fu_581_p2    |         +|   0|  0|  13|           6|           1|
    |empty_33_fu_595_p2    |         +|   0|  0|  18|          11|          11|
    |empty_31_fu_565_p2    |         -|   0|  0|  17|          10|          10|
    |sub_ln102_fu_608_p2   |         -|   0|  0|  17|          10|          10|
    |icmp_ln76_fu_502_p2   |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln87_fu_575_p2   |      icmp|   0|  0|  13|           6|           4|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 198|         132|         122|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_6_0_buf_10_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_10_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_10_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_11_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_11_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_11_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_12_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_12_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_12_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_13_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_13_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_13_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_14_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_14_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_14_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_8_address0                    |    14|          3|   13|         39|
    |A_6_0_buf_8_ce0                         |    14|          3|    1|          3|
    |A_6_0_buf_8_we0                         |     9|          2|    1|          2|
    |A_6_0_buf_9_address0                    |    14|          3|   13|         39|
    |A_6_0_buf_9_ce0                         |    14|          3|    1|          3|
    |A_6_0_buf_9_we0                         |     9|          2|    1|          2|
    |A_6_0_buf_address0                      |    14|          3|   13|         39|
    |A_6_0_buf_ce0                           |    14|          3|    1|          3|
    |A_6_0_buf_we0                           |     9|          2|    1|          2|
    |A_6_1_buf_10_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_10_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_10_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_11_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_11_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_11_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_12_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_12_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_12_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_13_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_13_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_13_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_14_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_14_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_14_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_8_address0                    |    14|          3|   13|         39|
    |A_6_1_buf_8_ce0                         |    14|          3|    1|          3|
    |A_6_1_buf_8_we0                         |     9|          2|    1|          2|
    |A_6_1_buf_9_address0                    |    14|          3|   13|         39|
    |A_6_1_buf_9_ce0                         |    14|          3|    1|          3|
    |A_6_1_buf_9_we0                         |     9|          2|    1|          2|
    |A_6_1_buf_address0                      |    14|          3|   13|         39|
    |A_6_1_buf_ce0                           |    14|          3|    1|          3|
    |A_6_1_buf_we0                           |     9|          2|    1|          2|
    |C_buf_16_address0                       |    26|          5|   10|         50|
    |C_buf_16_address1                       |    14|          3|   10|         30|
    |C_buf_16_ce0                            |    26|          5|    1|          5|
    |C_buf_16_ce1                            |    14|          3|    1|          3|
    |C_buf_16_d0                             |    20|          4|   32|        128|
    |C_buf_16_we0                            |    20|          4|    1|          4|
    |C_buf_17_address0                       |    26|          5|   10|         50|
    |C_buf_17_address1                       |    14|          3|   10|         30|
    |C_buf_17_ce0                            |    26|          5|    1|          5|
    |C_buf_17_ce1                            |    14|          3|    1|          3|
    |C_buf_17_d0                             |    20|          4|   32|        128|
    |C_buf_17_we0                            |    20|          4|    1|          4|
    |C_buf_18_address0                       |    26|          5|   10|         50|
    |C_buf_18_address1                       |    14|          3|   10|         30|
    |C_buf_18_ce0                            |    26|          5|    1|          5|
    |C_buf_18_ce1                            |    14|          3|    1|          3|
    |C_buf_18_d0                             |    20|          4|   32|        128|
    |C_buf_18_we0                            |    20|          4|    1|          4|
    |C_buf_19_address0                       |    26|          5|   10|         50|
    |C_buf_19_address1                       |    14|          3|   10|         30|
    |C_buf_19_ce0                            |    26|          5|    1|          5|
    |C_buf_19_ce1                            |    14|          3|    1|          3|
    |C_buf_19_d0                             |    20|          4|   32|        128|
    |C_buf_19_we0                            |    20|          4|    1|          4|
    |C_buf_20_address0                       |    26|          5|   10|         50|
    |C_buf_20_address1                       |    14|          3|   10|         30|
    |C_buf_20_ce0                            |    26|          5|    1|          5|
    |C_buf_20_ce1                            |    14|          3|    1|          3|
    |C_buf_20_d0                             |    20|          4|   32|        128|
    |C_buf_20_we0                            |    20|          4|    1|          4|
    |C_buf_21_address0                       |    26|          5|   10|         50|
    |C_buf_21_address1                       |    14|          3|   10|         30|
    |C_buf_21_ce0                            |    26|          5|    1|          5|
    |C_buf_21_ce1                            |    14|          3|    1|          3|
    |C_buf_21_d0                             |    20|          4|   32|        128|
    |C_buf_21_we0                            |    20|          4|    1|          4|
    |C_buf_22_address0                       |    26|          5|   10|         50|
    |C_buf_22_address1                       |    14|          3|   10|         30|
    |C_buf_22_ce0                            |    26|          5|    1|          5|
    |C_buf_22_ce1                            |    14|          3|    1|          3|
    |C_buf_22_d0                             |    20|          4|   32|        128|
    |C_buf_22_we0                            |    20|          4|    1|          4|
    |C_buf_23_address0                       |    26|          5|   10|         50|
    |C_buf_23_address1                       |    14|          3|   10|         30|
    |C_buf_23_ce0                            |    26|          5|    1|          5|
    |C_buf_23_ce1                            |    14|          3|    1|          3|
    |C_buf_23_d0                             |    20|          4|   32|        128|
    |C_buf_23_we0                            |    20|          4|    1|          4|
    |C_buf_24_address0                       |    26|          5|   10|         50|
    |C_buf_24_address1                       |    14|          3|   10|         30|
    |C_buf_24_ce0                            |    26|          5|    1|          5|
    |C_buf_24_ce1                            |    14|          3|    1|          3|
    |C_buf_24_d0                             |    20|          4|   32|        128|
    |C_buf_24_we0                            |    20|          4|    1|          4|
    |C_buf_25_address0                       |    26|          5|   10|         50|
    |C_buf_25_address1                       |    14|          3|   10|         30|
    |C_buf_25_ce0                            |    26|          5|    1|          5|
    |C_buf_25_ce1                            |    14|          3|    1|          3|
    |C_buf_25_d0                             |    20|          4|   32|        128|
    |C_buf_25_we0                            |    20|          4|    1|          4|
    |C_buf_26_address0                       |    26|          5|   10|         50|
    |C_buf_26_address1                       |    14|          3|   10|         30|
    |C_buf_26_ce0                            |    26|          5|    1|          5|
    |C_buf_26_ce1                            |    14|          3|    1|          3|
    |C_buf_26_d0                             |    20|          4|   32|        128|
    |C_buf_26_we0                            |    20|          4|    1|          4|
    |C_buf_27_address0                       |    26|          5|   10|         50|
    |C_buf_27_address1                       |    14|          3|   10|         30|
    |C_buf_27_ce0                            |    26|          5|    1|          5|
    |C_buf_27_ce1                            |    14|          3|    1|          3|
    |C_buf_27_d0                             |    20|          4|   32|        128|
    |C_buf_27_we0                            |    20|          4|    1|          4|
    |C_buf_28_address0                       |    26|          5|   10|         50|
    |C_buf_28_address1                       |    14|          3|   10|         30|
    |C_buf_28_ce0                            |    26|          5|    1|          5|
    |C_buf_28_ce1                            |    14|          3|    1|          3|
    |C_buf_28_d0                             |    20|          4|   32|        128|
    |C_buf_28_we0                            |    20|          4|    1|          4|
    |C_buf_29_address0                       |    26|          5|   10|         50|
    |C_buf_29_address1                       |    14|          3|   10|         30|
    |C_buf_29_ce0                            |    26|          5|    1|          5|
    |C_buf_29_ce1                            |    14|          3|    1|          3|
    |C_buf_29_d0                             |    20|          4|   32|        128|
    |C_buf_29_we0                            |    20|          4|    1|          4|
    |C_buf_30_address0                       |    26|          5|   10|         50|
    |C_buf_30_address1                       |    14|          3|   10|         30|
    |C_buf_30_ce0                            |    26|          5|    1|          5|
    |C_buf_30_ce1                            |    14|          3|    1|          3|
    |C_buf_30_d0                             |    20|          4|   32|        128|
    |C_buf_30_we0                            |    20|          4|    1|          4|
    |C_buf_address0                          |    26|          5|   10|         50|
    |C_buf_address1                          |    14|          3|   10|         30|
    |C_buf_ce0                               |    26|          5|    1|          5|
    |C_buf_ce1                               |    14|          3|    1|          3|
    |C_buf_d0                                |    20|          4|   32|        128|
    |C_buf_we0                               |    20|          4|    1|          4|
    |ap_NS_fsm                               |  1575|        297|    1|        297|
    |ap_done                                 |     9|          2|    1|          2|
    |grp_fu_730_ce                           |    14|          3|    1|          3|
    |grp_fu_730_p0                           |    14|          3|   32|         96|
    |grp_fu_730_p1                           |    14|          3|   32|         96|
    |i_3_fu_140                              |     9|          2|    3|          6|
    |i_sub_reg_312                           |     9|          2|    6|         12|
    |merlin_gmem_kernel_syrk_256_0_ARADDR    |    26|          5|   64|        320|
    |merlin_gmem_kernel_syrk_256_0_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_syrk_256_0_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_syrk_256_0_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syrk_256_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syrk_512_C_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syrk_512_C_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syrk_512_C_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syrk_512_C_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syrk_512_C_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syrk_512_C_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syrk_512_C_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_blk_n_B   |     9|          2|    1|          2|
    |phi_mul_fu_136                          |     9|          2|   18|         36|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  4397|        875| 1513|       5824|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |C_read_reg_646                                                  |   64|   0|   64|          0|
    |add_ln76_1_reg_676                                              |   18|   0|   18|          0|
    |add_ln76_reg_684                                                |    3|   0|    3|          0|
    |add_ln87_reg_709                                                |    6|   0|    6|          0|
    |ap_CS_fsm                                                       |  296|   0|  296|          0|
    |ap_done_reg                                                     |    1|   0|    1|          0|
    |ap_rst_n_inv                                                    |    1|   0|    1|          0|
    |ap_rst_reg_1                                                    |    1|   0|    1|          0|
    |ap_rst_reg_2                                                    |    1|   0|    1|          0|
    |empty_33_reg_714                                                |   11|   0|   11|          0|
    |grp_kernel_syrk_Pipeline_L21_fu_338_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_L22_fu_353_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_L2_fu_323_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_L3_fu_437_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_merlinL1_merlinL0_fu_398_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_merlinL2_fu_376_ap_start_reg           |    1|   0|    1|          0|
    |i_3_fu_140                                                      |    3|   0|    3|          0|
    |i_sub_reg_312                                                   |    6|   0|    6|          0|
    |merlin_gmem_kernel_syrk_256_0_addr_reg_658                      |   64|   0|   64|          0|
    |merlin_gmem_kernel_syrk_512_C_addr_reg_696                      |   64|   0|   64|          0|
    |mul_ln102_reg_725                                               |   13|   0|   13|          0|
    |phi_mul_fu_136                                                  |   18|   0|   18|          0|
    |sext_ln80_reg_701                                               |    9|   0|   11|          2|
    |sub_ln102_reg_719                                               |   10|   0|   10|          0|
    |trunc_ln1376_1_reg_689                                          |   58|   0|   58|          0|
    |trunc_ln_reg_651                                                |   58|   0|   58|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  711|   0|  713|          2|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_syrk|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_syrk|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_syrk|  return value|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

