{
  "module_name": "sis7019.h",
  "hash_id": "7293d8d693fa4fef0c3090e2f0dd5609674b3f3342ae44a34f82ba0844d7dba7",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/sis7019.h",
  "human_readable_source": " \n#ifndef __sis7019_h__\n#define __sis7019_h__\n\n \n\n\n \n#define SIS_GCR\t\t0x00\n#define\t\tSIS_GCR_MACRO_POWER_DOWN\t\t0x80000000\n#define\t\tSIS_GCR_MODEM_ENABLE\t\t\t0x00010000\n#define\t\tSIS_GCR_SOFTWARE_RESET\t\t\t0x00000001\n\n \n#define SIS_GIER\t0x04\n#define\t\tSIS_GIER_MODEM_TIMER_IRQ_ENABLE\t\t0x00100000\n#define\t\tSIS_GIER_MODEM_RX_DMA_IRQ_ENABLE\t0x00080000\n#define\t\tSIS_GIER_MODEM_TX_DMA_IRQ_ENABLE\t0x00040000\n#define\t\tSIS_GIER_AC97_GPIO1_IRQ_ENABLE\t\t0x00020000\n#define\t\tSIS_GIER_AC97_GPIO0_IRQ_ENABLE\t\t0x00010000\n#define\t\tSIS_GIER_AC97_SAMPLE_TIMER_IRQ_ENABLE\t0x00000010\n#define\t\tSIS_GIER_AUDIO_GLOBAL_TIMER_IRQ_ENABLE\t0x00000008\n#define\t\tSIS_GIER_AUDIO_RECORD_DMA_IRQ_ENABLE\t0x00000004\n#define\t\tSIS_GIER_AUDIO_PLAY_DMA_IRQ_ENABLE\t0x00000002\n#define\t\tSIS_GIER_AUDIO_WAVE_ENGINE_IRQ_ENABLE\t0x00000001\n\n \n#define SIS_GISR\t0x08\n#define\t\tSIS_GISR_MODEM_TIMER_IRQ_STATUS\t\t0x00100000\n#define\t\tSIS_GISR_MODEM_RX_DMA_IRQ_STATUS\t0x00080000\n#define\t\tSIS_GISR_MODEM_TX_DMA_IRQ_STATUS\t0x00040000\n#define\t\tSIS_GISR_AC97_GPIO1_IRQ_STATUS\t\t0x00020000\n#define\t\tSIS_GISR_AC97_GPIO0_IRQ_STATUS\t\t0x00010000\n#define\t\tSIS_GISR_AC97_SAMPLE_TIMER_IRQ_STATUS\t0x00000010\n#define\t\tSIS_GISR_AUDIO_GLOBAL_TIMER_IRQ_STATUS\t0x00000008\n#define\t\tSIS_GISR_AUDIO_RECORD_DMA_IRQ_STATUS\t0x00000004\n#define\t\tSIS_GISR_AUDIO_PLAY_DMA_IRQ_STATUS\t0x00000002\n#define\t\tSIS_GISR_AUDIO_WAVE_ENGINE_IRQ_STATUS\t0x00000001\n\n \n#define SIS_DMA_CSR\t0x10\n#define\t\tSIS_DMA_CSR_PCI_SETTINGS\t\t0x0000001d\n#define\t\tSIS_DMA_CSR_CONCURRENT_ENABLE\t\t0x00000200\n#define\t\tSIS_DMA_CSR_PIPELINE_ENABLE\t\t0x00000100\n#define\t\tSIS_DMA_CSR_RX_DRAIN_ENABLE\t\t0x00000010\n#define\t\tSIS_DMA_CSR_RX_FILL_ENABLE\t\t0x00000008\n#define\t\tSIS_DMA_CSR_TX_DRAIN_ENABLE\t\t0x00000004\n#define\t\tSIS_DMA_CSR_TX_LOWPRI_FILL_ENABLE\t0x00000002\n#define\t\tSIS_DMA_CSR_TX_HIPRI_FILL_ENABLE\t0x00000001\n\n \n#define SIS_PLAY_START_A_REG\t0x14\n#define SIS_PLAY_START_B_REG\t0x18\n\n \n#define SIS_PLAY_STOP_A_REG\t0x1c\n#define SIS_PLAY_STOP_B_REG\t0x20\n\n \n#define SIS_RECORD_START_REG\t0x24\n\n \n#define SIS_RECORD_STOP_REG\t0x28\n\n \n#define SIS_PISR_A\t0x2c\n#define SIS_PISR_B\t0x30\n\n \n#define SIS_RISR\t0x34\n\n \n#define SIS_AC97_PSR\t0x40\n#define\t\tSIS_AC97_PSR_MODEM_HEADSET_SRC_MIXER\t0x0f000000\n#define\t\tSIS_AC97_PSR_MODEM_LINE2_SRC_MIXER\t0x00f00000\n#define\t\tSIS_AC97_PSR_MODEM_LINE1_SRC_MIXER\t0x000f0000\n#define\t\tSIS_AC97_PSR_PCM_LFR_SRC_MIXER\t\t0x0000f000\n#define\t\tSIS_AC97_PSR_PCM_SURROUND_SRC_MIXER\t0x00000f00\n#define\t\tSIS_AC97_PSR_PCM_CENTER_SRC_MIXER\t0x000000f0\n#define\t\tSIS_AC97_PSR_PCM_LR_SRC_MIXER\t\t0x0000000f\n\n \n#define SIS_AC97_CMD\t0x50\n#define \tSIS_AC97_CMD_DATA_MASK\t\t\t0xffff0000\n#define\t\tSIS_AC97_CMD_REG_MASK\t\t\t0x0000ff00\n#define\t\tSIS_AC97_CMD_CODEC3_READ\t\t0x0000000d\n#define\t\tSIS_AC97_CMD_CODEC3_WRITE\t\t0x0000000c\n#define\t\tSIS_AC97_CMD_CODEC2_READ\t\t0x0000000b\n#define\t\tSIS_AC97_CMD_CODEC2_WRITE\t\t0x0000000a\n#define\t\tSIS_AC97_CMD_CODEC_READ\t\t\t0x00000009\n#define\t\tSIS_AC97_CMD_CODEC_WRITE\t\t0x00000008\n#define\t\tSIS_AC97_CMD_CODEC_WARM_RESET\t\t0x00000005\n#define\t\tSIS_AC97_CMD_CODEC_COLD_RESET\t\t0x00000004\n#define\t\tSIS_AC97_CMD_DONE\t\t\t0x00000000\n\n \n#define SIS_AC97_SEMA\t0x54\n#define\t\tSIS_AC97_SEMA_BUSY\t\t\t0x00000001\n#define\t\tSIS_AC97_SEMA_RELEASE\t\t\t0x00000000\n\n \n#define SIS_AC97_STATUS\t0x58\n#define\t\tSIS_AC97_STATUS_AUDIO_D2_INACT_SECS\t0x03f00000\n#define\t\tSIS_AC97_STATUS_MODEM_ALIVE\t\t0x00002000\n#define\t\tSIS_AC97_STATUS_AUDIO_ALIVE\t\t0x00001000\n#define\t\tSIS_AC97_STATUS_CODEC3_READY\t\t0x00000400\n#define\t\tSIS_AC97_STATUS_CODEC2_READY\t\t0x00000200\n#define\t\tSIS_AC97_STATUS_CODEC_READY\t\t0x00000100\n#define\t\tSIS_AC97_STATUS_WARM_RESET\t\t0x00000080\n#define\t\tSIS_AC97_STATUS_COLD_RESET\t\t0x00000040\n#define\t\tSIS_AC97_STATUS_POWERED_DOWN\t\t0x00000020\n#define\t\tSIS_AC97_STATUS_NORMAL\t\t\t0x00000010\n#define\t\tSIS_AC97_STATUS_READ_EXPIRED\t\t0x00000004\n#define\t\tSIS_AC97_STATUS_SEMAPHORE\t\t0x00000002\n#define\t\tSIS_AC97_STATUS_BUSY\t\t\t0x00000001\n\n \n#define SIS_AC97_CONF\t0x5c\n#define\t\tSIS_AC97_CONF_AUDIO_ALIVE\t\t0x80000000\n#define\t\tSIS_AC97_CONF_WARM_RESET_ENABLE\t\t0x40000000\n#define\t\tSIS_AC97_CONF_PR6_ENABLE\t\t0x20000000\n#define\t\tSIS_AC97_CONF_PR5_ENABLE\t\t0x10000000\n#define\t\tSIS_AC97_CONF_PR4_ENABLE\t\t0x08000000\n#define\t\tSIS_AC97_CONF_PR3_ENABLE\t\t0x04000000\n#define\t\tSIS_AC97_CONF_PR2_PR7_ENABLE\t\t0x02000000\n#define\t\tSIS_AC97_CONF_PR0_PR1_ENABLE\t\t0x01000000\n#define\t\tSIS_AC97_CONF_AUTO_PM_ENABLE\t\t0x00800000\n#define\t\tSIS_AC97_CONF_PCM_LFE_ENABLE\t\t0x00080000\n#define\t\tSIS_AC97_CONF_PCM_SURROUND_ENABLE\t0x00040000\n#define\t\tSIS_AC97_CONF_PCM_CENTER_ENABLE\t\t0x00020000\n#define\t\tSIS_AC97_CONF_PCM_LR_ENABLE\t\t0x00010000\n#define\t\tSIS_AC97_CONF_PCM_CAP_MIC_ENABLE\t0x00002000\n#define\t\tSIS_AC97_CONF_PCM_CAP_LR_ENABLE\t\t0x00001000\n#define\t\tSIS_AC97_CONF_PCM_CAP_MIC_FROM_CODEC3\t0x00000200\n#define\t\tSIS_AC97_CONF_PCM_CAP_LR_FROM_CODEC3\t0x00000100\n#define\t\tSIS_AC97_CONF_CODEC3_PM_VRM\t\t0x00000080\n#define\t\tSIS_AC97_CONF_CODEC_PM_VRM\t\t0x00000040\n#define\t\tSIS_AC97_CONF_CODEC3_VRA_ENABLE\t\t0x00000020\n#define\t\tSIS_AC97_CONF_CODEC_VRA_ENABLE\t\t0x00000010\n#define\t\tSIS_AC97_CONF_CODEC3_PM_EAC\t\t0x00000008\n#define\t\tSIS_AC97_CONF_CODEC_PM_EAC\t\t0x00000004\n#define\t\tSIS_AC97_CONF_CODEC3_EXISTS\t\t0x00000002\n#define\t\tSIS_AC97_CONF_CODEC_EXISTS\t\t0x00000001\n\n \n#define SIS_PLAY_SYNC_GROUP_A\t0x80\n#define SIS_PLAY_SYNC_GROUP_B\t0x84\n#define SIS_PLAY_SYNC_GROUP_C\t0x88\n#define SIS_PLAY_SYNC_GROUP_D\t0x8c\n#define SIS_MIXER_SYNC_GROUP\t0x90\n\n \n#define SIS_WECCR\t0xa0\n#define\t\tSIS_WECCR_TESTMODE_MASK\t\t\t0x00300000\n#define\t\t\tSIS_WECCR_TESTMODE_NORMAL\t\t0x00000000\n#define\t\t\tSIS_WECCR_TESTMODE_BYPASS_NSO_ALPHA\t0x00100000\n#define\t\t\tSIS_WECCR_TESTMODE_BYPASS_FC\t\t0x00200000\n#define\t\t\tSIS_WECCR_TESTMODE_BYPASS_WOL\t\t0x00300000\n#define\t\tSIS_WECCR_RESONANCE_DELAY_MASK\t\t0x00060000\n#define\t\t\tSIS_WECCR_RESONANCE_DELAY_NONE\t\t0x00000000\n#define\t\t\tSIS_WECCR_RESONANCE_DELAY_FC_1F00\t0x00020000\n#define\t\t\tSIS_WECCR_RESONANCE_DELAY_FC_1E00\t0x00040000\n#define\t\t\tSIS_WECCR_RESONANCE_DELAY_FC_1C00\t0x00060000\n#define\t\tSIS_WECCR_IGNORE_CHANNEL_PARMS\t\t0x00010000\n#define\t\tSIS_WECCR_COMMAND_CHANNEL_ID_MASK\t0x0003ff00\n#define\t\tSIS_WECCR_COMMAND_MASK\t\t\t0x00000007\n#define\t\t\tSIS_WECCR_COMMAND_NONE\t\t\t0x00000000\n#define\t\t\tSIS_WECCR_COMMAND_DONE\t\t\t0x00000000\n#define\t\t\tSIS_WECCR_COMMAND_PAUSE\t\t\t0x00000001\n#define\t\t\tSIS_WECCR_COMMAND_TOGGLE_VEG\t\t0x00000002\n#define\t\t\tSIS_WECCR_COMMAND_TOGGLE_MEG\t\t0x00000003\n#define\t\t\tSIS_WECCR_COMMAND_TOGGLE_VEG_MEG\t0x00000004\n\n \n#define SIS_WEVCR\t0xa4\n#define\t\tSIS_WEVCR_LEFT_MUSIC_ATTENUATION_MASK\t0xff000000\n#define\t\tSIS_WEVCR_RIGHT_MUSIC_ATTENUATION_MASK\t0x00ff0000\n#define\t\tSIS_WEVCR_LEFT_WAVE_ATTENUATION_MASK\t0x0000ff00\n#define\t\tSIS_WEVCR_RIGHT_WAVE_ATTENUATION_MASK\t0x000000ff\n\n \n#define SIS_WEISR_A\t0xa8\n#define SIS_WEISR_B\t0xac\n\n\n \n#define SIS_PLAY_DMA_OFFSET\t0x0000\n#define SIS_PLAY_DMA_SIZE\t0x10\n#define SIS_PLAY_DMA_ADDR(addr, num) \\\n\t((num * SIS_PLAY_DMA_SIZE) + (addr) + SIS_PLAY_DMA_OFFSET)\n\n#define SIS_PLAY_DMA_FORMAT_CSO\t0x00\n#define\t\tSIS_PLAY_DMA_FORMAT_UNSIGNED\t0x00080000\n#define\t\tSIS_PLAY_DMA_FORMAT_8BIT\t0x00040000\n#define\t\tSIS_PLAY_DMA_FORMAT_MONO\t0x00020000\n#define\t\tSIS_PLAY_DMA_CSO_MASK\t\t0x0000ffff\n#define SIS_PLAY_DMA_BASE\t0x04\n#define SIS_PLAY_DMA_CONTROL\t0x08\n#define\t\tSIS_PLAY_DMA_STOP_AT_SSO\t0x04000000\n#define\t\tSIS_PLAY_DMA_RELEASE\t\t0x02000000\n#define\t\tSIS_PLAY_DMA_LOOP\t\t0x01000000\n#define\t\tSIS_PLAY_DMA_INTR_AT_SSO\t0x00080000\n#define\t\tSIS_PLAY_DMA_INTR_AT_ESO\t0x00040000\n#define\t\tSIS_PLAY_DMA_INTR_AT_LEO\t0x00020000\n#define\t\tSIS_PLAY_DMA_INTR_AT_MLP\t0x00010000\n#define\t\tSIS_PLAY_DMA_LEO_MASK\t\t0x0000ffff\n#define SIS_PLAY_DMA_SSO_ESO\t0x0c\n#define\t\tSIS_PLAY_DMA_SSO_MASK\t\t0xffff0000\n#define\t\tSIS_PLAY_DMA_ESO_MASK\t\t0x0000ffff\n\n \n#define SIS_CAPTURE_DMA_OFFSET\t0x0800\n#define SIS_CAPTURE_DMA_SIZE\t0x10\n#define SIS_CAPTURE_DMA_ADDR(addr, num) \\\n\t((num * SIS_CAPTURE_DMA_SIZE) + (addr) + SIS_CAPTURE_DMA_OFFSET)\n\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_0\t0\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_1\t1\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_2\t2\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_3\t3\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_4\t4\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_5\t5\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_6\t6\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_7\t7\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_8\t8\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_9\t9\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_10\t10\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_11\t11\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_12\t12\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_13\t13\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_14\t14\n#define\tSIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_15\t15\n#define\tSIS_CAPTURE_CHAN_AC97_PCM_IN\t\t16\n#define\tSIS_CAPTURE_CHAN_AC97_MIC_IN\t\t17\n#define\tSIS_CAPTURE_CHAN_AC97_LINE1_IN\t\t18\n#define\tSIS_CAPTURE_CHAN_AC97_LINE2_IN\t\t19\n#define\tSIS_CAPTURE_CHAN_AC97_HANDSE_IN\t\t20\n\n#define SIS_CAPTURE_DMA_FORMAT_CSO\t0x00\n#define\t\tSIS_CAPTURE_DMA_MONO_MODE_MASK\t0xc0000000\n#define\t\tSIS_CAPTURE_DMA_MONO_MODE_AVG\t0x00000000\n#define\t\tSIS_CAPTURE_DMA_MONO_MODE_LEFT\t0x40000000\n#define\t\tSIS_CAPTURE_DMA_MONO_MODE_RIGHT\t0x80000000\n#define\t\tSIS_CAPTURE_DMA_FORMAT_UNSIGNED\t0x00080000\n#define\t\tSIS_CAPTURE_DMA_FORMAT_8BIT\t0x00040000\n#define\t\tSIS_CAPTURE_DMA_FORMAT_MONO\t0x00020000\n#define\t\tSIS_CAPTURE_DMA_CSO_MASK\t\t0x0000ffff\n#define SIS_CAPTURE_DMA_BASE\t\t0x04\n#define SIS_CAPTURE_DMA_CONTROL\t\t0x08\n#define\t\tSIS_CAPTURE_DMA_STOP_AT_SSO\t0x04000000\n#define\t\tSIS_CAPTURE_DMA_RELEASE\t\t0x02000000\n#define\t\tSIS_CAPTURE_DMA_LOOP\t\t0x01000000\n#define\t\tSIS_CAPTURE_DMA_INTR_AT_LEO\t0x00020000\n#define\t\tSIS_CAPTURE_DMA_INTR_AT_MLP\t0x00010000\n#define\t\tSIS_CAPTURE_DMA_LEO_MASK\t\t0x0000ffff\n#define SIS_CAPTURE_DMA_RESERVED\t0x0c\n\n\n \n#define SIS_MIXER_START_OFFSET\t0x1000\n#define SIS_MIXER_START_SIZE\t0x04\n#define SIS_MIXER_START_ADDR(addr, num) \\\n\t((num * SIS_MIXER_START_SIZE) + (addr) + SIS_MIXER_START_OFFSET)\n\n#define SIS_MIXER_START_MASK\t0x0000007f\n\n \n#define SIS_MIXER_OFFSET\t0x1400\n#define SIS_MIXER_SIZE\t\t0x04\n#define SIS_MIXER_ADDR(addr, num) \\\n\t((num * SIS_MIXER_SIZE) + (addr) + SIS_MIXER_OFFSET)\n\n#define SIS_MIXER_RIGHT_ATTENUTATION_MASK\t0xff000000\n#define \tSIS_MIXER_RIGHT_NO_ATTEN\t\t0xff000000\n#define SIS_MIXER_LEFT_ATTENUTATION_MASK\t0x00ff0000\n#define \tSIS_MIXER_LEFT_NO_ATTEN\t\t\t0x00ff0000\n#define SIS_MIXER_NEXT_ENTRY_MASK\t\t0x00007f00\n#define \tSIS_MIXER_NEXT_ENTRY_NONE\t\t0x00000000\n#define SIS_MIXER_DEST_MASK\t\t\t0x0000007f\n#define \tSIS_MIXER_DEST_0\t\t\t0x00000020\n#define \tSIS_MIXER_DEST_1\t\t\t0x00000021\n#define \tSIS_MIXER_DEST_2\t\t\t0x00000022\n#define \tSIS_MIXER_DEST_3\t\t\t0x00000023\n#define \tSIS_MIXER_DEST_4\t\t\t0x00000024\n#define \tSIS_MIXER_DEST_5\t\t\t0x00000025\n#define \tSIS_MIXER_DEST_6\t\t\t0x00000026\n#define \tSIS_MIXER_DEST_7\t\t\t0x00000027\n#define \tSIS_MIXER_DEST_8\t\t\t0x00000028\n#define \tSIS_MIXER_DEST_9\t\t\t0x00000029\n#define \tSIS_MIXER_DEST_10\t\t\t0x0000002a\n#define \tSIS_MIXER_DEST_11\t\t\t0x0000002b\n#define \tSIS_MIXER_DEST_12\t\t\t0x0000002c\n#define \tSIS_MIXER_DEST_13\t\t\t0x0000002d\n#define \tSIS_MIXER_DEST_14\t\t\t0x0000002e\n#define \tSIS_MIXER_DEST_15\t\t\t0x0000002f\n\n \n#define SIS_WAVE_OFFSET\t\t0x2000\n#define SIS_WAVE_SIZE\t\t0x40\n#define SIS_WAVE_ADDR(addr, num) \\\n\t((num * SIS_WAVE_SIZE) + (addr) + SIS_WAVE_OFFSET)\n\n#define SIS_WAVE_GENERAL\t\t0x00\n#define\t\tSIS_WAVE_GENERAL_WAVE_VOLUME\t\t\t0x80000000\n#define\t\tSIS_WAVE_GENERAL_MUSIC_VOLUME\t\t\t0x00000000\n#define\t\tSIS_WAVE_GENERAL_VOLUME_MASK\t\t\t0x7f000000\n#define SIS_WAVE_GENERAL_ARTICULATION\t0x04\n#define\t\tSIS_WAVE_GENERAL_ARTICULATION_DELTA_MASK\t0x3fff0000\n#define SIS_WAVE_ARTICULATION\t\t0x08\n#define SIS_WAVE_TIMER\t\t\t0x0c\n#define SIS_WAVE_GENERATOR\t\t0x10\n#define SIS_WAVE_CHANNEL_CONTROL\t0x14\n#define\t\tSIS_WAVE_CHANNEL_CONTROL_FIRST_SAMPLE\t\t0x80000000\n#define\t\tSIS_WAVE_CHANNEL_CONTROL_AMP_ENABLE\t\t0x40000000\n#define\t\tSIS_WAVE_CHANNEL_CONTROL_FILTER_ENABLE\t\t0x20000000\n#define\t\tSIS_WAVE_CHANNEL_CONTROL_INTERPOLATE_ENABLE\t0x10000000\n#define SIS_WAVE_LFO_EG_CONTROL\t\t0x18\n#define SIS_WAVE_LFO_EG_CONTROL_2\t0x1c\n#define SIS_WAVE_LFO_EG_CONTROL_3\t0x20\n#define SIS_WAVE_LFO_EG_CONTROL_4\t0x24\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}