// Seed: 1404434924
module module_0 #(
    parameter id_1 = 32'd39,
    parameter id_3 = 32'd54
);
  logic _id_1 = 1;
  logic [7:0] id_2;
  logic [1  +  id_1 : (  1  )] _id_3;
  reg id_4;
  always_comb @(negedge 1 - 1'd0) id_4 <= id_3;
  assign id_4 = id_2[id_3+:1'd0];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
