#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar 20 02:19:41 2025
# Process ID         : 18828
# Current directory  : M:/College/BTP/Vivado_Simulations/EX_Stage
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent11392 M:\College\BTP\Vivado_Simulations\EX_Stage\EX_Stage.xpr
# Log file           : M:/College/BTP/Vivado_Simulations/EX_Stage/vivado.log
# Journal file       : M:/College/BTP/Vivado_Simulations/EX_Stage\vivado.jou
# Running On         : Mohit
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 7886 MB
# Swap memory        : 15764 MB
# Total Virtual      : 23650 MB
# Available Virtual  : 3632 MB
#-----------------------------------------------------------sstart_guiopen_project M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1076.840 ; gain = 26.039
WARNING: [HDL 9-3756] overwriting previous definition of module 'ForwardingUnitWithMUX' [M:/College/BTP/Vivado_Simulations/EX_Stage/Forwarding_Unit.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ForwardingUnitWithMUX' [M:/College/BTP/Vivado_Simulations/EX_Stage/Forwarding_Unit.v:2]
update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'ForwardingUnitWithMUX' [M:/College/BTP/Vivado_Simulations/EX_Stage/Forwarding_Unit.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ForwardingUnitWithMUX' [M:/College/BTP/Vivado_Simulations/EX_Stage/Forwarding_Unit.v:2]
uupdate_compile_order -fileset sources_1gopen_bd_design {M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX/EX.bd}
Reading block design file <M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX/EX.bd>...
Adding component instance block -- xilinx.com:module_ref:ALU_Control:1.0 - ALU_Control_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:Branch_Unit:1.0 - Branch_Unit_0
Adding component instance block -- xilinx.com:module_ref:ExecutionStage:1.0 - ExecutionStage_0
Adding component instance block -- xilinx.com:module_ref:ForwardingUnitWithMUX:1.0 - ForwardingUnitWithMUX_0
Successfully read diagram <EX> from block design file <M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX/EX.bd>
create_bd_design "EX_D"
Wrote  : <M:\College\BTP\Vivado_Simulations\EX_Stage\EX_Stage.srcs\sources_1\bd\EX_D\EX_D.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference ALU_Control ALU_Control_0
WARNING: [IP_Flow 19-3571] IP 'EX_D_ALU_Control_0_0' is restricted:
* Detected changes to module reference file(s).
set_property location {1 115 -35} [get_bd_cells ALU_Control_0]
delete_bd_objs [get_bd_cells ALU_Control_0]
save_bd_design
Wrote  : <M:\College\BTP\Vivado_Simulations\EX_Stage\EX_Stage.srcs\sources_1\bd\EX_D\EX_D.bd> 
Wrote  : <M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX_D/ui/bd_b8e97f38.ui> 
create_bd_cell -type container -reference EX EX_0
Wrote  : <M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX/ui/bd_b5daa393.ui> 
ERROR: [BD 41-2191] Creation of cell 'EX_0' failed. The following errors were encountered when trying to instantiate cell 'EX':
* EX.bd is not validated. Validate the design and try again.

ERROR: [BD 5-7] Error: running create_bd_cell  -type container -reference EX -name EX_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference ExecutionStage ExecutionStage_0
WARNING: [IP_Flow 19-3571] IP 'EX_D_ExecutionStage_0_0' is restricted:
* Detected changes to module reference file(s).
set_property screensize {309 584} [get_bd_cells ExecutionStage_0]
undo
INFO: [Common 17-17] undo 'set_property screensize {309 584} [get_bd_cells ExecutionStage_0]'
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference ExecutionStage ExecutionStage_0'
export_ip_user_files -of_objects  [get_files M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX_D/EX_D.bd] -no_script -reset -force -quiet
remove_files  M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX_D/EX_D.bd
Wrote  : <M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX_D/ui/bd_b8e97f38.ui> 
export_ip_user_files -of_objects  [get_files M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX/EX.bd] -no_script -reset -force -quiet
remove_files  M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX/EX.bd
create_bd_design "EX_D"
Wrote  : <M:\College\BTP\Vivado_Simulations\EX_Stage\EX_Stage.srcs\sources_1\bd\EX_D\EX_D.bd> 
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:16:55 2025...
th_1, EX_ForwardingUnitWithMUX_0_0_synth_1...
Run output will be captured here:
EX_ALU_0_0_synth_1: M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ALU_0_0_synth_1/runme.log
EX_ALU_Control_0_0_synth_1: M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ALU_Control_0_0_synth_1/runme.log
EX_Branch_Unit_0_0_synth_1: M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_Branch_Unit_0_0_synth_1/runme.log
EX_ExecutionStage_0_0_synth_1: M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ExecutionStage_0_0_synth_1/runme.log
EX_ForwardingUnitWithMUX_0_0_synth_1: M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ForwardingUnitWithMUX_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.281 ; gain = 0.000
export_simulation -lib_map_path [list {modelsim=M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.cache/compile_simlib/modelsim} {questa=M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.cache/compile_simlib/questa} {riviera=M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.cache/compile_simlib/riviera} {activehdl=M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.cache/compile_simlib/activehdl}] -of_objects [get_files M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.srcs/sources_1/bd/EX/EX.bd] -directory M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.ip_user_files/sim_scripts -ip_user_files_dir M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.ip_user_files -ipstatic_source_dir M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
wait_on_run EX_ALU_Control_0_0_synth_1
[Thu Mar 20 13:42:25 2025] Waiting for EX_ALU_Control_0_0_synth_1 to finish...
[Thu Mar 20 13:42:30 2025] Waiting for EX_ALU_Control_0_0_synth_1 to finish...
[Thu Mar 20 13:42:35 2025] Waiting for EX_ALU_Control_0_0_synth_1 to finish...
[Thu Mar 20 13:42:40 2025] Waiting for EX_ALU_Control_0_0_synth_1 to finish...

*** Running vivado
    with args -log EX_ALU_Control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EX_ALU_Control_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Mar 20 13:39:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source EX_ALU_Control_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top EX_ALU_Control_0_0 -part xc7k70tfbv676-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17852
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 784.566 ; gain = 475.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'EX_ALU_Control_0_0' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:1]
INFO: [Synth 8-226] default block is never used [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:26]
INFO: [Synth 8-226] default block is never used [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:28]
INFO: [Synth 8-226] default block is never used [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:44]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (0#1) [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:1]
WARNING: [Synth 8-7071] port 'is_sw' of module 'ALU_Control' is unconnected for instance 'inst' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:72]
WARNING: [Synth 8-7071] port 'is_lw' of module 'ALU_Control' is unconnected for instance 'inst' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:72]
WARNING: [Synth 8-7023] instance 'inst' of module 'ALU_Control' has 7 connections declared, but only 5 given [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:72]
INFO: [Synth 8-6155] done synthesizing module 'EX_ALU_Control_0_0' (0#1) [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:53]
WARNING: [Synth 8-7129] Port funct7[6] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ALU_Control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 889.926 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 889.926 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 889.926 ; gain = 580.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 889.926 ; gain = 580.410
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port funct7[6] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module EX_ALU_Control_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1049.000 ; gain = 739.484
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1064.773 ; gain = 755.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1064.773 ; gain = 755.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT5 |     1|
|3     |LUT6 |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |     4|
|2     |  inst   |ALU_Control |     4|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 1265.902 ; gain = 956.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 1265.902 ; gain = 956.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1280.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1388.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 486fc0af
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:53 . Memory (MB): peak = 1388.699 ; gain = 1079.184
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ALU_Control_0_0_synth_1/EX_ALU_Control_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1623.316 ; gain = 234.617
INFO: [Vivado 12-24828] Executing command : report_utilization -file EX_ALU_Control_0_0_utilization_synth.rpt -pb EX_ALU_Control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 13:42:32 2025...
[Thu Mar 20 13:42:40 2025] EX_ALU_Control_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1144.965 ; gain = 0.000
wait_on_run EX_ExecutionStage_0_0_synth_1
[Thu Mar 20 13:42:40 2025] Waiting for EX_ExecutionStage_0_0_synth_1 to finish...
[Thu Mar 20 13:42:45 2025] Waiting for EX_ExecutionStage_0_0_synth_1 to finish...
[Thu Mar 20 13:42:51 2025] Waiting for EX_ExecutionStage_0_0_synth_1 to finish...

*** Running vivado
    with args -log EX_ExecutionStage_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EX_ExecutionStage_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Mar 20 13:39:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source EX_ExecutionStage_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top EX_ExecutionStage_0_0 -part xc7k70tfbv676-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8924
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 786.293 ; gain = 475.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'EX_ExecutionStage_0_0' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ExecutionStage_0_0/synth/EX_ExecutionStage_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ExecutionStage' [M:/College/BTP/Vivado_Simulations/EX_Stage/Execute_Stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnitWithMUX' [M:/College/BTP/Vivado_Simulations/EX_Stage/Forwarding_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnitWithMUX' (0#1) [M:/College/BTP/Vivado_Simulations/EX_Stage/Forwarding_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:1]
INFO: [Synth 8-226] default block is never used [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:26]
INFO: [Synth 8-226] default block is never used [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:28]
INFO: [Synth 8-226] default block is never used [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:44]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (0#1) [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Branch_Unit' [M:/College/BTP/Vivado_Simulations/EX_Stage/Branch_Unit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Unit' (0#1) [M:/College/BTP/Vivado_Simulations/EX_Stage/Branch_Unit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ExecutionStage' (0#1) [M:/College/BTP/Vivado_Simulations/EX_Stage/Execute_Stage.v:1]
WARNING: [Synth 8-7071] port 'is_sw' of module 'ExecutionStage' is unconnected for instance 'inst' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ExecutionStage_0_0/synth/EX_ExecutionStage_0_0.v:106]
WARNING: [Synth 8-7071] port 'is_lw' of module 'ExecutionStage' is unconnected for instance 'inst' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ExecutionStage_0_0/synth/EX_ExecutionStage_0_0.v:106]
WARNING: [Synth 8-7071] port 'is_jal' of module 'ExecutionStage' is unconnected for instance 'inst' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ExecutionStage_0_0/synth/EX_ExecutionStage_0_0.v:106]
WARNING: [Synth 8-7023] instance 'inst' of module 'ExecutionStage' has 25 connections declared, but only 22 given [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ExecutionStage_0_0/synth/EX_ExecutionStage_0_0.v:106]
INFO: [Synth 8-6155] done synthesizing module 'EX_ExecutionStage_0_0' (0#1) [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ExecutionStage_0_0/synth/EX_ExecutionStage_0_0.v:53]
WARNING: [Synth 8-7129] Port funct7[6] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ALU_Control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 891.199 ; gain = 580.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 891.199 ; gain = 580.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 891.199 ; gain = 580.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 891.199 ; gain = 580.121
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port funct7[6] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ALU_Control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:29 . Memory (MB): peak = 1168.879 ; gain = 857.801
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:30 . Memory (MB): peak = 1169.742 ; gain = 858.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:32 . Memory (MB): peak = 1169.742 ; gain = 858.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1275.938 ; gain = 964.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1275.938 ; gain = 964.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1275.938 ; gain = 964.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1275.938 ; gain = 964.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1275.938 ; gain = 964.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1275.938 ; gain = 964.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    58|
|2     |LUT1   |     1|
|3     |LUT2   |   107|
|4     |LUT3   |   106|
|5     |LUT4   |   233|
|6     |LUT5   |   208|
|7     |LUT6   |   207|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   920|
|2     |  inst               |ExecutionStage |   920|
|3     |    alu_inst         |ALU            |   658|
|4     |    branch_unit_inst |Branch_Unit    |   212|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:53 . Memory (MB): peak = 1275.938 ; gain = 964.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:53 . Memory (MB): peak = 1275.938 ; gain = 964.859
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:53 . Memory (MB): peak = 1275.938 ; gain = 964.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1290.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1399.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 366c5de6
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:02:10 . Memory (MB): peak = 1399.316 ; gain = 1088.238
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1695.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ExecutionStage_0_0_synth_1/EX_ExecutionStage_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.469 ; gain = 296.152
INFO: [Vivado 12-24828] Executing command : report_utilization -file EX_ExecutionStage_0_0_utilization_synth.rpt -pb EX_ExecutionStage_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 13:42:47 2025...
[Thu Mar 20 13:42:51 2025] EX_ExecutionStage_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1169.961 ; gain = 24.996
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:17:02 2025...
ffffffe, branch_taken=1, branch_addr=00004001
Test Case 29: BGE Not Taken
Time=550000: rs1_data=ffffffff,rs2_data=00000000, alu_op=01,is_sw=0, is_lw=0, is_lui=0, is_jal=0, funct3=101, funct7=0100000, alu_src=1, immediate_data=00000001, PC_ID_EX=00004000, ALUSrcA=0, is_jalr=0, alu_out=fffffffe, branch_taken=0, branch_addr=00004001
Test Case 30: BLTU Taken
Time=570000: rs1_data=00000001,rs2_data=ffffffff, alu_op=01,is_sw=0, is_lw=0, is_lui=0, is_jal=0, funct3=110, funct7=0100000, alu_src=1, immediate_data=00000001, PC_ID_EX=00004000, ALUSrcA=0, is_jalr=0, alu_out=00000000, branch_taken=1, branch_addr=00004001
Test Case 31: BGEU Not Taken
Time=590000: rs1_data=00000001,rs2_data=ffffffff, alu_op=01,is_sw=0, is_lw=0, is_lui=0, is_jal=0, funct3=111, funct7=0100000, alu_src=1, immediate_data=00000001, PC_ID_EX=00004000, ALUSrcA=0, is_jalr=0, alu_out=00000000, branch_taken=0, branch_addr=00004001
Time=600000: rs1_data=00000001,rs2_data=ffffffff, alu_op=01,is_sw=0, is_lw=0, is_lui=0, is_jal=0, funct3=111, funct7=0100000, alu_src=0, immediate_data=00000001, PC_ID_EX=00004000, ALUSrcA=0, is_jalr=0, alu_out=00000002, branch_taken=0, branch_addr=00004001
Test Case 32: MEM/WB Forwarding
Time=610000: rs1_data=00000000,rs2_data=00000000, alu_op=10,is_sw=0, is_lw=0, is_lui=0, is_jal=0, funct3=000, funct7=0000000, alu_src=0, immediate_data=00000001, PC_ID_EX=00004000, ALUSrcA=0, is_jalr=0, alu_out=deadbeef, branch_taken=0, branch_addr=00004001
Time=620000: rs1_data=00000000,rs2_data=00000000, alu_op=10,is_sw=0, is_lw=0, is_lui=0, is_jal=0, funct3=000, funct7=0000000, alu_src=0, immediate_data=00000001, PC_ID_EX=00004000, ALUSrcA=0, is_jalr=0, alu_out=00000000, branch_taken=1, branch_addr=00004001
All RV32I test cases completed
$finish called at time : 630 ns : File "M:/College/BTP/Vivado_Simulations/EX_Stage/ExecuteStage_tb.v" Line 527
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.816 ; gain = 17.520
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ExecutionStage_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1169.816 ; gain = 20.844
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 13:38:31 2025...
