\doxysection{stm32f4xx\+\_\+ll\+\_\+fsmc.\+c}
\hypertarget{stm32f4xx__ll__fsmc_8c_source}{}\label{stm32f4xx__ll__fsmc_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_fsmc.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_fsmc.c}}
\mbox{\hyperlink{stm32f4xx__ll__fsmc_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00055}00055\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00056}00056\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00057}00057\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00058}00058\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00062}00062\ \textcolor{preprocessor}{\#if\ defined(HAL\_NOR\_MODULE\_ENABLED)\ ||\ defined(HAL\_NAND\_MODULE\_ENABLED)\ ||\ defined(HAL\_PCCARD\_MODULE\_ENABLED)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00063}00063\ \textcolor{preprocessor}{\ \ \ \ ||\ defined(HAL\_SRAM\_MODULE\_ENABLED)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00064}00064\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00069}00069\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00070}00070\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00071}00071\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00077}00077\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ FSMC\ registers\ bit\ mask\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00079}00079\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00080}00080\ \textcolor{comment}{/*\ -\/-\/-\/\ BCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00081}00081\ \textcolor{comment}{/*\ BCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00083}00083\ \textcolor{comment}{/*\ -\/-\/-\/\ BTR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00084}00084\ \textcolor{comment}{/*\ BTR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00085}00085\ \textcolor{preprocessor}{\#define\ BTR\_CLEAR\_MASK\ \ \ \ ((uint32\_t)(FSMC\_BTR1\_ADDSET\ |\ FSMC\_BTR1\_ADDHLD\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00086}00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_DATAST\ |\ FSMC\_BTR1\_BUSTURN\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00087}00087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_CLKDIV\ |\ FSMC\_BTR1\_DATLAT\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_ACCMOD))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00089}00089\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00090}00090\ \textcolor{comment}{/*\ -\/-\/-\/\ BWTR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00091}00091\ \textcolor{comment}{/*\ BWTR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00092}00092\ \textcolor{preprocessor}{\#define\ BWTR\_CLEAR\_MASK\ \ \ ((uint32\_t)(FSMC\_BWTR1\_ADDSET\ |\ FSMC\_BWTR1\_ADDHLD\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR1\_DATAST\ |\ FSMC\_BWTR1\_BUSTURN\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00094}00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR1\_ACCMOD))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00095}00095\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00096}00096\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00098}00098\ \textcolor{preprocessor}{\#if\ defined\ (FSMC\_PCR\_PWAITEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00099}00099\ \textcolor{comment}{/*\ -\/-\/-\/\ PCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00100}00100\ \textcolor{comment}{/*\ PCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00101}00101\ \textcolor{preprocessor}{\#define\ PCR\_CLEAR\_MASK\ \ \ \ ((uint32\_t)(FSMC\_PCR\_PWAITEN\ |\ FSMC\_PCR\_PBKEN\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00102}00102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR\_PTYP\ \ \ \ |\ FSMC\_PCR\_PWID\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00103}00103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR\_ECCEN\ \ \ |\ FSMC\_PCR\_TCLR\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00104}00104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR\_TAR\ \ \ \ \ |\ FSMC\_PCR\_ECCPS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00105}00105\ \textcolor{comment}{/*\ -\/-\/-\/\ PMEM\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00106}00106\ \textcolor{comment}{/*\ PMEM\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00107}00107\ \textcolor{preprocessor}{\#define\ PMEM\_CLEAR\_MASK\ \ \ ((uint32\_t)(FSMC\_PMEM\_MEMSET2\ \ |\ FSMC\_PMEM\_MEMWAIT2\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00108}00108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PMEM\_MEMHOLD2\ |\ FSMC\_PMEM\_MEMHIZ2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00109}00109\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00110}00110\ \textcolor{comment}{/*\ -\/-\/-\/\ PATT\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00111}00111\ \textcolor{comment}{/*\ PATT\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00112}00112\ \textcolor{preprocessor}{\#define\ PATT\_CLEAR\_MASK\ \ \ ((uint32\_t)(FSMC\_PATT\_ATTSET2\ \ |\ FSMC\_PATT\_ATTWAIT2\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00113}00113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PATT\_ATTHOLD2\ |\ FSMC\_PATT\_ATTHIZ2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00114}00114\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00115}00115\ \textcolor{comment}{/*\ -\/-\/-\/\ PCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00116}00116\ \textcolor{comment}{/*\ PCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00117}00117\ \textcolor{preprocessor}{\#define\ PCR\_CLEAR\_MASK\ \ \ \ ((uint32\_t)(FSMC\_PCR2\_PWAITEN\ |\ FSMC\_PCR2\_PBKEN\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00118}00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_PTYP\ \ \ \ |\ FSMC\_PCR2\_PWID\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00119}00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_ECCEN\ \ \ |\ FSMC\_PCR2\_TCLR\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00120}00120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_TAR\ \ \ \ \ |\ FSMC\_PCR2\_ECCPS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00121}00121\ \textcolor{comment}{/*\ -\/-\/-\/\ PMEM\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00122}00122\ \textcolor{comment}{/*\ PMEM\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00123}00123\ \textcolor{preprocessor}{\#define\ PMEM\_CLEAR\_MASK\ \ \ ((uint32\_t)(FSMC\_PMEM2\_MEMSET2\ \ |\ FSMC\_PMEM2\_MEMWAIT2\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PMEM2\_MEMHOLD2\ |\ FSMC\_PMEM2\_MEMHIZ2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00126}00126\ \textcolor{comment}{/*\ -\/-\/-\/\ PATT\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00127}00127\ \textcolor{comment}{/*\ PATT\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00128}00128\ \textcolor{preprocessor}{\#define\ PATT\_CLEAR\_MASK\ \ \ ((uint32\_t)(FSMC\_PATT2\_ATTSET2\ \ |\ FSMC\_PATT2\_ATTWAIT2\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00129}00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PATT2\_ATTHOLD2\ |\ FSMC\_PATT2\_ATTHIZ2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00130}00130\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00131}00131\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_PCR\_PWAITEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00132}00132\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00133}00133\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00134}00134\ \textcolor{comment}{/*\ -\/-\/-\/\ PCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00135}00135\ \textcolor{comment}{/*\ PCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00136}00136\ \textcolor{preprocessor}{\#define\ PCR4\_CLEAR\_MASK\ \ \ ((uint32\_t)(FSMC\_PCR4\_PWAITEN\ |\ FSMC\_PCR4\_PBKEN\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_PTYP\ \ \ \ |\ FSMC\_PCR4\_PWID\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00138}00138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_ECCEN\ \ \ |\ FSMC\_PCR4\_TCLR\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00139}00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_TAR\ \ \ \ \ |\ FSMC\_PCR4\_ECCPS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00140}00140\ \textcolor{comment}{/*\ -\/-\/-\/\ PMEM\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00141}00141\ \textcolor{comment}{/*\ PMEM\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00142}00142\ \textcolor{preprocessor}{\#define\ PMEM4\_CLEAR\_MASK\ \ ((uint32\_t)(FSMC\_PMEM4\_MEMSET4\ \ |\ FSMC\_PMEM4\_MEMWAIT4\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PMEM4\_MEMHOLD4\ |\ FSMC\_PMEM4\_MEMHIZ4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00145}00145\ \textcolor{comment}{/*\ -\/-\/-\/\ PATT\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00146}00146\ \textcolor{comment}{/*\ PATT\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00147}00147\ \textcolor{preprocessor}{\#define\ PATT4\_CLEAR\_MASK\ \ ((uint32\_t)(FSMC\_PATT4\_ATTSET4\ \ |\ FSMC\_PATT4\_ATTWAIT4\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00148}00148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PATT4\_ATTHOLD4\ |\ FSMC\_PATT4\_ATTHIZ4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00150}00150\ \textcolor{comment}{/*\ -\/-\/-\/\ PIO4\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00151}00151\ \textcolor{comment}{/*\ PIO4\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00152}00152\ \textcolor{preprocessor}{\#define\ PIO4\_CLEAR\_MASK\ \ \ ((uint32\_t)(FSMC\_PIO4\_IOSET4\ \ |\ FSMC\_PIO4\_IOWAIT4\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PIO4\_IOHOLD4\ |\ FSMC\_PIO4\_IOHIZ4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00155}00155\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00161}00161\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00162}00162\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00163}00163\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00164}00164\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00170}00170\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00212}00212\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00220}00220\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NORSRAM\_Init(FSMC\_NORSRAM\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00221}00221\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FSMC\_NORSRAM\_InitTypeDef\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00222}00222\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00223}00223\ \ \ uint32\_t\ flashaccess;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00224}00224\ \ \ uint32\_t\ btcr\_reg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00225}00225\ \ \ uint32\_t\ mask;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00226}00226\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00227}00227\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00228}00228\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00229}00229\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_BANK(Init-\/>NSBank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00230}00230\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_MUX(Init-\/>DataAddressMux));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00231}00231\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_MEMORY(Init-\/>MemoryType));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00232}00232\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_MEMORY\_WIDTH(Init-\/>MemoryDataWidth));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00233}00233\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_BURSTMODE(Init-\/>BurstAccessMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00234}00234\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAIT\_POLARITY(Init-\/>WaitSignalPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00235}00235\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_WRAPMOD)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00236}00236\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WRAP\_MODE(Init-\/>WrapMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00237}00237\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_WRAPMOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00238}00238\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAIT\_SIGNAL\_ACTIVE(Init-\/>WaitSignalActive));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00239}00239\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WRITE\_OPERATION(Init-\/>WriteOperation));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00240}00240\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAITE\_SIGNAL(Init-\/>WaitSignal));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00241}00241\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_EXTENDED\_MODE(Init-\/>ExtendedMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00242}00242\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_ASYNWAIT(Init-\/>AsynchronousWait));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00243}00243\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WRITE\_BURST(Init-\/>WriteBurst));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00244}00244\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00245}00245\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_CONTINOUS\_CLOCK(Init-\/>ContinuousClock));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00246}00246\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00247}00247\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00248}00248\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WRITE\_FIFO(Init-\/>WriteFifo));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00249}00249\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00250}00250\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_PAGESIZE(Init-\/>PageSize));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00252}00252\ \ \ \textcolor{comment}{/*\ Disable\ NORSRAM\ Device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00253}00253\ \ \ \_\_FSMC\_NORSRAM\_DISABLE(Device,\ Init-\/>NSBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00254}00254\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00255}00255\ \ \ \textcolor{comment}{/*\ Set\ NORSRAM\ device\ control\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00256}00256\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>MemoryType\ ==\ FSMC\_MEMORY\_TYPE\_NOR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00257}00257\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00258}00258\ \ \ \ \ flashaccess\ =\ FSMC\_NORSRAM\_FLASH\_ACCESS\_ENABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00259}00259\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00260}00260\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00261}00261\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00262}00262\ \ \ \ \ flashaccess\ =\ FSMC\_NORSRAM\_FLASH\_ACCESS\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00263}00263\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00264}00264\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00265}00265\ \ \ btcr\_reg\ =\ (flashaccess\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00266}00266\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>DataAddressMux\ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00267}00267\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryType\ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00268}00268\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryDataWidth\ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00269}00269\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>BurstAccessMode\ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00270}00270\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WaitSignalPolarity\ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00271}00271\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WaitSignalActive\ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00272}00272\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WriteOperation\ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00273}00273\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WaitSignal\ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00274}00274\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ExtendedMode\ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00275}00275\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>AsynchronousWait\ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00276}00276\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WriteBurst);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00277}00277\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00278}00278\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_WRAPMOD)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00279}00279\ \ \ btcr\_reg\ |=\ Init-\/>WrapMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00280}00280\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_WRAPMOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00281}00281\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00282}00282\ \ \ btcr\_reg\ |=\ Init-\/>ContinuousClock;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00283}00283\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00284}00284\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00285}00285\ \ \ btcr\_reg\ |=\ Init-\/>WriteFifo;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00286}00286\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00287}00287\ \ \ btcr\_reg\ |=\ Init-\/>PageSize;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00288}00288\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00289}00289\ \ \ mask\ =\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}{FSMC\_BCR1\_MBKEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00290}00290\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}{FSMC\_BCR1\_MUXEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00291}00291\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}{FSMC\_BCR1\_MTYP}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00292}00292\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}{FSMC\_BCR1\_MWID}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00293}00293\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}{FSMC\_BCR1\_FACCEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00294}00294\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}{FSMC\_BCR1\_BURSTEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00295}00295\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}{FSMC\_BCR1\_WAITPOL}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00296}00296\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}{FSMC\_BCR1\_WAITCFG}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00297}00297\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}{FSMC\_BCR1\_WREN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00298}00298\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}{FSMC\_BCR1\_WAITEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00299}00299\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}{FSMC\_BCR1\_EXTMOD}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00300}00300\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}{FSMC\_BCR1\_ASYNCWAIT}}\ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00301}00301\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}{FSMC\_BCR1\_CBURSTRW}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00302}00302\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00303}00303\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_WRAPMOD)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00304}00304\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}{FSMC\_BCR1\_WRAPMOD}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00305}00305\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_WRAPMOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00306}00306\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00307}00307\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9494ad5921ba93dd2449680e9a2f0bb3}{FSMC\_BCR1\_CCLKEN}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00308}00308\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00309}00309\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00310}00310\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd5fa72dc69563c5123171c14bdd781d}{FSMC\_BCR1\_WFDIS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00311}00311\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00312}00312\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192791b6dc4c25e4992b07f098006a4e}{FSMC\_BCR1\_CPSIZE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00313}00313\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00314}00314\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[Init-\/>NSBank],\ mask,\ btcr\_reg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00315}00315\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00316}00316\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00317}00317\ \ \ \textcolor{comment}{/*\ Configure\ synchronous\ mode\ when\ Continuous\ clock\ is\ enabled\ for\ bank2..4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00318}00318\ \ \ \textcolor{keywordflow}{if}\ ((Init-\/>ContinuousClock\ ==\ FSMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC)\ \&\&\ (Init-\/>NSBank\ !=\ FSMC\_NORSRAM\_BANK1))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00319}00319\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00320}00320\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[FSMC\_NORSRAM\_BANK1],\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9494ad5921ba93dd2449680e9a2f0bb3}{FSMC\_BCR1\_CCLKEN}},\ Init-\/>ContinuousClock);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00321}00321\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00322}00322\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00323}00323\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00324}00324\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00325}00325\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>NSBank\ !=\ FSMC\_NORSRAM\_BANK1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00326}00326\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00327}00327\ \ \ \ \ \textcolor{comment}{/*\ Configure\ Write\ FIFO\ mode\ when\ Write\ Fifo\ is\ enabled\ for\ bank2..4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00328}00328\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>BTCR[FSMC\_NORSRAM\_BANK1],\ (uint32\_t)(Init-\/>WriteFifo));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00329}00329\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00330}00330\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00331}00331\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00332}00332\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00333}00333\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00334}00334\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00342}00342\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NORSRAM\_DeInit(FSMC\_NORSRAM\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00343}00343\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_EXTENDED\_TypeDef\ *ExDevice,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00344}00344\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00345}00345\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00346}00346\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00347}00347\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_EXTENDED\_DEVICE(ExDevice));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00348}00348\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00350}00350\ \ \ \textcolor{comment}{/*\ Disable\ the\ FSMC\_NORSRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00351}00351\ \ \ \_\_FSMC\_NORSRAM\_DISABLE(Device,\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00352}00352\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00353}00353\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ FSMC\_NORSRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00354}00354\ \ \ \textcolor{comment}{/*\ FSMC\_NORSRAM\_BANK1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00355}00355\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FSMC\_NORSRAM\_BANK1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00356}00356\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00357}00357\ \ \ \ \ Device-\/>BTCR[Bank]\ =\ 0x000030DBU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00358}00358\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00359}00359\ \ \ \textcolor{comment}{/*\ FSMC\_NORSRAM\_BANK2,\ FSMC\_NORSRAM\_BANK3\ or\ FSMC\_NORSRAM\_BANK4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00360}00360\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00361}00361\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00362}00362\ \ \ \ \ Device-\/>BTCR[Bank]\ =\ 0x000030D2U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00363}00363\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00364}00364\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00365}00365\ \ \ Device-\/>BTCR[Bank\ +\ 1U]\ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00366}00366\ \ \ ExDevice-\/>BWTR[Bank]\ \ \ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00367}00367\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00368}00368\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00369}00369\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00370}00370\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00379}00379\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NORSRAM\_Timing\_Init(FSMC\_NORSRAM\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00380}00380\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FSMC\_NORSRAM\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00381}00381\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00382}00382\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00383}00383\ \ \ uint32\_t\ tmpr;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00384}00384\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00385}00385\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00386}00386\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00387}00387\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00388}00388\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_ADDRESS\_SETUP\_TIME(Timing-\/>AddressSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00389}00389\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_ADDRESS\_HOLD\_TIME(Timing-\/>AddressHoldTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00390}00390\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_DATASETUP\_TIME(Timing-\/>DataSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00391}00391\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_TURNAROUND\_TIME(Timing-\/>BusTurnAroundDuration));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00392}00392\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_CLK\_DIV(Timing-\/>CLKDivision));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00393}00393\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_DATA\_LATENCY(Timing-\/>DataLatency));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00394}00394\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_ACCESS\_MODE(Timing-\/>AccessMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00395}00395\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00396}00396\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00397}00397\ \ \ \textcolor{comment}{/*\ Set\ FSMC\_NORSRAM\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00398}00398\ \ \ Device-\/>BTCR[Bank\ +\ 1U]\ =}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00399}00399\ \ \ \ \ (Timing-\/>AddressSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2b6109a964212ec400829faa37e113a}{FSMC\_BTR1\_ADDSET\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00400}00400\ \ \ \ \ (Timing-\/>AddressHoldTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d311b7f571c7f1b55638b62da5a5a1}{FSMC\_BTR1\_ADDHLD\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00401}00401\ \ \ \ \ (Timing-\/>DataSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6cf527aad7fcdb2e57ef4483cd4e91}{FSMC\_BTR1\_DATAST\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00402}00402\ \ \ \ \ (Timing-\/>BusTurnAroundDuration\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164a173346248449423d03e8d1d40a31}{FSMC\_BTR1\_BUSTURN\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00403}00403\ \ \ \ \ ((Timing-\/>CLKDivision\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514bdebcbaf4a3e4d0ede4fef6bb0dd7}{FSMC\_BTR1\_CLKDIV\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00404}00404\ \ \ \ \ ((Timing-\/>DataLatency\ -\/\ 2U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc0aee3036c6ddba4a1e66b92b0913c}{FSMC\_BTR1\_DATLAT\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00405}00405\ \ \ \ \ Timing-\/>AccessMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00406}00406\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00407}00407\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00408}00408\ \ \ \textcolor{comment}{/*\ Configure\ Clock\ division\ value\ (in\ NORSRAM\ bank\ 1)\ when\ continuous\ clock\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00409}00409\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(Device-\/>BTCR[FSMC\_NORSRAM\_BANK1],\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9494ad5921ba93dd2449680e9a2f0bb3}{FSMC\_BCR1\_CCLKEN}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00410}00410\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00411}00411\ \ \ \ \ tmpr\ =\ (uint32\_t)(Device-\/>BTCR[FSMC\_NORSRAM\_BANK1\ +\ 1U]\ \&\ \string~((0x0FU)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514bdebcbaf4a3e4d0ede4fef6bb0dd7}{FSMC\_BTR1\_CLKDIV\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00412}00412\ \ \ \ \ tmpr\ |=\ (uint32\_t)(((Timing-\/>CLKDivision)\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514bdebcbaf4a3e4d0ede4fef6bb0dd7}{FSMC\_BTR1\_CLKDIV\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00413}00413\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[FSMC\_NORSRAM\_BANK1\ +\ 1U],\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}{FSMC\_BTR1\_CLKDIV}},\ tmpr);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00414}00414\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00415}00415\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00416}00416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00417}00417\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00418}00418\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00419}00419\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00432}00432\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NORSRAM\_Extended\_Timing\_Init(FSMC\_NORSRAM\_EXTENDED\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00433}00433\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FSMC\_NORSRAM\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00434}00434\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExtendedMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00435}00435\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00436}00436\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00437}00437\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_EXTENDED\_MODE(ExtendedMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00438}00438\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00439}00439\ \ \ \textcolor{comment}{/*\ Set\ NORSRAM\ device\ timing\ register\ for\ write\ configuration,\ if\ extended\ mode\ is\ used\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00440}00440\ \ \ \textcolor{keywordflow}{if}\ (ExtendedMode\ ==\ FSMC\_EXTENDED\_MODE\_ENABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00441}00441\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00442}00442\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00443}00443\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_EXTENDED\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00444}00444\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_ADDRESS\_SETUP\_TIME(Timing-\/>AddressSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00445}00445\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_ADDRESS\_HOLD\_TIME(Timing-\/>AddressHoldTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00446}00446\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_DATASETUP\_TIME(Timing-\/>DataSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00447}00447\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_TURNAROUND\_TIME(Timing-\/>BusTurnAroundDuration));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00448}00448\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_ACCESS\_MODE(Timing-\/>AccessMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00449}00449\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00450}00450\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00451}00451\ \ \ \ \ \textcolor{comment}{/*\ Set\ NORSRAM\ device\ timing\ register\ for\ write\ configuration,\ if\ extended\ mode\ is\ used\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00452}00452\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BWTR[Bank],\ BWTR\_CLEAR\_MASK,\ (Timing-\/>AddressSetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00453}00453\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>AddressHoldTime)\ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e3be36c874835e8d5b50c546a6e5ce}{FSMC\_BWTR1\_ADDHLD\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00454}00454\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>DataSetupTime)\ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga816436841706a81e91cc1627906c7e64}{FSMC\_BWTR1\_DATAST\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00455}00455\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Timing-\/>AccessMode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00456}00456\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>BusTurnAroundDuration)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade809e856484f40f6e54001fd88c7c80}{FSMC\_BWTR1\_BUSTURN\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00457}00457\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00458}00458\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00459}00459\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00460}00460\ \ \ \ \ Device-\/>BWTR[Bank]\ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00461}00461\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00462}00462\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00463}00463\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00464}00464\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00468}00468\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00483}00483\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00490}00490\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NORSRAM\_WriteOperation\_Enable(FSMC\_NORSRAM\_TypeDef\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00491}00491\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00492}00492\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00493}00493\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00494}00494\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00495}00495\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00496}00496\ \ \ \textcolor{comment}{/*\ Enable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00497}00497\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>BTCR[Bank],\ FSMC\_WRITE\_OPERATION\_ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00498}00498\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00499}00499\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00500}00500\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00501}00501\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00508}00508\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NORSRAM\_WriteOperation\_Disable(FSMC\_NORSRAM\_TypeDef\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00509}00509\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00510}00510\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00511}00511\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00512}00512\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00513}00513\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00514}00514\ \ \ \textcolor{comment}{/*\ Disable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00515}00515\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>BTCR[Bank],\ FSMC\_WRITE\_OPERATION\_ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00516}00516\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00517}00517\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00518}00518\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00523}00523\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00527}00527\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00528}00528\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00529}00529\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00530}00530\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00555}00555\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00572}00572\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00580}00580\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NAND\_Init(FSMC\_NAND\_TypeDef\ *Device,\ \textcolor{keyword}{const}\ FSMC\_NAND\_InitTypeDef\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00581}00581\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00582}00582\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00583}00583\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00584}00584\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_BANK(Init-\/>NandBank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00585}00585\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAIT\_FEATURE(Init-\/>Waitfeature));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00586}00586\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_MEMORY\_WIDTH(Init-\/>MemoryDataWidth));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00587}00587\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_ECC\_STATE(Init-\/>EccComputation));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00588}00588\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_ECCPAGE\_SIZE(Init-\/>ECCPageSize));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00589}00589\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_TCLR\_TIME(Init-\/>TCLRSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00590}00590\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_TAR\_TIME(Init-\/>TARSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00591}00591\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00592}00592\ \ \ \textcolor{comment}{/*\ Set\ NAND\ device\ control\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00593}00593\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>NandBank\ ==\ FSMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00594}00594\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00595}00595\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 2\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00596}00596\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PCR2,\ PCR\_CLEAR\_MASK,\ (Init-\/>Waitfeature\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00597}00597\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR\_MEMORY\_TYPE\_NAND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00598}00598\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryDataWidth\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00599}00599\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>EccComputation\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00600}00600\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ECCPageSize\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00601}00601\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TCLRSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c24b437e7873367aa3db5fe3f9526e5}{FSMC\_PCR2\_TCLR\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00602}00602\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TARSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4fe782dd038165f42f57ebac4721bf}{FSMC\_PCR2\_TAR\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00603}00603\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00604}00604\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00605}00605\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00606}00606\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00607}00607\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PCR3,\ PCR\_CLEAR\_MASK,\ (Init-\/>Waitfeature\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00608}00608\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR\_MEMORY\_TYPE\_NAND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00609}00609\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryDataWidth\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00610}00610\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>EccComputation\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00611}00611\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ECCPageSize\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00612}00612\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TCLRSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c24b437e7873367aa3db5fe3f9526e5}{FSMC\_PCR2\_TCLR\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00613}00613\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TARSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4fe782dd038165f42f57ebac4721bf}{FSMC\_PCR2\_TAR\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00614}00614\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00615}00615\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00616}00616\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00617}00617\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00618}00618\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00627}00627\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NAND\_CommonSpace\_Timing\_Init(FSMC\_NAND\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00628}00628\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00629}00629\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00630}00630\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00631}00631\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00632}00632\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00633}00633\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00634}00634\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00635}00635\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00636}00636\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00637}00637\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00638}00638\ \ \ \textcolor{comment}{/*\ Set\ FSMC\_NAND\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00639}00639\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FSMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00640}00640\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00641}00641\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 2\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00642}00642\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM2,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00643}00643\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0072f7fa82f3fb4ca184511738fc4d30}{FSMC\_PMEM2\_MEMWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00644}00644\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e62ae5b193c0df1b570af7489ad9e78}{FSMC\_PMEM2\_MEMHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00645}00645\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1964483dae67a5aff01ddd046583acb7}{FSMC\_PMEM2\_MEMHIZ2\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00646}00646\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00647}00647\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00648}00648\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00649}00649\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00650}00650\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM3,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00651}00651\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0072f7fa82f3fb4ca184511738fc4d30}{FSMC\_PMEM2\_MEMWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00652}00652\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e62ae5b193c0df1b570af7489ad9e78}{FSMC\_PMEM2\_MEMHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00653}00653\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1964483dae67a5aff01ddd046583acb7}{FSMC\_PMEM2\_MEMHIZ2\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00654}00654\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00655}00655\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00656}00656\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00657}00657\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00658}00658\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00667}00667\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NAND\_AttributeSpace\_Timing\_Init(FSMC\_NAND\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00668}00668\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00669}00669\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00670}00670\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00671}00671\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00672}00672\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00673}00673\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00674}00674\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00675}00675\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00676}00676\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00677}00677\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00678}00678\ \ \ \textcolor{comment}{/*\ Set\ FSMC\_NAND\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00679}00679\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FSMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00680}00680\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00681}00681\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 2\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00682}00682\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT2,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00683}00683\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae092c85efe222aa5d2788335544ab0f1}{FSMC\_PATT2\_ATTWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00684}00684\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a9f758e7aac1ee2529a904e5ae7e62}{FSMC\_PATT2\_ATTHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00685}00685\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a79c090eb6e9372f579f1912d266a51}{FSMC\_PATT2\_ATTHIZ2\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00686}00686\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00687}00687\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00688}00688\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00689}00689\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00690}00690\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT3,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00691}00691\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae092c85efe222aa5d2788335544ab0f1}{FSMC\_PATT2\_ATTWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00692}00692\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a9f758e7aac1ee2529a904e5ae7e62}{FSMC\_PATT2\_ATTHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00693}00693\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a79c090eb6e9372f579f1912d266a51}{FSMC\_PATT2\_ATTHIZ2\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00694}00694\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00695}00695\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00696}00696\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00697}00697\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00698}00698\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00705}00705\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NAND\_DeInit(FSMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00706}00706\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00707}00707\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00708}00708\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00709}00709\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00710}00710\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00711}00711\ \ \ \textcolor{comment}{/*\ Disable\ the\ NAND\ Bank\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00712}00712\ \ \ \_\_FSMC\_NAND\_DISABLE(Device,\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00713}00713\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00714}00714\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ NAND\ Bank\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00715}00715\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FSMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00716}00716\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00717}00717\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ FSMC\_NAND\_BANK2\ registers\ to\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00718}00718\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PCR2,\ \ 0x00000018U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00719}00719\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>SR2,\ \ \ 0x00000040U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00720}00720\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM2,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00721}00721\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT2,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00722}00722\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00723}00723\ \ \ \textcolor{comment}{/*\ FSMC\_Bank3\_NAND\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00724}00724\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00725}00725\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00726}00726\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ FSMC\_NAND\_BANK3\ registers\ to\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00727}00727\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PCR3,\ \ 0x00000018U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00728}00728\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>SR3,\ \ \ 0x00000040U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00729}00729\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM3,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00730}00730\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT3,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00731}00731\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00732}00732\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00733}00733\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00734}00734\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00735}00735\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00739}00739\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00754}00754\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00755}00755\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00762}00762\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NAND\_ECC\_Enable(FSMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00763}00763\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00764}00764\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00765}00765\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00766}00766\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00767}00767\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00768}00768\ \ \ \textcolor{comment}{/*\ Enable\ ECC\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00769}00769\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FSMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00770}00770\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00771}00771\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>PCR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{FSMC\_PCR2\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00772}00772\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00773}00773\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00774}00774\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00775}00775\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>PCR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{FSMC\_PCR2\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00776}00776\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00777}00777\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00778}00778\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00779}00779\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00780}00780\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00781}00781\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00788}00788\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NAND\_ECC\_Disable(FSMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00789}00789\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00790}00790\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00791}00791\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00792}00792\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00793}00793\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00794}00794\ \ \ \textcolor{comment}{/*\ Disable\ ECC\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00795}00795\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FSMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00796}00796\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00797}00797\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>PCR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{FSMC\_PCR2\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00798}00798\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00799}00799\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00800}00800\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00801}00801\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>PCR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{FSMC\_PCR2\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00802}00802\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00803}00803\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00804}00804\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00805}00805\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00806}00806\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00815}00815\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_NAND\_GetECC(\textcolor{keyword}{const}\ FSMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ *ECCval,\ uint32\_t\ Bank,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00816}00816\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00817}00817\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00818}00818\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00819}00819\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00820}00820\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00821}00821\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00822}00822\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00823}00823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00824}00824\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00825}00825\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00826}00826\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00827}00827\ \ \ \textcolor{comment}{/*\ Wait\ until\ FIFO\ is\ empty\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00828}00828\ \ \ \textcolor{keywordflow}{while}\ (\_\_FSMC\_NAND\_GET\_FLAG(Device,\ Bank,\ FSMC\_FLAG\_FEMPT)\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00829}00829\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00830}00830\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ the\ Timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00831}00831\ \ \ \ \ \textcolor{keywordflow}{if}\ (Timeout\ !=\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00832}00832\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00833}00833\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ Timeout)\ ||\ (Timeout\ ==\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00834}00834\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00835}00835\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00836}00836\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00837}00837\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00838}00838\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00839}00839\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00840}00840\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FSMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00841}00841\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00842}00842\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ ECCR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00843}00843\ \ \ \ \ *ECCval\ =\ (uint32\_t)Device-\/>ECCR2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00844}00844\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00845}00845\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00846}00846\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00847}00847\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ ECCR3\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00848}00848\ \ \ \ \ *ECCval\ =\ (uint32\_t)Device-\/>ECCR3;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00849}00849\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00850}00850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00851}00851\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00852}00852\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00853}00853\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00857}00857\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00858}00858\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00859}00859\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00860}00860\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00883}00883\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00900}00900\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00908}00908\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_PCCARD\_Init(FSMC\_PCCARD\_TypeDef\ *Device,\ \textcolor{keyword}{const}\ FSMC\_PCCARD\_InitTypeDef\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00909}00909\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00910}00910\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00911}00911\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00912}00912\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00913}00913\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAIT\_FEATURE(Init-\/>Waitfeature));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00914}00914\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_TCLR\_TIME(Init-\/>TCLRSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00915}00915\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_TAR\_TIME(Init-\/>TARSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00916}00916\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00917}00917\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00918}00918\ \ \ \textcolor{comment}{/*\ Set\ FSMC\_PCCARD\ device\ control\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00919}00919\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PCR4,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00920}00920\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}{FSMC\_PCR4\_PTYP}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00921}00921\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}{FSMC\_PCR4\_PWAITEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00922}00922\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}{FSMC\_PCR4\_PWID}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00923}00923\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}{FSMC\_PCR4\_TCLR}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00924}00924\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}{FSMC\_PCR4\_TAR}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00925}00925\ \ \ \ \ \ \ \ \ \ \ \ \ \ (FSMC\_PCR\_MEMORY\_TYPE\_PCCARD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00926}00926\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>Waitfeature\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00927}00927\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00928}00928\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>TCLRSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db09770ae63805a9a06c0382b66c640}{FSMC\_PCR4\_TCLR\_Pos}})\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00929}00929\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>TARSetupTime\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67899acb4972b2feffc057c69460dc2}{FSMC\_PCR4\_TAR\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00930}00930\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00931}00931\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00932}00932\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00933}00933\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00941}00941\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_PCCARD\_CommonSpace\_Timing\_Init(FSMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00942}00942\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00943}00943\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00944}00944\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00945}00945\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00946}00946\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00947}00947\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00948}00948\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00949}00949\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00950}00950\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00951}00951\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00952}00952\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00953}00953\ \ \ \textcolor{comment}{/*\ Set\ PCCARD\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00954}00954\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM4,\ (Timing-\/>SetupTime\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00955}00955\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265881544d02839df4b2a9b03be04358}{FSMC\_PMEM4\_MEMWAIT4\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00956}00956\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa288ec797541c772dfd1ce78ef63335e}{FSMC\_PMEM4\_MEMHOLD4\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00957}00957\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27dd74b58a232a823408c58277b19ef}{FSMC\_PMEM4\_MEMHIZ4\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00958}00958\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00959}00959\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00960}00960\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00961}00961\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00969}00969\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_PCCARD\_AttributeSpace\_Timing\_Init(FSMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00970}00970\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00971}00971\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00972}00972\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00973}00973\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00974}00974\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00975}00975\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00976}00976\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00977}00977\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00978}00978\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00979}00979\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00980}00980\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00981}00981\ \ \ \textcolor{comment}{/*\ Set\ PCCARD\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00982}00982\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT4,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00983}00983\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a97fde0b98868526b7ea722e3185d3}{FSMC\_PATT4\_ATTWAIT4\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00984}00984\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443220812626d4a02edc701390f33a3d}{FSMC\_PATT4\_ATTHOLD4\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00985}00985\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e76eb10b9d92b8d3d88d4d026679fb}{FSMC\_PATT4\_ATTHIZ4\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00986}00986\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00987}00987\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00988}00988\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00989}00989\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00997}00997\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_PCCARD\_IOSpace\_Timing\_Init(FSMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00998}00998\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l00999}00999\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01000}01000\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01001}01001\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01002}01002\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01003}01003\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01004}01004\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01005}01005\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01006}01006\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01007}01007\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01008}01008\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01009}01009\ \ \ \textcolor{comment}{/*\ Set\ FSMC\_PCCARD\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01010}01010\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PIO4,\ (Timing-\/>SetupTime\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01011}01011\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Timing-\/>WaitSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7003102b5d51a06d74a8176ca1299099}{FSMC\_PIO4\_IOWAIT4\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01012}01012\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Timing-\/>HoldSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162d7f97cc7753670f748753357fafd2}{FSMC\_PIO4\_IOHOLD4\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01013}01013\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Timing-\/>HiZSetupTime\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaac653ebed9641460a4275d30047630}{FSMC\_PIO4\_IOHIZ4\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01014}01014\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01015}01015\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01016}01016\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01017}01017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01023}01023\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FSMC\_PCCARD\_DeInit(FSMC\_PCCARD\_TypeDef\ *Device)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01024}01024\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01025}01025\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01026}01026\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FSMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01027}01027\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01028}01028\ \ \ \textcolor{comment}{/*\ Disable\ the\ FSMC\_PCCARD\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01029}01029\ \ \ \_\_FSMC\_PCCARD\_DISABLE(Device);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01030}01030\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01031}01031\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ FSMC\_PCCARD\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01032}01032\ \ \ Device-\/>PCR4\ \ \ \ =\ 0x00000018U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01033}01033\ \ \ Device-\/>SR4\ \ \ \ \ =\ 0x00000040U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01034}01034\ \ \ Device-\/>PMEM4\ \ \ =\ 0xFCFCFCFCU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01035}01035\ \ \ Device-\/>PATT4\ \ \ =\ 0xFCFCFCFCU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01036}01036\ \ \ Device-\/>PIO4\ \ \ \ =\ 0xFCFCFCFCU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01037}01037\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01038}01038\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01039}01039\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01040}01040\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01044}01044\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01045}01045\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01046}01046\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01050}01050\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01054}01054\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8c_source_l01055}01055\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_NOR\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}

\end{DoxyCode}
