#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Apr 18 03:22:41 2017
# Process ID: 25951
# Current directory: /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_nn_axi_v4_0_0/design_1_nn_axi_v4_0_0.dcp' for cell 'design_1_i/nn_axi_v4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.152 ; gain = 292.648 ; free physical = 740 ; free virtual = 10007
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1254.172 ; gain = 38.016 ; free physical = 735 ; free virtual = 10002
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 12837b538

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a2824873

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1657.664 ; gain = 0.000 ; free physical = 388 ; free virtual = 9655

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 47 cells.
Phase 2 Constant Propagation | Checksum: 237895e13

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1657.664 ; gain = 0.000 ; free physical = 387 ; free virtual = 9654

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 206 unconnected nets.
INFO: [Opt 31-11] Eliminated 213 unconnected cells.
Phase 3 Sweep | Checksum: 1696ae992

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1657.664 ; gain = 0.000 ; free physical = 386 ; free virtual = 9653

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.664 ; gain = 0.000 ; free physical = 386 ; free virtual = 9653
Ending Logic Optimization Task | Checksum: 1696ae992

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1657.664 ; gain = 0.000 ; free physical = 387 ; free virtual = 9653

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 32 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 175d144dc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9560
Ending Power Optimization Task | Checksum: 175d144dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1865.707 ; gain = 208.043 ; free physical = 293 ; free virtual = 9560
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1865.707 ; gain = 657.555 ; free physical = 293 ; free virtual = 9560
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 292 ; free virtual = 9561
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 292 ; free virtual = 9560
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 16 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 291 ; free virtual = 9559

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 291 ; free virtual = 9559
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 65087a19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: b162bcc0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561
Phase 1.2.1 Place Init Design | Checksum: 9ee70ba9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561
Phase 1.2 Build Placer Netlist Model | Checksum: 9ee70ba9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 9ee70ba9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561
Phase 1.3 Constrain Clocks/Macros | Checksum: 9ee70ba9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561
Phase 1 Placer Initialization | Checksum: 9ee70ba9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 293 ; free virtual = 9561

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1822cb1de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1822cb1de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12f7ccbb0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b0a3d978

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1b0a3d978

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 175076ffc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 175076ffc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1040a5c01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1040a5c01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1040a5c01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1040a5c01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
Phase 3.7 Small Shape Detail Placement | Checksum: 1040a5c01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 186362847

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
Phase 3 Detail Placement | Checksum: 186362847

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 248a5a564

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 248a5a564

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 248a5a564

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 27e7783c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9553
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 27e7783c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 285 ; free virtual = 9553
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 27e7783c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.455. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1e515925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
Phase 4.1.3 Post Placement Optimization | Checksum: 1e515925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
Phase 4.1 Post Commit Optimization | Checksum: 1e515925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1e515925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1e515925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1e515925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
Phase 4.4 Placer Reporting | Checksum: 1e515925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1e05f4838

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e05f4838

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
Ending Placer Task | Checksum: 1b49d6bf0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 9552
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 281 ; free virtual = 9553
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 282 ; free virtual = 9551
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 281 ; free virtual = 9550
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 282 ; free virtual = 9551
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ee2295fc ConstDB: 0 ShapeSum: c67ad5f4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14d32fbe5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 185 ; free virtual = 9460

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14d32fbe5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 182 ; free virtual = 9457

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14d32fbe5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 178 ; free virtual = 9446
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 910f6fef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 141 ; free virtual = 9406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.540  | TNS=0.000  | WHS=-0.164 | THS=-15.308|

Phase 2 Router Initialization | Checksum: c5dba672

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 136 ; free virtual = 9405

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ec37fe5a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 132 ; free virtual = 9402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 176f77ba3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 125 ; free virtual = 9397
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.484  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 210d7d2ad

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 125 ; free virtual = 9397
Phase 4 Rip-up And Reroute | Checksum: 210d7d2ad

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9397

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2434fc9de

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9396
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.498  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2434fc9de

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9396

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2434fc9de

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9396
Phase 5 Delay and Skew Optimization | Checksum: 2434fc9de

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9396

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1bc66102b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9397
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.498  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 15e38d03a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9397

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.401056 %
  Global Horizontal Routing Utilization  = 0.415399 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fe16fa55

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9396

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fe16fa55

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9397

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 145e98b27

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9396

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.498  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 145e98b27

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9396
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9396

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 124 ; free virtual = 9396
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1865.707 ; gain = 0.000 ; free physical = 120 ; free virtual = 9397
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 03:24:22 2017...
