# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 0.000256 1024 140 480 6144 14.6508 3.52614 5.49139 104.738 128.606 128.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1930 0.001024 1024 350 580 17856 0.841664 9.54349 26.336 36.7663 36.8289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 890 0.000512 512 190 210 29696 1.50624 0.829792 3.8311 26.3129 32.6068 32.7103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 3.2e-05 4096 220 2230 563712 202.086 124.278 6137.05 3688.07 10151.8 10152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1640 3.2e-05 4096 390 1660 545280 213.433 127.501 4599.12 3779.61 8719.93 8720.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 0.000256 2048 70 200 76288 7.05427 27.8999 209.693 244.69 244.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1570 6.4e-05 2048 340 1210 273920 44.1397 28.2968 837.007 838.473 1748.04 1748.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 3.2e-05 4096 290 1950 529408 223.469 130.287 5152.49 3864.84 9371.36 9371.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1740 3.2e-05 512 330 620 561152 28.2139 13.3351 220.711 417.931 680.408 680.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1440 0.000256 1024 310 1110 67584 4.5423 3.42269 83.6457 104.663 196.373 196.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 0.000256 1024 140 480 4608 14.5174 3.4592 4.89312 102.368 125.436 125.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1930 0.001024 1024 350 580 17784 0.696032 10.7706 26.2511 37.7598 37.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 890 0.000512 512 190 210 29376 1.50797 0.827392 4.30688 26.1027 32.8693 32.9808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 3.2e-05 4096 220 2230 563328 202.635 124.52 6960.06 3681 10968.5 10968.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1640 3.2e-05 4096 390 1660 544896 213.775 127.71 5194.31 3779.8 9315.87 9316.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 0.000256 2048 70 200 76320 7.09341 31.7055 209.875 248.718 248.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1570 6.4e-05 2048 340 1210 274176 44.2219 28.3543 952.524 838.452 1863.69 1863.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 3.2e-05 4096 290 1950 529344 224.046 130.485 5857.94 3863.39 10076.1 10076.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1740 3.2e-05 512 330 620 557568 27.7428 13.346 253.757 417.79 712.848 713.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1440 0.000256 1024 310 1110 67680 4.57376 3.44525 97.5153 104.993 210.629 210.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 0.000256 1024 140 480 5120 14.5444 3.48349 5.6801 103.393 127.307 127.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1930 0.001024 1024 350 580 17840 0.698944 11.2599 26.3352 38.3374 38.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 890 0.000512 512 190 210 29440 1.48698 0.817664 4.51104 25.9789 32.9209 33.0289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 3.2e-05 4096 220 2230 563840 201.887 124.364 7287.79 3694.87 11309.2 11309.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1640 3.2e-05 4096 390 1660 545280 213.03 127.611 5417.67 3780.23 9538.81 9539.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 0.000256 2048 70 200 76320 7.0656 33.3071 209.873 250.288 250.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1570 6.4e-05 2048 340 1210 273920 44.1076 28.3448 995.098 838.593 1906.28 1906.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 3.2e-05 4096 290 1950 529280 223.358 130.421 6105.1 3866.12 10325.3 10325.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1740 3.2e-05 512 330 620 563200 27.5471 13.3784 266.975 419.466 727.584 727.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1440 0.000256 1024 310 1110 67520 4.5312 3.41082 101.439 104.611 214.096 214.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 0.000256 1024 140 480 6144 14.4008 3.48054 6.26755 103.316 127.67 127.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1930 0.001024 1024 350 580 17760 0.695008 10.4668 26.2246 37.4292 37.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 890 0.000512 512 190 210 29184 1.49315 0.821248 4.18867 25.9644 32.5959 32.7038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 3.2e-05 4096 220 2230 563712 201.254 124.158 6793.77 3675.14 10794.6 10794.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1640 3.2e-05 4096 390 1660 544512 212.855 127.579 5056.68 3778.11 9175.49 9175.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 0.000256 2048 70 200 76224 7.05606 30.9898 209.427 247.516 247.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1570 6.4e-05 2048 340 1210 273408 44.0739 28.3598 927.26 836.571 1836.4 1836.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 3.2e-05 4096 290 1950 529152 222.883 130.215 5695.66 3860.53 9909.56 9909.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1740 3.2e-05 512 330 620 559104 27.3466 13.2792 247.219 416.215 704.272 704.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1440 0.000256 1024 310 1110 67584 4.54765 3.40851 94.7181 104.78 207.557 207.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 0.000256 1024 140 480 6400 14.4524 3.49184 6.55146 103.342 128.041 128.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1930 0.001024 1024 350 580 17800 0.839456 10.7745 26.2907 37.9502 38.0146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 890 0.000512 512 190 210 28800 1.50803 0.820832 4.16922 25.972 32.5977 32.7045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 3.2e-05 4096 220 2230 564000 202.833 124.629 6878.1 3678.87 10884.7 10885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1640 3.2e-05 4096 390 1660 545600 214.088 127.832 5125.85 3777.6 9245.62 9245.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 0.000256 2048 70 200 76300 7.15821 31.5085 209.721 248.43 248.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1570 6.4e-05 2048 340 1210 273600 44.3272 28.3918 939.719 837.278 1849.85 1849.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 3.2e-05 4096 290 1950 529600 224.175 130.66 5764.81 3863.38 9983.29 9983.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1740 3.2e-05 512 330 620 556800 27.6615 13.3263 248.461 416.471 706.139 706.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1440 0.000256 1024 310 1110 67600 4.5767 3.42358 96.0595 104.876 209.037 209.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 0.000256 1024 140 480 3584 14.424 3.41155 4.10384 101.305 123.447 123.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1930 0.001024 1024 350 580 17808 0.843776 11.5672 26.3254 38.7825 38.8469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 890 0.000512 512 190 210 29568 1.4967 0.822976 4.43571 26.0691 32.951 33.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 3.2e-05 4096 220 2230 563584 202.055 124.396 7019.46 3678.42 11024.6 11024.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1640 3.2e-05 4096 390 1660 544768 213.257 127.694 5224.17 3792.33 9357.73 9357.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 0.000256 2048 70 200 76272 7.0704 32.5038 213.868 253.487 253.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1570 6.4e-05 2048 340 1210 273280 44.1405 28.2966 960.965 850.301 1883.84 1883.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 3.2e-05 4096 290 1950 528640 223.574 130.499 5871.99 3865.89 10092.2 10092.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1740 3.2e-05 512 330 620 559104 27.7574 13.3596 257.275 418.45 717.059 717.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1440 0.000256 1024 310 1110 67648 4.55296 3.41082 98.872 104.836 211.774 211.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 0.000256 1024 140 480 3840 14.7558 3.48656 4.36403 103.553 126.359 126.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1930 0.001024 1024 350 580 17760 0.694016 10.9548 26.28 37.9711 38.0325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 890 0.000512 512 190 210 28800 1.5095 0.82304 4.35507 26.0066 32.8184 32.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 3.2e-05 4096 220 2230 562560 202.66 124.495 7068.7 3681.12 11077.2 11077.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1640 3.2e-05 4096 390 1660 544320 213.592 127.683 5265.83 3782.17 9389.54 9389.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 0.000256 2048 70 200 76200 7.05395 32.6492 209.66 249.409 249.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1570 6.4e-05 2048 340 1210 273600 44.2781 28.3382 967.807 837.843 1878.4 1878.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 3.2e-05 4096 290 1950 528960 223.881 130.463 5928.27 3865.55 10148.4 10148.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1740 3.2e-05 512 330 620 560640 27.5505 13.353 258.468 417.867 717.453 717.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1440 0.000256 1024 310 1110 67200 4.564 3.41693 98.4107 104.661 211.156 211.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 0.000256 1024 140 480 4096 14.8895 3.5297 4.4919 104.76 127.871 128.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1930 0.001024 1024 350 580 17792 0.69632 10.6526 26.3163 37.7073 37.7678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 890 0.000512 512 190 210 29696 1.5104 0.833632 4.30896 26.3396 33.1153 33.2202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 3.2e-05 4096 220 2230 563200 202.243 124.427 6840.85 3685.33 10853.1 10853.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1640 3.2e-05 4096 390 1660 544768 213.361 127.616 5096.1 3780.91 9218.26 9218.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 0.000256 2048 70 200 76160 7.05734 31.4737 209.337 247.912 247.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1570 6.4e-05 2048 340 1210 273408 44.134 28.3073 935.153 838.134 1845.86 1845.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 3.2e-05 4096 290 1950 529408 223.349 130.299 5736.78 3863.32 9954.01 9954.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1740 3.2e-05 512 330 620 557056 27.7913 13.3241 248.755 417.832 707.914 708.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1440 0.000256 1024 310 1110 67584 4.54246 3.40998 95.7034 104.685 208.442 208.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 380 0.000256 1024 140 480 0 3.35667 0.014624 99.2686 102.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1930 0.001024 1024 350 580 17664 4.18816 14.5913 125.501 144.413 41.7392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 890 0.000512 512 190 210 29184 1.50806 0.837632 4.31485 26.0324 32.8169 32.9159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 3.2e-05 4096 220 2230 562176 201.992 124.297 6890.02 3695.18 10911.8 10912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1640 3.2e-05 4096 390 1660 543744 213.203 127.51 5135.19 3775.63 9251.8 9252.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 0.000256 2048 70 200 76032 7.04512 31.7238 209.237 248.049 248.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1570 6.4e-05 2048 340 1210 273408 44.1182 28.276 942.391 836.947 1851.87 1851.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 3.2e-05 4096 290 1950 528384 223.017 130.156 5779.83 3858 9991.27 9991.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1740 3.2e-05 512 330 620 552960 27.1871 13.118 249.473 412.311 702.302 702.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1440 0.000256 1024 310 1110 66816 4.53664 3.40394 95.7157 104.414 208.176 208.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 0.000256 1024 140 480 6400 14.4709 3.4936 7.33578 103.553 129.054 129.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1930 0.001024 1024 350 580 17600 0.694912 11.5145 26.1728 38.4249 38.4886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 890 0.000512 512 190 210 28800 1.50995 0.820384 4.61066 26.0603 33.1275 33.2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 3.2e-05 4096 220 2230 563200 202.513 124.482 7321.8 3696.91 11346 11346.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1640 3.2e-05 4096 390 1660 544000 214.23 127.8 5464.03 3781.6 9587.93 9588.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 0.000256 2048 70 200 76200 7.06355 34.2083 209.899 251.213 251.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1570 6.4e-05 2048 340 1210 273600 44.2301 28.3296 1004.29 838.05 1915.03 1915.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 3.2e-05 4096 290 1950 528000 224.35 130.581 6125.8 3867.47 10348.5 10348.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1740 3.2e-05 512 330 620 550400 27.4608 13.158 266.381 412.674 719.888 720.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1440 0.000256 1024 310 1110 67200 4.54899 3.41568 102.83 104.551 215.449 215.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 380 0.000256 1024 140 480 0 3.35552 0.014528 99.3653 102.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1930 0.001024 1024 350 580 17664 4.19267 18.0047 125.684 148.019 45.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 890 0.000512 512 190 210 26624 1.48826 0.797152 5.07488 25.0493 32.5381 32.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 3.2e-05 4096 220 2230 563200 201.888 124.451 8606.51 3695.62 12628.8 12629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1640 3.2e-05 4096 390 1660 544768 213.139 127.631 6411.9 3802.78 10555.7 10556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 0.000256 2048 70 200 76032 7.05946 40.1412 217.076 264.32 264.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1570 6.4e-05 2048 340 1210 272384 44.0445 28.3458 1176.55 848.341 2097.41 2097.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 3.2e-05 4096 290 1950 528384 223.539 130.471 7197.05 3879.02 11430.4 11430.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1740 3.2e-05 512 330 620 557056 27.7743 13.3304 314.799 417.825 784.332 784.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1440 0.000256 1024 310 1110 67584 4.54275 3.41747 121.124 104.857 234.04 234.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 380 0.000256 1024 140 480 7168 14.5048 3.52461 9.88416 104.694 132.809 132.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1930 0.001024 1024 350 585 17856 0.700896 9.16506 26.3066 36.2166 36.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 890 0.000512 512 190 210 29440 1.50054 0.827392 6.73565 26.2885 35.4784 35.5826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1410 3.2e-05 4096 220 2235 564224 202.092 124.174 11062.8 3698.87 15088.2 15088.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1640 3.2e-05 4096 390 1665 544768 213.933 127.617 8763.45 3784.85 12890.1 12890.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1770 0.000256 2048 70 195 76416 7.05888 50.4142 209.775 267.291 267.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1570 6.4e-05 2048 340 1215 273664 44.2386 28.3876 1374.46 838.367 2285.59 2285.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1300 3.2e-05 4096 290 1950 529664 223.929 130.286 9665.59 3865.9 13886 13886.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1740 3.2e-05 512 330 615 563200 27.5656 13.3559 218.538 419.334 679.015 679.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1440 0.000256 1024 310 1110 67840 4.55302 3.42282 83.4062 104.958 196.442 196.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 0.000256 1024 140 480 7680 14.5747 3.54381 11.0453 104.957 134.323 134.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1930 0.001024 1024 350 585 17840 0.704128 9.31226 26.2718 36.3313 36.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 890 0.000512 512 190 210 29120 1.5143 0.827712 7.05629 26.1409 35.6671 35.7741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 3.2e-05 4096 220 2235 564480 202.638 124.436 6076.21 3695.14 10098.7 10098.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1640 3.2e-05 4096 390 1665 544960 214.898 127.915 8969.47 3781.47 13094 13094.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1770 0.000256 2048 70 195 76400 7.05856 53.3953 209.645 270.14 270.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1570 6.4e-05 2048 340 1215 273600 44.3364 28.4542 830.998 837.681 1741.6 1741.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1300 3.2e-05 4096 290 1950 529920 224.293 130.572 5223.63 3861.92 9440.68 9440.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1740 3.2e-05 512 330 615 563200 27.6319 13.681 221.063 419.001 681.599 681.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1440 0.000256 1024 310 1110 67840 4.57738 3.42589 84.4617 104.88 197.445 197.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 0.000256 1024 140 480 6144 14.4068 3.48147 6.16077 103.33 127.581 127.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1930 0.001024 1024 350 585 17856 0.69728 9.27037 26.3231 36.3331 36.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 890 0.000512 512 190 210 29184 1.50698 0.825728 6.95946 26.2126 35.6314 35.7389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 3.2e-05 4096 220 2235 564096 202.058 124.35 6046.92 3679.71 10053.3 10053.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1640 3.2e-05 4096 390 1665 544512 214.452 127.772 8462.58 3786.66 12591.7 12592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 0.000256 2048 70 195 76368 7.04707 26.425 209.672 243.186 243.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1570 6.4e-05 2048 340 1215 273408 44.1704 28.3238 823.681 838.11 1734.42 1734.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1300 3.2e-05 4096 290 1950 529536 223.678 130.416 5193.64 3865.12 9413.12 9413.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1740 3.2e-05 512 330 615 562176 27.6056 13.3593 217.248 418.654 677.084 677.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1440 0.000256 1024 310 1110 67584 4.54922 3.41402 83.3361 104.802 196.2 196.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 0.000256 1024 140 480 5376 14.6108 3.49408 4.9911 103.714 127.007 127.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1930 0.001024 1024 350 585 17808 0.842048 9.66099 26.2818 36.8296 36.8927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 890 0.000512 512 190 210 29568 1.51677 0.833184 3.81654 26.3546 32.6469 32.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 3.2e-05 4096 220 2235 564032 202.687 124.425 6191.42 3680.37 10199.2 10199.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1640 3.2e-05 4096 390 1665 544320 214.569 127.882 4632.39 3784.21 8759.32 8759.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 0.000256 2048 70 195 76384 7.14138 27.3326 209.807 244.325 244.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1570 6.4e-05 2048 340 1215 273728 44.3159 28.3402 846.403 844.712 1763.9 1764.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 3.2e-05 4096 290 1950 529088 224.317 130.586 5177.3 3870.65 9403.12 9403.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1740 3.2e-05 512 330 615 562688 27.5927 13.3796 223.267 418.778 683.224 683.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1440 0.000256 1024 310 1110 67648 4.56422 3.41987 85.6324 104.845 198.562 198.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 0.000256 1024 140 480 6144 14.6551 3.52611 5.92717 104.757 129.072 129.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1930 0.001024 1024 350 585 17792 0.69632 9.63395 26.2669 36.6396 36.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 890 0.000512 512 190 210 29184 1.51648 0.832096 3.86842 26.3138 32.6576 32.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 3.2e-05 4096 220 2235 563712 202.081 124.259 6329.99 3684.89 10341.5 10341.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1640 3.2e-05 4096 390 1665 544256 213.888 127.697 4731.75 3787.93 8861.54 8861.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 0.000256 2048 70 195 76352 7.04963 28.2235 209.807 245.124 245.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1570 6.4e-05 2048 340 1215 273408 44.1672 28.3525 865.514 845.426 1783.59 1783.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 3.2e-05 4096 290 1950 529408 223.458 130.301 5285.27 3869.78 9509.08 9509.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1740 3.2e-05 512 330 615 561152 27.5271 13.3279 226.599 418.12 685.788 685.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1440 0.000256 1024 310 1110 67584 4.54675 3.41197 86.4566 104.681 199.198 199.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 0.000256 1024 140 480 4608 14.4985 3.4575 4.95936 102.265 125.385 125.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1930 0.001024 1024 350 585 17784 0.80304 11.1923 26.2454 38.2863 38.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 890 0.000512 512 190 210 28800 1.51245 0.823296 4.30733 26.0819 32.8549 32.9636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 3.2e-05 4096 220 2235 563904 202.114 124.353 7100.51 3674.57 11101.8 11102.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1640 3.2e-05 4096 390 1665 544320 213.894 127.816 5293.27 3781.36 9416.63 9416.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 0.000256 2048 70 195 76320 7.05072 31.9658 209.574 248.635 248.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1570 6.4e-05 2048 340 1215 273600 44.2529 28.3385 976.517 844.403 1893.65 1893.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 3.2e-05 4096 290 1950 529344 223.777 130.461 5936.42 3863.84 10154.8 10155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1740 3.2e-05 512 330 615 557568 27.7336 13.3525 258.615 417.287 717.207 717.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1440 0.000256 1024 310 1110 67680 4.57136 3.4287 100.113 104.989 213.206 213.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 0.000256 1024 140 480 5120 14.5346 3.48509 5.39421 103.306 126.926 127.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1930 0.001024 1024 350 585 17760 0.694272 10.9277 26.2222 37.8856 37.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 890 0.000512 512 190 210 28800 1.5023 0.8192 4.24307 25.9565 32.6456 32.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 3.2e-05 4096 220 2235 563840 201.709 124.317 6921.45 3695.55 10943.3 10943.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1640 3.2e-05 4096 390 1665 544640 213.373 127.698 5152.6 3780.64 9274.58 9274.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 0.000256 2048 70 195 76320 7.0657 31.3142 209.5 247.922 247.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1570 6.4e-05 2048 340 1215 273280 44.1833 28.309 951.871 837.899 1862.39 1862.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 3.2e-05 4096 290 1950 529280 223.3 130.4 5781.61 3862.98 9998.55 9998.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1740 3.2e-05 512 330 615 563200 27.5273 13.3687 253.291 419.205 713.608 713.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1440 0.000256 1024 310 1110 67520 4.53542 3.40883 97.0261 104.516 209.586 209.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 0.000256 1024 140 480 6144 14.407 3.48083 6.68768 103.425 128.207 128.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1930 0.001024 1024 350 585 17760 0.696064 11.6969 26.2662 38.7033 38.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 890 0.000512 512 190 210 28416 1.51267 0.819168 4.46416 25.9902 32.9159 33.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 3.2e-05 4096 220 2235 563712 201.169 124.163 7369.48 3679.19 11374.3 11374.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1640 3.2e-05 4096 390 1665 543744 213.192 127.684 5492.5 3786.38 9620.04 9620.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 0.000256 2048 70 195 76320 7.08118 33.4212 209.817 250.363 250.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1570 6.4e-05 2048 340 1215 272640 44.1126 28.2742 1011.62 837.36 1921.5 1921.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 3.2e-05 4096 290 1950 529152 222.647 130.256 6158.18 3864.72 10376.1 10376.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1740 3.2e-05 512 330 615 559104 27.3004 13.2785 268.579 416.886 726.254 726.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1440 0.000256 1024 310 1110 67584 4.53248 3.41482 103.49 104.894 216.432 216.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 0.000256 1024 140 480 6400 14.4611 3.49136 6.99645 103.313 128.467 128.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1930 0.001024 1024 350 585 17800 0.695392 11.5576 26.2966 38.5944 38.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 890 0.000512 512 190 210 28800 1.50573 0.820896 4.54886 25.9668 32.9721 33.0789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 3.2e-05 4096 220 2235 564000 202.648 124.61 7324.37 3678.3 11330.2 11330.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1640 3.2e-05 4096 390 1665 544800 214.301 127.947 5467.17 3780.8 9590.48 9590.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 0.000256 2048 70 195 76300 7.04384 33.1407 209.525 249.753 249.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1570 6.4e-05 2048 340 1215 272800 44.3658 28.3628 1004.52 837.023 1914.4 1914.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 3.2e-05 4096 290 1950 529600 223.988 130.625 6128.11 3862.28 10345.3 10345.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1740 3.2e-05 512 330 615 556800 27.6212 13.3249 265.791 416.467 723.414 723.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1440 0.000256 1024 310 1110 67600 4.57206 3.42045 102.956 104.927 215.979 216.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 0.000256 1024 140 480 3584 14.4388 3.41411 4.37229 101.289 123.715 123.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1930 0.001024 1024 350 585 17696 0.692544 11.5712 26.1787 38.4853 38.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 890 0.000512 512 190 210 28672 1.51133 0.821248 4.48819 26.0664 33.0127 33.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 3.2e-05 4096 220 2235 563584 201.904 124.396 7382.68 3677.88 11387.1 11387.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1640 3.2e-05 4096 390 1665 543872 213.868 127.841 5501.22 3788.81 9632.02 9632.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 0.000256 2048 70 195 76272 7.08019 33.8001 209.538 250.463 250.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1570 6.4e-05 2048 340 1215 273280 44.1173 28.3082 1015.43 836.596 1924.59 1924.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 3.2e-05 4096 290 1950 528640 223.531 130.535 6167.6 3869.42 10391.3 10391.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1740 3.2e-05 512 330 615 559104 27.7193 13.3569 268.272 418.58 728.138 728.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1440 0.000256 1024 310 1110 67648 4.54656 3.41248 103.472 104.816 216.346 216.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 0.000256 1024 140 480 3840 14.7833 3.48595 4.6791 103.362 126.521 126.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1930 0.001024 1024 350 585 17760 0.690176 11.3268 26.2757 38.335 38.4014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 890 0.000512 512 190 210 28800 1.5089 0.8192 4.46035 25.9848 32.9029 33.0128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 3.2e-05 4096 220 2235 563520 201.883 124.318 7292.42 3672.81 11291.7 11292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1640 3.2e-05 4096 390 1665 543360 214.12 127.871 5426.77 3780.95 9550 9550.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 0.000256 2048 70 195 76320 7.07757 32.9359 209.686 249.743 249.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1570 6.4e-05 2048 340 1215 272640 44.343 28.3942 996.455 837.261 1906.59 1906.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 3.2e-05 4096 290 1950 528960 223.795 130.472 6101.44 3858.11 10314.1 10314.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1740 3.2e-05 512 330 615 560640 27.5204 13.3509 266.438 417.313 724.839 725.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1440 0.000256 1024 310 1110 67200 4.56496 3.41606 101.827 104.568 214.477 214.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 0.000256 1024 140 480 4096 14.8935 3.5311 4.72784 104.745 128.098 128.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1930 0.001024 1024 350 585 17664 0.690304 10.9056 26.1552 37.7946 37.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 890 0.000512 512 190 210 28672 1.53251 0.833088 4.29494 26.3346 33.1204 33.2288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 3.2e-05 4096 220 2235 563200 202.138 124.416 6983.11 3681.45 10991.4 10991.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1640 3.2e-05 4096 390 1665 543744 214.005 127.822 5205.11 3785.85 9333.07 9333.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 0.000256 2048 70 195 76288 7.05754 31.4638 209.679 248.245 248.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1570 6.4e-05 2048 340 1215 273408 44.1448 28.3233 956.632 838.002 1867.25 1867.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 3.2e-05 4096 290 1950 529408 223.236 130.305 5847.22 3862.7 10063.8 10064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1740 3.2e-05 512 330 615 557056 27.824 13.3298 252.383 417.856 711.606 711.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1440 0.000256 1024 310 1110 67584 4.54269 3.40992 97.3805 104.671 210.106 210.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 380 0.000256 1024 140 480 0 3.35386 0.015904 99.2709 102.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1930 0.001024 1024 350 585 17664 4.18534 16.473 125.521 146.313 43.6387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 890 0.000512 512 190 210 27648 1.53984 0.83888 4.94979 26.0311 33.4837 33.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 3.2e-05 4096 220 2235 562176 201.845 124.296 8068.95 3688.12 12083.5 12083.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1640 3.2e-05 4096 390 1665 542208 214.251 127.841 6008.53 3806.2 10157.1 10157.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 0.000256 2048 70 195 76224 7.04749 36.6653 214.254 258.012 258.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1570 6.4e-05 2048 340 1215 271872 44.1937 28.2652 1107.45 839.152 2019.19 2019.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 3.2e-05 4096 290 1950 528384 222.865 130.14 6753.38 3857.96 10964.6 10964.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1740 3.2e-05 512 330 615 552960 27.1465 13.1256 292.396 412.393 745.277 745.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1440 0.000256 1024 310 1110 66816 4.54454 3.40602 112.602 104.408 225.063 225.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 0.000256 1024 140 480 6400 14.4524 3.49389 7.95472 103.467 129.572 129.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1930 0.001024 1024 350 585 17600 0.692384 12.8374 26.1662 39.7387 39.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 890 0.000512 512 190 210 28800 1.51517 0.818176 5.18096 26.0364 33.675 33.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 3.2e-05 4096 220 2235 563200 202.408 124.478 8136.26 3675.62 12139 12139.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1640 3.2e-05 4096 390 1665 544000 214.085 127.805 6089.18 3781.59 10212.9 10213.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 0.000256 2048 70 195 76200 7.04682 36.8762 209.502 253.469 253.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1570 6.4e-05 2048 340 1215 272000 44.3787 28.3226 1110.54 837.511 2020.89 2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 3.2e-05 4096 290 1950 528000 224.268 130.583 6790.63 3866.35 11012.1 11012.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1740 3.2e-05 512 330 615 550400 27.443 13.1588 294.745 412.332 747.898 748.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1440 0.000256 1024 310 1110 67200 4.54922 3.41402 113.905 104.464 226.433 226.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 380 0.000256 1024 140 480 0 3.36278 0.01552 99.3536 102.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1930 0.001024 1024 350 585 17408 4.18813 15.7354 125.343 145.402 42.6373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 890 0.000512 512 190 210 26624 1.48886 0.796672 4.37734 25.0458 31.8342 31.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 3.2e-05 4096 220 2235 563200 201.959 124.482 7460.97 3683.68 11471.4 11471.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1640 3.2e-05 4096 390 1665 542720 214.877 128.101 5552.16 3792.68 9688.1 9688.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 0.000256 2048 70 195 76032 7.04102 33.4831 209.317 249.885 249.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1570 6.4e-05 2048 340 1215 272384 44.069 28.4344 1020.44 835.605 1928.69 1928.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 3.2e-05 4096 290 1950 528384 223.571 130.456 6237.87 3869.43 10461.6 10461.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1740 3.2e-05 512 330 615 557056 27.7747 13.3263 269.001 417.871 728.19 728.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1440 0.000256 1024 310 1110 67584 4.54451 3.41053 104.499 104.844 217.397 217.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 380 0.000256 1024 140 480 5120 14.7772 3.52035 6.90458 104.616 130.02 130.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1930 0.001024 1024 350 580 17888 0.690976 8.52483 26.3126 35.5719 35.6355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 890 0.000512 512 190 220 29440 1.50534 0.829632 6.71773 26.27 35.4521 35.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 3.2e-05 4096 220 2240 563712 202.147 124.261 10950.3 3680.42 14957.5 14957.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1640 3.2e-05 4096 390 1660 545024 213.503 127.602 8633.13 3780.54 12755.1 12755.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1770 0.000256 2048 70 200 76352 7.09872 50.2523 209.65 267.045 267.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1570 6.4e-05 2048 340 1220 273920 44.1584 28.2972 1332.69 837.735 2243.02 2243.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1300 3.2e-05 4096 290 1960 528896 224.013 130.396 9586.23 3867.05 13808 13808.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1740 3.2e-05 512 330 620 561152 27.7324 13.3611 207.16 419.047 667.517 667.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1440 0.000256 1024 310 1120 67584 4.55885 3.41402 79.5294 104.886 192.484 192.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 0.000256 1024 140 480 5120 14.8704 3.54298 5.55485 104.955 129.126 129.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1930 0.001024 1024 350 580 17880 0.7016 9.73229 26.3077 36.7866 36.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 890 0.000512 512 190 220 29120 1.50912 0.827616 7.74035 26.1421 36.3484 36.4564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 3.2e-05 4096 220 2240 563840 202.773 124.637 6411.81 3681.33 10420.8 10421.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1640 3.2e-05 4096 390 1660 545280 214.519 127.852 9022.82 3783.98 13149.5 13149.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1770 0.000256 2048 70 200 76360 7.1064 56.32 217.987 281.457 281.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1570 6.4e-05 2048 340 1220 273920 44.3064 28.4099 880.856 837.658 1791.37 1791.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1300 3.2e-05 4096 290 1960 528960 224.685 130.712 5520.48 3867.1 9743.25 9743.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1740 3.2e-05 512 330 620 560640 27.7915 13.3837 231.845 419.11 692.342 692.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1440 0.000256 1024 310 1120 67520 4.57728 3.4263 89.8135 104.882 202.8 202.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 0.000256 1024 140 480 4608 14.6252 3.48003 4.65766 103.251 126.214 126.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1930 0.001024 1024 350 580 17856 0.691072 9.00899 26.2909 36.0333 36.0978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 890 0.000512 512 190 220 29184 1.50467 0.827424 6.81171 26.19 35.4622 35.5697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 3.2e-05 4096 220 2240 563328 202.532 124.554 5937.87 3684.63 9949.86 9950.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1640 3.2e-05 4096 390 1660 544896 214.047 127.728 7961.8 3779.7 12083.6 12083.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 0.000256 2048 70 200 76320 7.05482 26.7639 209.501 243.363 243.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1570 6.4e-05 2048 340 1220 273792 44.1703 28.4038 817.129 837.346 1727.2 1727.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 3.2e-05 4096 290 1960 528768 223.86 130.54 4980.09 3866.23 9201 9201.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1740 3.2e-05 512 330 620 559104 27.7882 13.3612 215.372 418.35 675.087 675.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1440 0.000256 1024 310 1120 67392 4.55485 3.41606 83.1349 104.724 195.933 196.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 0.000256 1024 140 480 3584 14.8257 3.49389 3.61322 103.617 125.751 125.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1930 0.001024 1024 350 580 17864 0.697664 9.38755 26.3123 36.4412 36.5056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 890 0.000512 512 190 220 29568 1.51206 0.831488 4.02042 26.3346 32.8277 32.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 3.2e-05 4096 220 2240 563136 202.932 124.588 6068.08 3680.76 10076.6 10076.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1640 3.2e-05 4096 390 1660 544768 214.118 127.803 4540.15 3778.22 8660.56 8660.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 0.000256 2048 70 200 76328 7.1209 27.8201 215.988 250.973 251.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1570 6.4e-05 2048 340 1220 273728 44.2814 28.4058 829.675 837.797 1740.29 1740.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 3.2e-05 4096 290 1960 528192 224.874 130.726 5087.05 3871.79 9314.72 9314.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1740 3.2e-05 512 330 620 559104 27.8426 13.3775 218.945 418.415 678.793 678.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1440 0.000256 1024 310 1120 67424 4.56682 3.42221 84.7052 104.741 197.535 197.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 0.000256 1024 140 480 4096 14.8964 3.52816 4.09309 104.658 127.38 127.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1930 0.001024 1024 350 580 17856 0.696256 9.25299 26.3121 36.3049 36.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 890 0.000512 512 190 220 29184 1.51987 0.82976 3.97158 26.2916 32.7407 32.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 3.2e-05 4096 220 2240 563200 202.27 124.409 6140.25 3680.77 10148 10148.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1640 3.2e-05 4096 390 1660 544768 213.414 127.599 4584.09 3783.95 8709.33 8709.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 0.000256 2048 70 200 76288 7.05741 28.1477 209.56 244.808 244.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1570 6.4e-05 2048 340 1220 273920 44.1265 28.285 839.767 837.842 1750.16 1750.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 3.2e-05 4096 290 1960 528384 223.913 130.499 5138.56 3871.73 9364.97 9365.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1740 3.2e-05 512 330 620 557056 27.794 13.3284 216.844 417.746 675.929 676.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1440 0.000256 1024 310 1120 67328 4.5543 3.41165 84.4319 104.695 197.196 197.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 0.000256 1024 140 480 2304 14.778 3.45293 3.24902 102.349 124.033 124.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1930 0.001024 1024 350 580 17784 0.840992 12.64 26.2518 39.7776 39.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 890 0.000512 512 190 220 28800 1.51091 0.823296 4.77763 26.1029 33.3432 33.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 3.2e-05 4096 220 2240 562752 202.589 124.606 7445.21 3683.82 11456.5 11456.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1640 3.2e-05 4096 390 1660 544320 213.791 127.836 5535.63 3784.68 9662.2 9662.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 0.000256 2048 70 200 76320 7.12064 34.5715 209.832 251.576 251.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1570 6.4e-05 2048 340 1220 273600 44.2192 28.3424 1026.29 838.337 1937.32 1937.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 3.2e-05 4096 290 1960 528192 224.114 130.578 6236.58 3873.3 10464.8 10465.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1740 3.2e-05 512 330 620 557568 27.6867 13.3509 271.066 417.813 730.13 730.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1440 0.000256 1024 310 1120 67392 4.56394 3.42522 105.522 104.978 218.592 218.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 380 0.000256 1024 140 480 0 3.36198 0.016384 99.2855 102.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1930 0.001024 1024 350 580 17712 4.19341 11.2857 125.538 141.154 38.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 890 0.000512 512 190 220 27648 1.52509 0.82976 3.36518 25.7713 31.6186 31.7272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 3.2e-05 4096 220 2240 562176 202.379 124.745 5158.31 3687.45 9173.17 9173.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1640 3.2e-05 4096 390 1660 543744 213.625 127.88 3833.05 3802.88 7977.7 7977.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 0.000256 2048 70 200 76176 7.09635 24.1773 209.585 240.903 240.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1570 6.4e-05 2048 340 1220 273024 44.1596 28.346 711.656 838.42 1622.71 1622.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 3.2e-05 4096 290 1960 527616 223.753 130.62 4318.46 3872.97 8546.07 8546.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1740 3.2e-05 512 330 620 552960 27.489 13.1994 188.254 414.778 643.936 644.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1440 0.000256 1024 310 1120 66816 4.55098 3.41546 73.2692 104.696 186.036 186.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 0.000256 1024 140 480 2560 14.7938 3.48298 3.49171 103.283 125.259 125.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1930 0.001024 1024 350 580 17840 0.763296 11.2676 26.3065 38.3794 38.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 890 0.000512 512 190 220 28800 1.50176 0.817152 4.63542 25.95 33.0312 33.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 3.2e-05 4096 220 2240 563200 202.047 124.475 7221.28 3681.01 11229.1 11229.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1640 3.2e-05 4096 390 1660 544640 213.282 127.74 5352.13 3779.9 9473.32 9473.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 0.000256 2048 70 200 76320 7.0695 33.2308 209.563 249.906 249.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1570 6.4e-05 2048 340 1220 273920 44.0991 28.3883 993.901 837.692 1904.21 1904.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 3.2e-05 4096 290 1960 528640 223.425 130.529 6052.77 3865.7 10272.7 10272.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1740 3.2e-05 512 330 620 558080 27.8742 13.3758 261.144 419.087 721.697 721.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1440 0.000256 1024 310 1120 67200 4.54278 3.41027 101.012 104.497 213.564 213.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 380 0.000256 1024 140 480 0 3.48141 0.015904 103.435 107.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1930 0.001024 1024 350 580 17760 4.31754 11.01 129.774 145.24 38.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 890 0.000512 512 190 220 28160 1.52877 0.83968 3.37027 26.0333 31.9024 32.0086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 3.2e-05 4096 220 2240 563200 201.624 124.493 5030.5 3684.91 9041.81 9042.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1640 3.2e-05 4096 390 1660 544000 213.389 127.749 3717.67 3794.6 7853.68 7853.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 0.000256 2048 70 200 76160 7.09331 23.4692 209.575 240.182 240.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1570 6.4e-05 2048 340 1220 273920 43.9966 28.3238 691.691 838.934 1603.09 1603.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 3.2e-05 4096 290 1960 528640 223.211 130.394 4206.37 3870.61 8430.89 8431.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1740 3.2e-05 512 330 620 552960 28.2509 13.3573 182.582 419.498 643.913 644.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1440 0.000256 1024 310 1120 66560 4.52301 3.39558 70.5554 104.286 182.863 182.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 0.000256 1024 140 480 3072 14.7283 3.47776 3.88106 103.307 125.593 125.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1930 0.001024 1024 350 580 17760 0.693216 10.4666 26.2194 37.425 37.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 890 0.000512 512 190 220 28416 1.50726 0.819424 4.27811 25.9641 32.6995 32.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 3.2e-05 4096 220 2240 562944 201.58 124.36 6762.51 3679.1 10767.8 10768.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1640 3.2e-05 4096 390 1660 544512 212.732 127.556 5033.87 3781.93 9156.38 9156.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 0.000256 2048 70 200 76224 7.04717 31.132 209.489 247.717 247.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1570 6.4e-05 2048 340 1220 273408 44.0352 28.2715 926.618 836.355 1835.42 1835.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 3.2e-05 4096 290 1960 528384 223.038 130.344 5679.32 3868.33 9901.32 9901.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1740 3.2e-05 512 330 620 552960 27.7809 13.2813 242.055 416.281 699.611 699.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1440 0.000256 1024 310 1120 67200 4.53942 3.41085 94.3798 104.771 207.209 207.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 380 0.000256 1024 140 480 0 3.3599 0.015616 99.3525 102.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1930 0.001024 1024 350 580 17664 4.19114 10.4297 125.601 140.358 37.5953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 890 0.000512 512 190 220 27648 1.54406 0.83968 3.19754 26.0568 31.76 31.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 3.2e-05 4096 220 2240 562176 201.861 124.29 4808.87 3698.19 8833.48 8833.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1640 3.2e-05 4096 390 1660 543744 212.956 127.466 3579.31 3795.87 7715.87 7716.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 0.000256 2048 70 200 76032 7.04512 22.5894 213.827 243.503 243.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1570 6.4e-05 2048 340 1220 273408 44.093 28.3217 661.392 842.048 1575.99 1576.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 3.2e-05 4096 290 1960 526848 223.631 130.378 4013.18 3869.34 8236.8 8237.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1740 3.2e-05 512 330 620 540672 28.0978 13.1259 171.178 412.664 625.29 625.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1440 0.000256 1024 310 1120 66816 4.53574 3.40877 67.8664 104.496 180.407 180.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 0.000256 1024 140 480 3200 14.848 3.49085 4.1424 103.433 126.115 126.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1930 0.001024 1024 350 580 17800 0.693952 10.9775 26.309 38.0247 38.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 890 0.000512 512 190 220 28800 1.51002 0.818624 4.60195 25.9957 33.054 33.1608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 3.2e-05 4096 220 2240 563200 203.068 124.832 7044.34 3704.91 11077.4 11077.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1640 3.2e-05 4096 390 1660 544800 214.266 127.973 5236.21 3785.18 9363.89 9364.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 0.000256 2048 70 200 76300 7.10656 32.7476 209.89 249.787 249.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1570 6.4e-05 2048 340 1220 273600 44.3083 28.379 968.393 838.01 1879.22 1879.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 3.2e-05 4096 290 1960 528800 224.605 130.739 5911.87 3871.1 10138.6 10138.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1740 3.2e-05 512 330 620 556800 27.6268 13.3222 256.294 416.919 714.373 714.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1440 0.000256 1024 310 1120 67200 4.5768 3.41987 99.7735 104.968 212.835 212.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 380 0.000256 1024 140 480 0 3.49008 0.016448 103.509 107.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1930 0.001024 1024 350 580 17600 4.3185 10.6392 129.665 144.761 37.7078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 890 0.000512 512 190 220 28800 1.52138 0.83968 3.41962 26.0412 31.946 32.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 3.2e-05 4096 220 2240 561600 203.212 124.906 4934.26 3683.92 8946.57 8946.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1640 3.2e-05 4096 390 1660 544000 214.049 127.819 3669.58 3778.37 7790.09 7790.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 0.000256 2048 70 200 76200 7.11066 23.285 209.732 240.168 240.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1570 6.4e-05 2048 340 1220 273600 44.2031 28.3319 681.767 837.349 1591.78 1591.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 3.2e-05 4096 290 1960 528000 224.298 130.602 4136.89 3870.88 8362.94 8363.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1740 3.2e-05 512 330 620 550400 27.4244 13.1562 178.606 412.4 631.805 631.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1440 0.000256 1024 310 1120 66400 4.5657 3.41984 69.3084 104.461 181.858 181.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 380 0.000256 1024 140 480 0 3.41606 0.016256 101.322 104.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1930 0.001024 1024 350 580 17808 4.24992 18.4361 127.666 150.484 45.7009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 890 0.000512 512 190 220 28672 1.51824 0.83968 5.84531 26.0901 34.4201 34.5211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 3.2e-05 4096 220 2240 562688 202.328 124.658 8922.44 3689.94 12939.6 12939.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1640 3.2e-05 4096 390 1660 544768 213.099 127.701 6635.92 3800.42 10777.4 10777.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 0.000256 2048 70 200 76272 7.06266 41.6097 214.772 263.486 263.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1570 6.4e-05 2048 340 1220 273280 44.1169 28.3812 1227.26 851.577 2151.47 2151.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 3.2e-05 4096 290 1960 527744 224.069 130.653 7468.81 3873.78 11697.6 11697.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1740 3.2e-05 512 330 620 559104 27.7243 13.3611 327.393 418.807 787.504 787.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1440 0.000256 1024 310 1120 67200 4.55174 3.41293 126.429 104.918 239.414 239.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 0.000256 1024 140 480 3840 14.7665 3.48589 5.61312 103.461 127.532 127.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1930 0.001024 1024 350 580 17760 0.693312 13.4805 26.2861 40.5041 40.5684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 890 0.000512 512 190 220 28800 1.50851 0.821152 5.66899 26.0106 34.137 34.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 3.2e-05 4096 220 2240 562560 202.43 124.468 8578.53 3684.95 12590.7 12590.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1640 3.2e-05 4096 390 1660 544320 213.391 127.655 6386.81 3779.39 10507.5 10507.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 0.000256 2048 70 200 76200 7.06842 39.8231 209.647 256.58 256.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1570 6.4e-05 2048 340 1220 273600 44.2064 28.3505 1177.7 837.955 2088.36 2088.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 3.2e-05 4096 290 1960 528000 223.837 130.531 7194.34 3867.02 11416 11416.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1740 3.2e-05 512 330 620 552960 28.0851 13.3489 311.812 417.785 771.244 771.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1440 0.000256 1024 310 1120 67200 4.56227 3.41434 121.061 104.672 233.812 233.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 380 0.000256 1024 140 480 0 3.48573 0.016928 103.432 107.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1930 0.001024 1024 350 580 17520 4.31514 12.2012 129.53 146.184 39.2163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 890 0.000512 512 190 220 28800 1.51962 0.84304 4.02298 26.0597 32.5736 32.6738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 3.2e-05 4096 220 2240 562560 202.452 124.611 5818.05 3678.48 9823.86 9824.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1640 3.2e-05 4096 390 1660 543360 214.398 128.019 4312.22 3781.45 8436.37 8436.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 0.000256 2048 70 200 76080 7.05411 27.139 209.457 243.694 243.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1570 6.4e-05 2048 340 1220 272640 44.0205 28.3111 797.516 834.716 1704.7 1704.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 3.2e-05 4096 290 1960 528000 224 130.458 4872.6 3863.87 9091.2 9091.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1740 3.2e-05 512 330 620 537600 28.3115 13.1442 203.803 412.253 657.734 657.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1440 0.000256 1024 310 1120 67200 4.55056 3.41334 82.2632 104.709 195.037 195.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 0.000256 1024 140 480 4096 14.8649 3.52826 5.77568 104.841 129.211 129.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1930 0.001024 1024 350 580 17792 0.694432 13.054 26.3352 40.127 40.1891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 890 0.000512 512 190 220 28672 1.52944 0.832448 5.50275 26.3613 34.3519 34.4607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 3.2e-05 4096 220 2240 563200 202.025 124.4 8371.46 3688.16 12386.3 12386.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1640 3.2e-05 4096 390 1660 544768 213.122 127.671 6231.61 3783.93 10356.6 10356.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 0.000256 2048 70 200 76160 7.08403 38.6909 209.567 255.384 255.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1570 6.4e-05 2048 340 1220 273408 44.0749 28.2911 1147.79 838.925 2059.2 2059.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 3.2e-05 4096 290 1960 528384 223.591 130.454 7015.08 3871.89 11241.3 11241.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1740 3.2e-05 512 330 620 557056 27.7843 13.3319 305.32 418.117 764.761 764.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1440 0.000256 1024 310 1120 67072 4.53846 3.40842 117.409 104.767 230.226 230.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 380 0.000256 1024 140 480 0 3.3609 0.015904 99.3544 102.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1930 0.001024 1024 350 580 17664 4.19501 12.2304 125.67 142.232 39.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 890 0.000512 512 190 220 26624 1.4903 0.799712 3.57766 25.0561 31.0543 31.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 3.2e-05 4096 220 2240 563200 201.9 124.462 5630.74 3684.15 9641.52 9641.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1640 3.2e-05 4096 390 1660 544768 213.119 127.628 4188.9 3781.66 8311.58 8311.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 0.000256 2048 70 200 76032 7.13738 26.3146 209.426 242.922 242.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1570 6.4e-05 2048 340 1220 272384 44.0546 28.2635 768.001 841.979 1682.43 1682.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 3.2e-05 4096 290 1960 528384 223.408 130.462 4716.56 3874.28 8944.98 8945.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1740 3.2e-05 512 330 620 557056 27.7735 13.3325 204.647 417.853 663.828 663.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1440 0.000256 1024 310 1120 66560 4.55427 3.4089 78.6469 104.837 191.547 191.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 380 0.000256 1024 140 480 0 3.35926 0.014336 99.3528 102.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1930 0.001024 1024 350 580 17664 4.19101 15.6805 125.606 145.613 42.8509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 890 0.000512 512 190 220 27648 1.54086 0.838112 4.73517 26.0571 33.2984 33.3961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 3.2e-05 4096 220 2240 562176 201.778 124.313 7327.94 3698.39 11352.7 11352.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1640 3.2e-05 4096 390 1660 543744 213.019 127.491 5446.4 3799.24 9586.43 9586.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 0.000256 2048 70 200 76032 7.08006 33.6664 218.091 258.884 258.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1570 6.4e-05 2048 340 1220 273408 44.0932 28.2933 1005.59 837.665 1915.78 1915.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 3.2e-05 4096 290 1960 526848 223.77 130.42 6152.46 3869.42 10376.3 10376.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1740 3.2e-05 512 330 620 540672 28.0854 13.1274 255.829 412.684 709.951 710.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1440 0.000256 1024 310 1120 66816 4.53597 3.40781 101.614 104.498 214.16 214.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 380 0.000256 1024 140 480 0 3.36128 0.01456 99.5252 102.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1930 0.001024 1024 350 580 17280 4.18806 10.6831 125.498 140.505 37.5683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 890 0.000512 512 190 220 24576 1.54397 0.802592 3.20426 25.1353 30.8114 30.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 3.2e-05 4096 220 2240 562176 201.83 124.369 5102.05 3678.67 9107.19 9107.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1640 3.2e-05 4096 390 1660 543744 213.127 127.553 3791.32 3777.69 7909.95 7910.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 0.000256 2048 70 200 75648 7.0207 23.5644 208.689 239.316 239.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1570 6.4e-05 2048 340 1220 270336 44.1492 28.2584 695.47 833.214 1601.22 1601.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 3.2e-05 4096 290 1960 525312 225.363 130.69 4247.27 3883.72 8487.31 8487.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1740 3.2e-05 512 330 620 540672 28.1333 13.1277 181.35 412.519 635.344 635.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1440 0.000256 1024 310 1120 66048 4.50416 3.37619 71.5961 103.639 183.216 183.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 380 0.000256 1024 140 480 0 3.49277 0.014368 103.384 106.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1930 0.001024 1024 350 580 17600 4.32227 16.4066 129.531 150.398 43.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 890 0.000512 512 190 220 28800 1.51565 0.83984 5.11501 26.0319 33.6321 33.7309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 3.2e-05 4096 220 2240 561600 203.263 124.88 7494.21 3683.28 11505.9 11506.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1640 3.2e-05 4096 390 1660 544000 214.151 127.821 5581.67 3778.88 9702.8 9703.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 0.000256 2048 70 200 76200 7.06358 35.3162 216.507 258.932 258.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1570 6.4e-05 2048 340 1220 273600 44.2534 28.3961 1034.51 837.199 1944.5 1944.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 3.2e-05 4096 290 1960 528000 224.294 130.587 6284.61 3863.66 10503.4 10503.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1740 3.2e-05 512 330 620 550400 27.4479 13.1554 272.931 412.327 726.078 726.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1440 0.000256 1024 310 1120 66400 4.56272 3.41197 105.493 104.442 218.013 218.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 380 0.000256 1024 140 480 0 3.49184 0.016384 104.662 108.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1930 0.001024 1024 350 580 17200 4.31446 11.8268 130.793 147.075 38.8674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 890 0.000512 512 190 220 28800 1.52864 0.845824 3.85312 26.4228 32.7789 32.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 3.2e-05 4096 220 2240 560000 203.298 125.01 5318.08 3730.08 9376.74 9376.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1640 3.2e-05 4096 390 1660 544000 213.461 127.777 3990.71 3817.53 8149.74 8149.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 0.000256 2048 70 200 76000 7.16381 24.9717 211.651 243.828 243.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1570 6.4e-05 2048 340 1220 272000 43.9809 28.2631 733.586 841.611 1647.57 1647.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 3.2e-05 4096 290 1960 528000 223.668 130.494 4483.02 3903.44 8740.88 8741.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1740 3.2e-05 512 330 620 537600 28.3452 13.1455 192.875 416.371 650.951 651.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1440 0.000256 1024 310 1120 65600 4.51427 3.38058 75.278 104.657 187.932 188.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 380 0.000256 1024 140 480 3072 14.9207 3.52547 4.36646 104.703 127.713 127.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1930 0.001024 1024 350 600 17824 0.843776 9.03584 26.3279 36.2496 36.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 890 0.000512 512 190 216 28928 1.51635 0.831136 6.59331 26.292 35.3576 35.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 3.2e-05 4096 220 2232 563712 202.082 124.323 10547.1 3683.5 14557.3 14557.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1640 3.2e-05 4096 390 1656 544768 213.99 127.644 8256.42 3789.08 12387.4 12387.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1770 0.000256 2048 70 192 76416 7.05331 46.8809 209.821 263.799 263.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1570 6.4e-05 2048 340 1224 272896 44.2485 28.4773 1294.8 838.602 2206.27 2206.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1300 3.2e-05 4096 290 1968 528896 224.159 130.421 9269.35 3870.45 13494.6 13494.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1740 3.2e-05 512 330 624 561152 27.6952 13.3465 203.985 419.4 664.641 664.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1440 0.000256 1024 310 1104 67712 4.55274 3.42006 77.5702 104.979 190.622 190.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 0.000256 1024 140 480 2560 15.1353 3.54323 2.89526 104.97 126.744 126.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1930 0.001024 1024 350 600 17800 0.811904 9.3721 26.2821 36.5102 36.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 890 0.000512 512 190 216 28800 1.52096 0.82544 6.73971 26.1498 35.3613 35.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 3.2e-05 4096 220 2232 563840 202.795 124.594 5925.7 3693.7 9947.07 9947.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1640 3.2e-05 4096 390 1656 544960 215.128 127.897 7928.68 3785.13 12057.1 12057.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 0.000256 2048 70 192 76400 7.24003 26.1734 209.611 243.067 243.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1570 6.4e-05 2048 340 1224 272960 44.4239 28.3781 816.88 837.905 1727.73 1727.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1300 3.2e-05 4096 290 1968 528960 224.708 130.706 5100.32 3867.61 9323.62 9323.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1740 3.2e-05 512 330 624 560640 27.8079 13.3854 216.184 419.085 676.682 676.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1440 0.000256 1024 310 1104 67680 4.57114 3.4263 81.7658 104.981 194.841 194.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 0.000256 1024 140 480 1536 14.9245 3.47955 2.00752 103.359 123.972 124.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1930 0.001024 1024 350 600 17808 0.840608 9.708 26.3286 36.9195 36.9831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 890 0.000512 512 190 216 28800 1.51638 0.826528 4.66006 26.2204 33.3483 33.4564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 3.2e-05 4096 220 2232 563328 202.365 124.521 5820.41 3684.73 9832.29 9832.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1640 3.2e-05 4096 390 1656 544512 213.872 127.799 4362.54 3790.15 8494.63 8494.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 0.000256 2048 70 192 76416 7.0615 25.7147 209.887 242.705 242.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1570 6.4e-05 2048 340 1224 272640 44.2411 28.4815 802.186 838.379 1713.42 1713.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 3.2e-05 4096 290 1968 528768 223.735 130.528 4896.43 3870.36 9121.32 9121.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1740 3.2e-05 512 330 624 559104 27.7905 13.3632 213.998 418.884 674.25 674.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1440 0.000256 1024 310 1104 67584 4.54637 3.41552 80.8428 104.832 193.742 193.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 24 380 0.000256 1024 140 480 0 3.47747 0.015296 103.258 106.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1930 0.001024 1024 350 600 17760 4.31306 8.49811 129.563 142.509 35.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 890 0.000512 512 190 216 28416 1.51322 0.833536 6.91014 25.9708 35.3575 35.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1410 3.2e-05 4096 220 2232 562944 201.583 124.32 3745.98 3679.6 7751.75 7751.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1640 3.2e-05 4096 390 1656 543744 213.699 127.705 8031.58 3787.24 12160.5 12160.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1770 0.000256 2048 70 192 76320 7.13075 48.6475 209.465 265.287 265.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1570 6.4e-05 2048 340 1224 271872 44.1684 28.3018 515.746 836.543 1424.89 1425.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1300 3.2e-05 4096 290 1968 528384 223.169 130.349 3333.82 3864.99 7552.6 7552.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1740 3.2e-05 512 330 624 552960 27.7717 13.2713 137.242 416.388 594.882 595.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1440 0.000256 1024 310 1104 67584 4.54438 3.41197 52.2535 104.794 165.105 165.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 0.000256 1024 140 480 1792 15.0158 3.49795 2.3584 103.712 124.792 124.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1930 0.001024 1024 350 600 17808 0.839872 11.1539 26.3392 38.3755 38.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 890 0.000512 512 190 216 29120 1.51872 0.829824 4.47693 26.3524 33.302 33.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 3.2e-05 4096 220 2232 563136 202.724 124.603 6770.32 3683.15 10781.1 10781.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1640 3.2e-05 4096 390 1656 544320 214.252 127.888 5029.76 3792.72 9164.89 9165.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 0.000256 2048 70 192 76384 7.05168 30.0532 209.827 246.975 247.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1570 6.4e-05 2048 340 1224 272832 44.3368 28.3771 927.817 838.563 1839.23 1839.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 3.2e-05 4096 290 1968 528640 224.205 130.646 5690.79 3868.66 9914.57 9914.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1740 3.2e-05 512 330 624 559104 27.8006 13.3714 247.672 418.812 707.871 708.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1440 0.000256 1024 310 1104 67648 4.55715 3.41642 93.2188 104.843 206.138 206.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 380 0.000256 1024 140 480 0 3.41194 0.016416 101.318 104.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1930 0.001024 1024 350 600 17696 4.24467 9.6184 127.584 141.581 36.8041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 890 0.000512 512 190 216 28672 1.51552 0.8408 8.41453 26.0941 36.9886 37.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 3.2e-05 4096 220 2232 562688 202.391 124.625 4281.75 3686.11 8295.14 8295.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1640 3.2e-05 4096 390 1656 543872 214.031 127.879 9534.16 3787.22 13663.6 13663.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 0.000256 2048 70 192 76272 7.06355 19.5525 214.635 241.296 241.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1570 6.4e-05 2048 340 1224 272384 44.244 28.3136 590.982 837.497 1501.17 1501.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 3.2e-05 4096 290 1968 528640 223.509 130.515 3612.64 3872.33 7839.26 7839.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1740 3.2e-05 512 330 624 559104 27.7244 13.3587 156.855 418.843 616.996 617.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1440 0.000256 1024 310 1104 67648 4.55222 3.41402 59.608 104.919 172.598 172.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 0.000256 1024 140 480 2048 15.1369 3.52787 2.57798 104.662 126.105 126.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1930 0.001024 1024 350 600 17792 0.694304 10.3889 26.3007 37.4257 37.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 890 0.000512 512 190 216 28672 1.5319 0.831616 4.30701 26.2899 33.0863 33.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 3.2e-05 4096 220 2232 563200 202.12 124.428 6564.67 3680.75 10572.2 10572.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1640 3.2e-05 4096 390 1656 544256 213.637 127.729 4891.25 3787.18 9020.07 9020.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 0.000256 2048 70 192 76352 7.05946 29.4008 209.538 246.043 246.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1570 6.4e-05 2048 340 1224 272896 44.1472 28.2814 905.516 837.866 1815.95 1816.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 3.2e-05 4096 290 1968 528384 223.818 130.442 5516.23 3870.34 9741.1 9741.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1740 3.2e-05 512 330 624 557056 27.7986 13.3303 234.371 417.756 693.471 693.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1440 0.000256 1024 310 1104 67328 4.5415 3.41011 89.5509 104.587 202.191 202.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 24 380 0.000256 1024 140 480 0 3.45533 0.016 102.28 105.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1930 0.001024 1024 350 600 17784 4.28726 15.8051 128.608 148.834 43.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 890 0.000512 512 190 216 28800 1.52246 0.845824 4.6159 26.1027 33.2118 33.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 3.2e-05 4096 220 2232 562752 202.514 124.634 7119.33 3685.57 11132.3 11132.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1640 3.2e-05 4096 390 1656 544320 213.719 127.793 5292.06 3785.06 9418.9 9419.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 0.000256 2048 70 192 76392 7.11011 31.8824 209.864 248.9 248.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1570 6.4e-05 2048 340 1224 272448 44.3212 28.3512 983.88 838.356 1895.04 1895.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 3.2e-05 4096 290 1968 528192 223.99 130.603 5991.63 3869.12 10215.6 10215.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1740 3.2e-05 512 330 624 557568 27.7024 14.1169 261.804 417.69 721.523 721.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1440 0.000256 1024 310 1104 67680 4.56394 3.42973 99.8593 104.982 212.933 213.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 24 380 0.000256 1024 140 480 0 3.48515 0.01712 103.34 106.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1930 0.001024 1024 350 600 17760 4.32032 15.2354 129.647 149.341 42.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 890 0.000512 512 190 216 28160 1.5273 0.839552 4.36672 25.9824 32.8444 32.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 3.2e-05 4096 220 2232 563200 201.994 124.501 6778.23 3684.42 10789.4 10789.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1640 3.2e-05 4096 390 1656 544640 213.267 127.739 5030.27 3786.25 9157.79 9158.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 0.000256 2048 70 192 76320 7.05754 30.0626 209.707 246.873 246.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1570 6.4e-05 2048 340 1224 272640 44.2018 28.3582 935.733 845.529 1853.96 1854.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 3.2e-05 4096 290 1968 528640 223.444 130.55 5708.88 3874.27 9937.4 9937.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1740 3.2e-05 512 330 624 558080 27.883 13.3817 248.103 419.463 709.05 709.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1440 0.000256 1024 310 1104 67200 4.53328 3.40787 93.5283 104.623 206.193 206.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 380 0.000256 1024 140 480 0 3.48774 0.014496 103.347 106.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1930 0.001024 1024 350 600 17600 4.31962 10.7829 129.522 144.758 37.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 890 0.000512 512 190 216 28160 1.52576 0.837632 3.30893 26.194 31.9941 32.0946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 3.2e-05 4096 220 2232 563200 201.649 124.479 4845.69 3681.72 8853.8 8854.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1640 3.2e-05 4096 390 1656 544000 213.347 127.768 3581.4 3784.79 7707.57 7707.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 0.000256 2048 70 192 76160 7.04547 21.9039 209.273 238.267 238.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1570 6.4e-05 2048 340 1224 272640 44.1323 28.3408 668.488 838.225 1579.32 1579.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 3.2e-05 4096 290 1968 528640 223.201 130.387 4061.81 3867.17 8282.84 8283.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1740 3.2e-05 512 330 624 552960 28.2484 13.3572 176.98 419.055 637.854 638.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1440 0.000256 1024 310 1104 66560 4.52336 3.39891 67.0146 104.194 179.234 179.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 24 380 0.000256 1024 140 480 0 3.4815 0.014976 103.336 106.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1930 0.001024 1024 350 600 17760 4.31661 18.5417 129.661 152.653 45.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 890 0.000512 512 190 216 28416 1.52061 0.841472 5.71219 25.9879 34.1903 34.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 3.2e-05 4096 220 2232 562944 201.44 124.362 8621.89 3700.87 12648.8 12649.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1640 3.2e-05 4096 390 1656 543744 213.121 127.723 6389.78 3785.4 10516.3 10516.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 0.000256 2048 70 192 76320 7.06566 38.5915 209.702 255.402 255.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1570 6.4e-05 2048 340 1224 271872 44.1464 28.3324 1190.68 837.27 2100.56 2100.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 3.2e-05 4096 290 1968 528384 222.897 130.363 7241.21 3867.83 11462.6 11462.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1740 3.2e-05 512 330 624 552960 27.7482 13.2736 315.113 416.636 772.988 773.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1440 0.000256 1024 310 1104 67584 4.53414 3.4081 121.047 104.96 234.057 234.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 24 380 0.000256 1024 140 480 0 3.4879 0.016 103.266 106.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1930 0.001024 1024 350 600 17700 4.32048 18.672 129.497 152.622 45.8234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 890 0.000512 512 190 216 28000 1.53891 0.840192 5.60586 25.9729 34.0853 34.1829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 3.2e-05 4096 220 2232 563200 202.893 124.86 8511.31 3683.43 12522.8 12523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1640 3.2e-05 4096 390 1656 544800 214.19 127.981 6332.85 3783.76 10459.1 10459.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 0.000256 2048 70 192 76300 7.05946 38.2444 209.497 254.846 254.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1570 6.4e-05 2048 340 1224 272800 44.3509 28.3925 1177.25 837.058 2087.19 2087.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 3.2e-05 4096 290 1968 528800 224.462 130.75 7165.16 3875.83 11396.5 11396.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1740 3.2e-05 512 330 624 556800 27.6161 13.3209 314.102 425.811 781.071 781.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1440 0.000256 1024 310 1104 67600 4.57325 3.42221 119.379 104.862 232.344 232.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 380 0.000256 1024 140 480 0 3.4889 0.016096 103.478 107.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1930 0.001024 1024 350 600 17600 4.32118 12.6053 129.727 146.792 39.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 890 0.000512 512 190 216 27200 1.5592 0.838368 3.70598 26.0589 32.291 32.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 3.2e-05 4096 220 2232 561600 203.264 124.895 5777.23 3688.2 9793.88 9794.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1640 3.2e-05 4096 390 1656 544000 214.055 127.82 4287.23 3781.12 8410.5 8410.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 0.000256 2048 70 192 76200 7.05446 26.0715 209.58 242.752 242.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1570 6.4e-05 2048 340 1224 272000 44.3717 28.3464 796.718 838.063 1707.64 1707.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 3.2e-05 4096 290 1968 528000 224.306 130.586 4853.58 3871.7 9080.45 9080.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1740 3.2e-05 512 330 624 550400 27.4484 13.1582 209.478 412.587 662.882 663.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1440 0.000256 1024 310 1104 67200 4.55114 3.41402 80.6429 104.539 193.246 193.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 380 0.000256 1024 140 480 0 3.41402 0.01504 101.23 104.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1930 0.001024 1024 350 600 17696 4.24931 18.147 127.469 150.005 45.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 890 0.000512 512 190 216 28672 1.51878 0.841088 5.50928 26.0649 34.0613 34.1611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 3.2e-05 4096 220 2232 562688 202.263 124.649 8375.92 3686.15 12389.2 12389.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1640 3.2e-05 4096 390 1656 543872 213.706 127.84 6213.78 3783.82 10339.4 10339.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 0.000256 2048 70 192 76272 7.05536 37.3955 209.488 253.979 254.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1570 6.4e-05 2048 340 1224 272384 44.206 28.3068 1157.01 836.75 2066.41 2066.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 3.2e-05 4096 290 1968 528640 223.425 130.553 7043.64 3865.48 11263.4 11263.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1740 3.2e-05 512 330 624 559104 27.7132 13.3612 308.041 418.363 767.697 767.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1440 0.000256 1024 310 1104 67648 4.54771 3.41059 117.028 104.818 229.906 230.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 24 380 0.000256 1024 140 480 0 3.48765 0.016192 103.393 106.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1930 0.001024 1024 350 600 17640 4.3209 17.0392 129.59 151.088 44.1554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 890 0.000512 512 190 216 27840 1.5385 0.837824 5.21827 26.0098 33.7354 33.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 3.2e-05 4096 220 2232 562560 202.46 124.508 8062.81 3699.83 12089.9 12090.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1640 3.2e-05 4096 390 1656 543360 214.03 127.87 5977.71 3788.75 10108.6 10108.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 0.000256 2048 70 192 76320 7.13178 36.2127 214.425 257.813 257.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1570 6.4e-05 2048 340 1224 272640 44.3144 28.3484 1120.03 838.093 2030.92 2031.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 3.2e-05 4096 290 1968 528000 223.899 130.538 6776.08 3871.57 11002.4 11002.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1740 3.2e-05 512 330 624 552960 28.1342 13.3602 297.675 417.709 759.461 759.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1440 0.000256 1024 310 1104 67200 4.55482 3.41635 113.095 104.673 225.843 225.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 380 0.000256 1024 140 480 0 3.48426 0.015936 103.516 107.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1930 0.001024 1024 350 600 17520 4.31373 11.6667 129.705 145.82 38.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 890 0.000512 512 190 216 26880 1.5624 0.841728 3.45251 26.0814 32.0659 32.1657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 3.2e-05 4096 220 2232 562560 202.398 124.642 5201.12 3681.49 9209.94 9210.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1640 3.2e-05 4096 390 1656 543360 214.395 128.003 3853.13 3784.58 7980.38 7980.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 0.000256 2048 70 192 76080 7.04714 23.4948 209.433 240.019 240.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1570 6.4e-05 2048 340 1224 270720 44.2291 28.414 716.162 835.442 1624.38 1624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 3.2e-05 4096 290 1968 528000 223.964 130.472 4367.52 3866.96 8589.18 8589.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1740 3.2e-05 512 330 624 537600 28.3412 13.1437 187.568 412.508 641.778 641.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1440 0.000256 1024 310 1104 67200 4.54339 3.41219 73.2242 104.806 186.088 186.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 380 0.000256 1024 140 500 3072 14.9329 3.52525 5.02694 104.619 128.301 128.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1930 0.001024 1024 350 600 17824 0.698368 10.0188 26.3004 37.0596 37.1246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 890 0.000512 512 190 225 29184 1.51104 0.83104 7.48259 26.2693 36.2242 36.3364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 3.2e-05 4096 220 2250 563968 201.761 124.262 11938.6 3682.51 15947.4 15947.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1640 3.2e-05 4096 390 1675 544512 213.811 127.708 9231.03 3783.37 13356.2 13356.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1770 0.000256 2048 70 200 76352 7.08067 54.9689 209.57 271.662 271.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1570 6.4e-05 2048 340 1225 273152 44.1622 28.3873 885.024 837.759 1795.47 1795.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1300 3.2e-05 4096 290 1950 528896 223.666 130.396 10376.4 3867.12 14597.9 14598.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1740 3.2e-05 512 330 625 561152 27.6559 13.3571 234.249 419.202 694.678 694.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1440 0.000256 1024 310 1125 67712 4.55053 3.41866 89.7973 104.972 202.844 202.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 0.000256 1024 140 500 2560 15.1316 3.54602 2.90022 104.943 126.723 126.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1930 0.001024 1024 350 600 17800 0.69408 8.94771 26.2727 35.9585 36.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 890 0.000512 512 190 225 28800 1.52006 0.826016 6.47622 26.1374 35.0865 35.1974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 3.2e-05 4096 220 2250 563840 202.871 124.613 5722.22 3679.61 9729.58 9729.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1640 3.2e-05 4096 390 1675 544640 215.383 127.971 7712.72 3807.17 11863.5 11863.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 0.000256 2048 70 200 76360 7.06387 25.9851 209.557 242.65 242.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1570 6.4e-05 2048 340 1225 272960 44.3977 28.4073 791.336 859.084 1723.37 1723.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1300 3.2e-05 4096 290 1950 528960 224.737 130.72 4883.43 3873.34 9112.5 9112.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1740 3.2e-05 512 330 625 560640 27.7986 13.384 210.984 418.882 671.261 671.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1440 0.000256 1024 310 1125 67680 4.57469 3.4263 80.7045 104.868 193.67 193.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 25 380 0.000256 1024 140 500 0 3.48013 0.014336 103.241 106.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1930 0.001024 1024 350 600 17760 4.31366 8.14374 129.526 142.124 35.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 890 0.000512 512 190 225 28160 1.52211 0.833536 6.31888 25.9565 34.7632 34.8649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1410 3.2e-05 4096 220 2250 563200 203.002 124.518 10125.8 3680.96 14134.6 14134.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1640 3.2e-05 4096 390 1675 544000 214.918 127.852 7937.27 3805.28 12085.6 12085.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1770 0.000256 2048 70 200 76320 7.0656 47.248 217.502 271.859 271.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1570 6.4e-05 2048 340 1225 272640 44.246 28.3238 509.562 852.989 1435.26 1435.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1300 3.2e-05 4096 290 1950 528640 224.71 130.589 8948.9 3888.83 13193.3 13193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1740 3.2e-05 512 330 625 558080 27.9233 13.3731 136.589 438.684 616.789 616.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1440 0.000256 1024 310 1125 67200 4.544 3.40582 51.743 104.521 164.321 164.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 0.000256 1024 140 500 1536 14.944 3.48307 2.10282 103.266 124.001 124.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1930 0.001024 1024 350 600 17808 0.843776 10.1745 26.3047 37.368 37.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 890 0.000512 512 190 225 28800 1.51987 0.830592 3.95347 26.1983 32.6287 32.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 3.2e-05 4096 220 2250 563712 202.183 124.432 6088.33 3697.76 10113 10113.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1640 3.2e-05 4096 390 1675 544512 213.851 127.795 4581.19 3782.33 8705.45 8705.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 0.000256 2048 70 200 76320 7.11542 27.5943 209.668 244.422 244.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1570 6.4e-05 2048 340 1225 273024 44.2031 28.3095 838.76 837.457 1748.87 1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 3.2e-05 4096 290 1950 528768 223.695 130.544 5070.36 3866.67 9291.55 9291.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1740 3.2e-05 512 330 625 559104 27.7733 13.3591 224.205 418.4 683.957 684.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1440 0.000256 1024 310 1125 67584 4.54656 3.41491 85.5685 104.733 198.367 198.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 25 380 0.000256 1024 140 500 0 3.48118 0.014848 103.262 106.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1930 0.001024 1024 350 600 17760 4.31875 8.85402 129.567 142.876 36.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 890 0.000512 512 190 225 28416 1.51446 0.840128 6.81005 25.969 35.2621 35.3646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 3.2e-05 4096 220 2250 562944 201.722 124.336 3918.21 3679.65 7924.2 7924.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1640 3.2e-05 4096 390 1675 543744 213.879 127.728 8034.42 3786.75 12163.1 12163.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1770 0.000256 2048 70 200 76224 7.05382 49.7581 209.394 266.251 266.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1570 6.4e-05 2048 340 1225 272640 44.1262 28.2828 542.84 836.688 1452.07 1452.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1300 3.2e-05 4096 290 1950 528384 223.179 130.387 3448.83 3865.17 7667.84 7668.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1740 3.2e-05 512 330 625 552960 27.7802 13.2815 143.865 416.379 601.521 601.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1440 0.000256 1024 310 1125 67584 4.54336 3.41053 55.3761 104.798 168.231 168.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 0.000256 1024 140 500 1792 15.0305 3.49389 2.36656 103.614 124.705 124.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1930 0.001024 1024 350 600 17808 0.71056 10.4407 26.3135 37.5118 37.5737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 890 0.000512 512 190 225 29120 1.52531 0.832992 4.29216 26.3257 33.1031 33.2112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 3.2e-05 4096 220 2250 563584 202.569 124.511 6539.14 3676.98 10543.5 10543.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1640 3.2e-05 4096 390 1675 544320 214.274 127.882 4883.37 3780.37 9006.16 9006.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 0.000256 2048 70 200 76328 7.08848 30.1116 209.684 246.929 246.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1570 6.4e-05 2048 340 1225 272832 44.3389 28.3456 896.791 837.579 1807.2 1807.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 3.2e-05 4096 290 1950 528192 224.625 130.724 5435.32 3866.83 9657.77 9658.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1740 3.2e-05 512 330 625 559104 27.8053 13.3816 240.583 418.386 700.371 700.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1440 0.000256 1024 310 1125 67648 4.55853 3.41878 91.1305 104.735 203.941 204.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 380 0.000256 1024 140 500 0 3.41386 0.017056 101.222 104.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1930 0.001024 1024 350 600 17696 4.24682 9.188 127.467 141.035 36.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 890 0.000512 512 190 225 28672 1.51501 0.838432 8.1337 26.0681 36.6818 36.7817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 3.2e-05 4096 220 2250 563584 201.876 124.401 4156.76 3697.14 8180.44 8180.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1640 3.2e-05 4096 390 1675 543872 214.031 127.86 9268.77 3783.51 13394.4 13394.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 0.000256 2048 70 200 76272 7.06528 19.5579 209.633 236.299 236.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1570 6.4e-05 2048 340 1225 272384 44.2218 28.3075 573.909 836.598 1483.17 1483.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 3.2e-05 4096 290 1950 527744 224.079 130.636 3464.77 3870.13 7689.88 7690.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1740 3.2e-05 512 330 625 559104 27.7171 13.3591 152.692 418.457 612.429 612.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1440 0.000256 1024 310 1125 67648 4.54749 3.41197 58.4445 104.82 171.329 171.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 0.000256 1024 140 500 2048 15.1154 3.52758 2.73859 104.732 126.315 126.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1930 0.001024 1024 350 600 17792 0.748672 10.9094 26.3205 38.0205 38.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 890 0.000512 512 190 225 29184 1.51715 0.831488 4.49546 26.3099 33.2773 33.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 3.2e-05 4096 220 2250 563712 201.849 124.249 6769.44 3699.09 10794.9 10795.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1640 3.2e-05 4096 390 1675 544256 213.626 127.734 5048.3 3785.16 9175.08 9175.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 0.000256 2048 70 200 76288 7.06355 31.4345 209.765 248.307 248.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1570 6.4e-05 2048 340 1225 272896 44.1776 28.388 937.863 838.553 1849.13 1849.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 3.2e-05 4096 290 1950 528384 223.809 130.475 5631.8 3870.26 9856.61 9856.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1740 3.2e-05 512 330 625 557056 27.7976 13.325 247.246 418.019 706.606 706.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1440 0.000256 1024 310 1125 67328 4.54237 3.4097 94.6722 104.656 207.383 207.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 25 380 0.000256 1024 140 500 0 3.45584 0.014624 102.199 105.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1930 0.001024 1024 350 600 17784 4.28938 16.1843 128.502 149.112 43.4073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 890 0.000512 512 190 225 28800 1.52538 0.84368 4.61437 26.0783 33.1895 33.2882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 3.2e-05 4096 220 2250 563328 202.392 124.498 7156.72 3691.04 11174.9 11175.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1640 3.2e-05 4096 390 1675 543744 214.173 127.919 5344.62 3782.55 9469.53 9469.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 0.000256 2048 70 200 76320 7.06006 33.11 209.678 249.893 249.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1570 6.4e-05 2048 340 1225 273024 44.3076 28.3444 991.333 837.526 1901.64 1901.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 3.2e-05 4096 290 1950 528192 224.113 130.59 5974.27 3865.95 10195.2 10195.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1740 3.2e-05 512 330 625 557568 27.6949 13.3464 264.177 417.495 722.931 723.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1440 0.000256 1024 310 1125 67680 4.57098 3.42221 101.406 104.895 214.399 214.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 25 380 0.000256 1024 140 500 0 3.48176 0.014464 103.245 106.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1930 0.001024 1024 350 600 17760 4.31536 15.4229 129.527 149.403 42.6291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 890 0.000512 512 190 225 28160 1.52886 0.835264 4.46464 25.9655 32.9188 33.0164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 3.2e-05 4096 220 2250 563200 202.001 124.514 6945.43 3680.98 10953.2 10953.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1640 3.2e-05 4096 390 1675 544000 213.578 127.862 5172.07 3786.33 9300.11 9300.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 0.000256 2048 70 200 76320 7.08992 32.2458 209.701 249.08 249.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1570 6.4e-05 2048 340 1225 272640 44.2039 28.3382 964.249 838.028 1874.95 1875.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 3.2e-05 4096 290 1950 528640 223.368 130.542 5797.2 3870.46 10021.8 10022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1740 3.2e-05 512 330 625 558080 27.8733 13.367 256.675 419.092 717.227 717.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1440 0.000256 1024 310 1125 67200 4.53837 3.41606 97.8264 104.521 210.402 210.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 380 0.000256 1024 140 500 0 3.4792 0.015296 103.346 106.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1930 0.001024 1024 350 600 17600 4.30928 10.8354 129.522 144.804 37.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 890 0.000512 512 190 225 28160 1.52787 0.83968 3.26691 26.012 31.7763 31.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 3.2e-05 4096 220 2250 563200 201.689 124.461 4880.24 3681.97 8888.64 8888.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1640 3.2e-05 4096 390 1675 544000 213.428 127.777 3633.08 3787.4 7761.96 7762.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 0.000256 2048 70 200 76160 7.09165 22.5803 209.451 239.167 239.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1570 6.4e-05 2048 340 1225 272640 44.1441 28.3932 676.075 838.101 1586.85 1586.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 3.2e-05 4096 290 1950 528640 223.193 130.351 4054.49 3867.18 8275.49 8275.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1740 3.2e-05 512 330 625 552960 28.2457 13.3516 180.004 419.162 640.984 641.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1440 0.000256 1024 310 1125 66560 4.53213 3.39562 68.541 104.196 180.768 180.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 25 380 0.000256 1024 140 500 0 3.47987 0.014336 103.261 106.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1930 0.001024 1024 350 600 17760 4.31488 18.4381 129.566 152.459 45.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 890 0.000512 512 190 225 28416 1.52205 0.835872 5.56666 25.9672 34.0284 34.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 3.2e-05 4096 220 2250 562944 201.499 124.336 8444.19 3680.48 12450.8 12451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1640 3.2e-05 4096 390 1675 543744 213.113 127.695 6296.38 3785.17 10422.6 10422.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 0.000256 2048 70 200 76224 7.06374 39.041 209.394 255.543 255.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1570 6.4e-05 2048 340 1225 272640 44.0781 28.3321 1168.75 841.374 2082.68 2082.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 3.2e-05 4096 290 1950 528384 222.891 130.343 7030.29 3865.06 11248.9 11249.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1740 3.2e-05 512 330 625 552960 27.741 13.2793 311.921 416.28 769.445 769.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1440 0.000256 1024 310 1125 67584 4.5345 3.40992 119.893 104.806 232.747 232.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 25 380 0.000256 1024 140 500 0 3.48979 0.016384 103.256 106.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1930 0.001024 1024 350 600 17700 4.32333 18.5914 129.486 152.533 45.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 890 0.000512 512 190 225 28000 1.53843 0.836448 5.55392 25.9679 34.0251 34.1238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 3.2e-05 4096 220 2250 563200 202.916 124.867 8490.47 3701.07 12519.6 12519.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1640 3.2e-05 4096 390 1675 544000 214.806 128.137 6340.98 3785.54 10469.7 10470
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 0.000256 2048 70 200 76300 7.06573 39.4111 209.676 256.198 256.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1570 6.4e-05 2048 340 1225 272800 44.3507 28.3911 1173.28 837.117 2083.27 2083.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 3.2e-05 4096 290 1950 528800 224.493 130.746 7084.31 3867.13 11307 11307.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1740 3.2e-05 512 330 625 556800 27.6235 13.3263 315.201 416.468 772.849 773.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1440 0.000256 1024 310 1125 67600 4.57619 3.42016 120.161 104.856 233.116 233.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 380 0.000256 1024 140 500 0 3.49546 0.01568 103.496 107.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1930 0.001024 1024 350 600 17600 4.33062 12.9725 129.75 147.189 40.1497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 890 0.000512 512 190 225 27200 1.55933 0.840544 3.65891 26.0609 32.25 32.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 3.2e-05 4096 220 2250 561600 203.266 124.882 5690.03 3689.04 9707.49 9707.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1640 3.2e-05 4096 390 1675 542400 215.395 128.193 4239.5 3790.65 8374.02 8374.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 0.000256 2048 70 200 76200 7.07408 26.5277 209.816 243.464 243.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1570 6.4e-05 2048 340 1225 272000 44.38 28.4094 782.71 844.402 1700.04 1700.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 3.2e-05 4096 290 1950 528000 224.303 130.582 4742.66 3872.55 8970.38 8970.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1740 3.2e-05 512 330 625 550400 27.4544 13.1531 207.884 412.739 661.448 661.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1440 0.000256 1024 310 1125 67200 4.55424 3.4152 80.3091 104.563 192.946 193.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 380 0.000256 1024 140 500 0 3.41056 0.016416 101.208 104.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1930 0.001024 1024 350 600 17696 4.24221 17.3323 127.443 149.15 44.4826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 890 0.000512 512 190 225 28672 1.51757 0.84352 5.35917 26.0612 33.9064 34.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 3.2e-05 4096 220 2250 563584 201.814 124.418 8207.35 3677.34 12211.2 12211.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1640 3.2e-05 4096 390 1675 543872 213.735 127.871 6107.45 3782.94 10232.3 10232.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 0.000256 2048 70 200 76272 7.1168 38.1139 209.627 254.901 254.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1570 6.4e-05 2048 340 1225 272384 44.1877 28.3807 1136.4 836.61 2045.72 2045.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 3.2e-05 4096 290 1950 527744 224.034 130.668 6815.69 3885.07 11055.7 11056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1740 3.2e-05 512 330 625 559104 27.7339 13.3632 304.983 423.041 769.335 769.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1440 0.000256 1024 310 1125 67648 4.54502 3.41197 117.507 104.807 230.372 230.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 25 380 0.000256 1024 140 500 0 3.49155 0.017696 103.29 106.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1930 0.001024 1024 350 600 17640 4.32381 15.7571 129.464 149.677 42.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 890 0.000512 512 190 225 27840 1.54214 0.833536 5.15699 25.9877 33.6475 33.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 3.2e-05 4096 220 2250 562560 202.47 124.504 7912.84 3678.04 11918.1 11918.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1640 3.2e-05 4096 390 1675 543360 214.086 127.883 5897.38 3802.49 10042.1 10042.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 0.000256 2048 70 200 76200 7.06586 36.7335 217.183 261.028 261.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1570 6.4e-05 2048 340 1225 272640 44.3071 28.473 1099.48 850.143 2022.54 2022.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 3.2e-05 4096 290 1950 528000 223.923 130.557 6587.82 3863.44 10806 10806.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1740 3.2e-05 512 330 625 552960 28.0853 13.3449 291.431 417.374 750.449 750.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1440 0.000256 1024 310 1125 67200 4.55933 3.4119 112.226 104.569 224.865 224.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 380 0.000256 1024 140 500 0 3.48909 0.015104 103.45 107.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1930 0.001024 1024 350 600 17520 4.31907 11.574 129.623 145.651 38.6638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 890 0.000512 512 190 225 26880 1.56637 0.8432 3.43936 26.254 32.2281 32.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 3.2e-05 4096 220 2250 562560 202.401 124.627 5292.46 3685.26 9305.03 9305.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1640 3.2e-05 4096 390 1675 543360 214.436 127.972 3940.12 3786.05 8068.85 8069.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 0.000256 2048 70 200 76080 7.05939 24.6293 209.457 241.19 241.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1570 6.4e-05 2048 340 1225 270720 44.2313 28.3058 726.916 834.873 1634.46 1634.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 3.2e-05 4096 290 1950 528000 224.007 130.511 4400.18 3869.29 8624.25 8624.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1740 3.2e-05 512 330 625 537600 28.3209 13.1474 191.446 412.252 645.384 645.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1440 0.000256 1024 310 1125 67200 4.55389 3.41235 75.2366 104.732 188.033 188.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 0.000256 1024 140 480 3072 14.9274 3.52598 4.25677 104.705 127.619 127.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1930 0.001024 1024 350 608 17792 0.69728 8.89744 26.3088 35.9477 36.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 890 0.000512 512 190 224 28416 1.53216 0.832832 6.27498 26.294 35.0587 35.1642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1410 3.2e-05 4096 220 2240 563456 202.039 124.393 6302.46 3705.75 10334.9 10335.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1640 3.2e-05 4096 390 1664 545024 213.641 127.617 7750.25 3797.33 11889.1 11889.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1770 0.000256 2048 70 192 76416 7.06086 43.766 217.362 268.235 268.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1570 6.4e-05 2048 340 1216 273408 44.121 28.5102 768.314 843.108 1684.19 1684.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1300 3.2e-05 4096 290 1952 528384 224.424 130.454 8687.44 3873.09 12915.7 12915.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1740 3.2e-05 512 330 640 561152 27.6744 13.353 210.543 419.414 671.204 671.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1440 0.000256 1024 310 1120 67840 4.54874 3.41549 77.7681 104.969 190.805 190.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 380 0.000256 1024 140 480 2048 15.1512 3.52269 2.82666 104.748 126.455 126.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1930 0.001024 1024 350 608 17728 0.693504 5.80557 26.2666 32.8068 32.8738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 890 0.000512 512 190 224 28160 1.536 0.82944 6.20051 26.3199 35.0135 35.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1410 3.2e-05 4096 220 2240 563200 202.888 124.398 9799.38 3702.65 13829.6 13829.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1640 3.2e-05 4096 390 1664 544768 214.266 127.608 7859.19 3782.74 11984.1 11984.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1770 0.000256 2048 70 192 76352 7.12496 43.7146 209.711 260.597 260.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1570 6.4e-05 2048 340 1216 273408 44.2807 28.3294 1142.89 838.683 2054.32 2054.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1300 3.2e-05 4096 290 1952 527872 225.011 130.531 8691.87 3873.58 12921.3 12921.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1740 3.2e-05 512 330 640 557056 27.8316 13.3247 135.901 418.062 595.34 595.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1440 0.000256 1024 310 1120 67584 4.54138 3.40819 50.4325 104.768 163.255 163.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 0.000256 1024 140 480 2560 15.1449 3.5439 2.93008 104.971 126.792 126.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1930 0.001024 1024 350 608 17800 0.694624 9.11811 26.3086 36.1656 36.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 890 0.000512 512 190 224 28160 1.536 0.825024 6.54995 26.1458 35.1829 35.2891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 3.2e-05 4096 220 2240 563520 203.041 124.724 5712.05 3682.3 9722.39 9722.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1640 3.2e-05 4096 390 1664 545280 214.85 127.845 7817.67 3799.86 11960.5 11960.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 0.000256 2048 70 192 76400 7.11498 25.0643 213.863 246.086 246.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1570 6.4e-05 2048 340 1216 273600 44.2649 28.372 778.921 837.771 1689.46 1689.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1300 3.2e-05 4096 290 1952 528320 224.911 130.771 4893.16 3875.2 9124.31 9124.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1740 3.2e-05 512 330 640 560640 27.7949 13.3842 216.714 419.086 677.192 677.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1440 0.000256 1024 310 1120 67840 4.57424 3.42358 79.5666 104.896 192.561 192.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 32 380 0.000256 1024 140 480 0 3.48365 0.014816 103.256 106.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1930 0.001024 1024 350 608 17760 4.31709 8.4567 129.571 142.481 35.6915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 890 0.000512 512 190 224 27520 1.53578 0.837504 6.3959 25.9624 34.8575 34.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1410 3.2e-05 4096 220 2240 563200 202.059 124.483 3676.67 3681.38 7684.85 7685.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1640 3.2e-05 4096 390 1664 544640 214.08 127.715 7512.36 3783.53 11638 11638.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1770 0.000256 2048 70 192 76320 7.05322 44.3286 209.456 260.882 260.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1570 6.4e-05 2048 340 1216 273280 44.205 28.3298 502.518 838.006 1413.19 1413.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1300 3.2e-05 4096 290 1952 528000 224.133 130.652 3700.96 3874.6 7930.62 7930.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1740 3.2e-05 512 330 640 558080 27.9034 13.3722 138.887 419.208 599.583 599.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1440 0.000256 1024 310 1120 67520 4.53402 3.40742 51.1988 104.534 163.777 163.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 0.000256 1024 140 480 1536 14.9574 3.48435 2.21267 103.338 124.187 124.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1930 0.001024 1024 350 608 17760 0.843776 10.9117 26.2864 38.0887 38.1542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 890 0.000512 512 190 224 28416 1.5327 0.827392 4.1407 26.2114 32.8388 32.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 3.2e-05 4096 220 2240 563328 202.194 124.546 6154.21 3684.03 10165.3 10165.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1640 3.2e-05 4096 390 1664 544896 213.341 127.709 4618.15 3807.51 8766.99 8767.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 0.000256 2048 70 192 76416 7.07219 27.215 214.493 248.825 248.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1570 6.4e-05 2048 340 1216 273408 44.0998 28.3407 844.989 858.534 1776.1 1776.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 3.2e-05 4096 290 1952 528384 223.831 130.602 5144.98 3875.87 9375.56 9375.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1740 3.2e-05 512 330 640 559104 27.7268 13.3693 232.396 418.683 692.398 692.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1440 0.000256 1024 310 1120 67584 4.54448 3.41014 85.9555 104.807 198.821 198.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 32 380 0.000256 1024 140 480 0 3.48134 0.015232 103.259 106.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1930 0.001024 1024 350 608 17664 4.31242 8.77258 129.461 142.681 35.8927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 890 0.000512 512 190 224 27648 1.53238 0.837248 7.2447 25.9708 35.7118 35.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 3.2e-05 4096 220 2240 562944 201.512 124.34 3916.22 3679.51 7921.85 7922.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1640 3.2e-05 4096 390 1664 544512 213.068 127.56 8596.16 3780.89 12717.9 12718.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 0.000256 2048 70 192 76320 7.08672 17.7172 209.588 234.435 234.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1570 6.4e-05 2048 340 1216 272640 44.1071 28.2787 538.669 843.304 1454.49 1454.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1300 3.2e-05 4096 290 1952 527616 223.429 130.457 3463.98 3873.31 7691.44 7691.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1740 3.2e-05 512 330 640 552960 27.7598 13.2772 149.204 416.379 606.83 607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1440 0.000256 1024 310 1120 67584 4.53805 3.41197 55.7382 104.792 168.584 168.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 0.000256 1024 140 480 1792 15.0224 3.49594 2.47392 103.714 124.908 125.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1930 0.001024 1024 350 608 17752 0.842656 10.5835 26.3002 37.7705 37.8327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 890 0.000512 512 190 224 28224 1.54845 0.833632 4.02042 26.353 32.8833 32.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 3.2e-05 4096 220 2240 562688 203.138 124.742 6042.78 3685.56 10056.5 10056.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1640 3.2e-05 4096 390 1664 544768 213.962 127.801 4506.73 3781.87 8630.64 8630.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 0.000256 2048 70 192 76384 7.05101 26.9496 209.734 243.779 243.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1570 6.4e-05 2048 340 1216 273280 44.3132 28.4596 829.962 838.465 1741.33 1741.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 3.2e-05 4096 290 1952 527744 224.865 130.818 5050.07 3873.22 9279.24 9279.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1740 3.2e-05 512 330 640 559104 27.7947 13.3706 228.49 418.807 688.678 688.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1440 0.000256 1024 310 1120 67648 4.5608 3.42208 85.046 104.846 197.974 198.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 380 0.000256 1024 140 480 0 3.41165 0.016384 101.31 104.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1930 0.001024 1024 350 608 17696 4.24515 8.67664 127.603 140.654 35.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 890 0.000512 512 190 224 27776 1.54486 0.839712 2.7449 26.0932 31.3495 31.4511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 3.2e-05 4096 220 2240 562688 202.472 124.645 3902.81 3685.79 7916 7916.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1640 3.2e-05 4096 390 1664 544768 213.204 127.685 2940.69 3782.34 7064.2 7064.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 0.000256 2048 70 192 76272 7.06394 17.793 209.683 234.586 234.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1570 6.4e-05 2048 340 1216 272384 44.2163 28.3694 533.747 837.326 1443.79 1443.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 3.2e-05 4096 290 1952 527744 223.982 130.637 3274.91 3873.54 7503.33 7503.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1740 3.2e-05 512 330 640 559104 27.7218 13.3589 147.138 418.875 607.308 607.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1440 0.000256 1024 310 1120 67648 4.54602 3.41232 54.5473 104.908 167.519 167.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 380 0.000256 1024 140 480 0 3.42074 0.01552 101.395 104.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1930 0.001024 1024 350 608 17640 4.25376 7.36058 127.69 139.437 34.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 890 0.000512 512 190 224 26880 1.51894 0.81744 6.62518 25.5305 34.6192 34.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 3.2e-05 4096 220 2240 561792 202.669 124.57 3225.23 3682.16 7234.91 7235.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1640 3.2e-05 4096 390 1664 542976 214.748 127.806 7661.63 3790.57 11795 11795.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 0.000256 2048 70 192 76272 7.07888 14.9479 217.253 239.323 239.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1570 6.4e-05 2048 340 1216 272832 44.2875 28.3435 441.811 837.559 1355.42 1355.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1300 3.2e-05 4096 290 1952 526848 224.293 130.604 2892.6 3894.8 7142.57 7142.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1740 3.2e-05 512 330 640 559104 27.7921 13.3704 121.986 433.176 596.534 596.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1440 0.000256 1024 310 1120 67200 4.56723 3.42426 44.81 104.999 157.899 157.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 0.000256 1024 140 480 2048 15.1271 3.52461 2.80877 104.67 126.341 126.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1930 0.001024 1024 350 608 17728 0.843744 10.4468 26.2531 37.5869 37.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 890 0.000512 512 190 224 28160 1.54157 0.831008 4.08752 26.2942 32.8835 32.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 3.2e-05 4096 220 2240 563200 202.194 124.438 6187.9 3699.76 10214.6 10214.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1640 3.2e-05 4096 390 1664 544768 213.235 127.577 4616.15 3780.23 8737.48 8737.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 0.000256 2048 70 192 76352 7.07789 27.609 209.619 244.348 244.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1570 6.4e-05 2048 340 1216 273408 44.1356 28.3032 847.882 837.969 1758.43 1758.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 3.2e-05 4096 290 1952 527872 224.024 130.495 5167.9 3870.86 9393.55 9393.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1740 3.2e-05 512 330 640 557056 27.7988 13.3263 229.79 417.75 688.883 689.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1440 0.000256 1024 310 1120 67584 4.5391 3.40378 85.457 104.599 198.1 198.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 32 380 0.000256 1024 140 480 0 3.45562 0.014816 102.283 105.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1930 0.001024 1024 350 608 17712 4.28714 18.7602 128.542 151.728 45.9385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 890 0.000512 512 190 224 28224 1.53485 0.841504 5.81059 26.1017 34.409 34.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 3.2e-05 4096 220 2240 562752 202.472 124.649 8659.92 3683.81 12671.1 12671.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1640 3.2e-05 4096 390 1664 544320 213.678 127.837 6428.34 3784.74 10554.9 10555.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 0.000256 2048 70 192 76392 7.06422 38.6645 209.779 255.552 255.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1570 6.4e-05 2048 340 1216 273024 44.3031 28.3654 1191.88 842.325 2107 2107.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 3.2e-05 4096 290 1952 527616 224.407 130.738 7229.89 3872.1 11457.4 11457.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1740 3.2e-05 512 330 640 557568 27.7076 13.3492 329.081 417.697 788.045 788.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1440 0.000256 1024 310 1120 67680 4.56688 3.42387 122.478 104.985 235.555 235.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 380 0.000256 1024 140 480 0 3.46112 0.015424 102.464 106.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1930 0.001024 1024 350 608 17496 4.29286 10.2909 128.621 143.343 37.3656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 890 0.000512 512 190 224 27648 1.53101 0.82976 3.3071 25.8133 31.6108 31.7097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 3.2e-05 4096 220 2240 561600 203.008 124.8 4506.43 3684.67 8519.17 8519.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1640 3.2e-05 4096 390 1664 542592 214.793 127.979 3387.61 3786.73 7517.38 7517.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 0.000256 2048 70 192 76248 7.0824 20.6733 209.823 237.622 237.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1570 6.4e-05 2048 340 1216 271296 44.3462 28.3592 625.899 835.443 1534.18 1534.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 3.2e-05 4096 290 1952 527040 224.334 130.639 3824.38 3870.15 8049.77 8050.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1740 3.2e-05 512 330 640 552960 28.083 13.3519 177.375 417.695 636.725 636.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1440 0.000256 1024 310 1120 67392 4.56077 3.41939 65.4116 104.78 178.274 178.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 32 380 0.000256 1024 140 480 0 3.47955 0.014816 103.333 106.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1930 0.001024 1024 350 608 17760 4.31638 18.1586 129.667 152.276 45.4163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 890 0.000512 512 190 224 27520 1.54013 0.833984 5.32858 25.9788 33.8093 33.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 3.2e-05 4096 220 2240 563200 201.96 124.512 8165.88 3684.06 12176.7 12176.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1640 3.2e-05 4096 390 1664 544640 213.203 127.697 6057 3800.24 10198.4 10198.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 0.000256 2048 70 192 76320 7.05648 36.1386 209.605 252.842 252.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1570 6.4e-05 2048 340 1216 273280 44.1369 28.3341 1118 838.706 2029.31 2029.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 3.2e-05 4096 290 1952 528000 223.789 130.611 6822.56 3873.19 11050.4 11050.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1740 3.2e-05 512 330 640 558080 27.8617 13.3707 311.143 419.421 772.012 772.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1440 0.000256 1024 310 1120 67520 4.52688 3.40867 114.301 104.605 226.945 227.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 380 0.000256 1024 140 480 0 3.47955 0.015072 103.352 106.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1930 0.001024 1024 350 608 17600 4.31846 12.4915 129.555 146.509 39.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 890 0.000512 512 190 224 26880 1.55789 0.838656 3.61507 26.0118 32.1508 32.2506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 3.2e-05 4096 220 2240 563200 201.65 124.509 5475.86 3682.75 9485.05 9485.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1640 3.2e-05 4096 390 1664 544000 213.48 127.744 4060.1 3785.03 8186.64 8186.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 0.000256 2048 70 192 76160 7.11885 24.4441 209.285 240.889 240.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1570 6.4e-05 2048 340 1216 272640 44.1289 28.306 743.52 844.565 1660.66 1660.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 3.2e-05 4096 290 1952 527360 224.226 130.594 4565.35 3878.84 8799.29 8799.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1740 3.2e-05 512 330 640 552960 28.2305 13.3586 203.934 419.173 664.92 665.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1440 0.000256 1024 310 1120 67200 4.51786 3.39558 76.2672 104.201 188.491 188.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 380 0.000256 1024 140 480 0 3.48784 0.014944 103.457 107.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1930 0.001024 1024 350 608 17520 4.31933 10.0358 129.666 144.159 37.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 890 0.000512 512 190 224 26880 1.56045 0.838368 3.2272 26.0631 31.817 31.9146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 3.2e-05 4096 220 2240 562560 202.411 124.66 4620.6 3679.09 8627.04 8627.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1640 3.2e-05 4096 390 1664 543360 214.371 127.983 3421.58 3782.16 7546.36 7546.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 0.000256 2048 70 192 76080 7.04858 20.6254 209.281 236.998 237.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1570 6.4e-05 2048 340 1216 270720 44.2149 28.3505 622.931 834.891 1530.52 1530.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 3.2e-05 4096 290 1952 526080 225.621 130.904 3842.62 3874.79 8074.2 8074.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1740 3.2e-05 512 330 640 537600 28.3525 13.1432 168.039 412.254 622.003 622.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1440 0.000256 1024 310 1120 67200 4.54957 3.41277 64.2817 104.737 177.083 177.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 32 380 0.000256 1024 140 480 0 3.47955 0.015776 103.264 106.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1930 0.001024 1024 350 608 17664 4.30982 16.068 129.467 149.979 43.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 890 0.000512 512 190 224 27648 1.53709 0.837632 5.1367 25.9712 33.6106 33.7108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 3.2e-05 4096 220 2240 562944 201.508 124.354 7692.76 3679.78 11698.7 11698.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1640 3.2e-05 4096 390 1664 544512 212.601 127.565 5709.26 3780.6 9830.29 9830.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 0.000256 2048 70 192 76320 7.06416 34.5129 209.538 251.16 251.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1570 6.4e-05 2048 340 1216 272640 44.1159 28.3587 1056.86 836.713 1966.18 1966.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 3.2e-05 4096 290 1952 527616 223.381 130.467 6424.73 3873.4 10652.2 10652.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1740 3.2e-05 512 330 640 552960 27.7474 13.2777 288.775 416.65 746.673 746.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1440 0.000256 1024 310 1120 67584 4.53952 3.41107 108.937 104.8 221.79 221.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 32 380 0.000256 1024 140 480 0 3.49123 0.016256 103.267 106.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1930 0.001024 1024 350 608 17700 4.32682 16.7996 129.528 150.791 43.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 890 0.000512 512 190 224 28000 1.53386 0.83968 5.18362 25.9738 33.6599 33.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 3.2e-05 4096 220 2240 563200 202.966 124.87 7581.06 3682.86 11592 11592.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1640 3.2e-05 4096 390 1664 544800 214.154 127.957 5623.46 3785.52 9751.37 9751.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 0.000256 2048 70 192 76300 7.07174 33.7611 209.461 250.335 250.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1570 6.4e-05 2048 340 1216 272800 44.3534 28.3542 1036.94 838.449 1948.23 1948.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 3.2e-05 4096 290 1952 528000 224.855 130.811 6322.37 3875.12 10553.4 10553.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1740 3.2e-05 512 330 640 556800 27.6327 13.3185 288.608 416.507 746.285 746.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1440 0.000256 1024 310 1120 67600 4.56806 3.42214 106.871 104.867 219.833 219.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 380 0.000256 1024 140 480 0 3.49213 0.015424 103.4 107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1930 0.001024 1024 350 608 17600 4.32598 11.7143 129.661 145.838 38.8981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 890 0.000512 512 190 224 27200 1.55952 0.838816 3.57213 26.0399 32.1348 32.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 3.2e-05 4096 220 2240 561600 203.219 124.878 5322.74 3686.95 9338.06 9338.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1640 3.2e-05 4096 390 1664 544000 214.089 127.832 3963.65 3795.68 8101.53 8101.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 0.000256 2048 70 192 76200 7.0697 23.5525 218.733 249.398 249.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1570 6.4e-05 2048 340 1216 272000 44.3552 28.3765 723.524 856.046 1652.44 1652.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 3.2e-05 4096 290 1952 526400 225.538 130.823 4451.14 3896.26 8704.03 8704.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1740 3.2e-05 512 330 640 550400 27.4603 13.5351 201.361 412.217 654.792 654.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1440 0.000256 1024 310 1120 67200 4.5519 3.41062 74.4599 104.463 186.993 187.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 380 0.000256 1024 140 480 0 3.50208 0.014528 103.621 107.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1930 0.001024 1024 350 608 17400 4.33014 10.5187 129.766 144.747 37.5808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 890 0.000512 512 190 224 26400 1.59488 0.84608 3.05238 26.126 31.7448 31.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 3.2e-05 4096 220 2240 561600 203.268 125.042 4395.21 3688.05 8411.84 8412.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1640 3.2e-05 4096 390 1664 542400 215.19 128.339 3263.68 3815.72 7423.2 7423.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 0.000256 2048 70 192 75900 7.04227 19.9478 209.066 236.096 236.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1570 6.4e-05 2048 340 1216 271200 44.5774 28.4385 601.069 838.335 1512.55 1512.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 3.2e-05 4096 290 1952 525600 226.319 131.144 3677.97 3881.43 7917.14 7917.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1740 3.2e-05 512 330 640 537600 28.3872 13.1645 162.548 412.722 617.036 617.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1440 0.000256 1024 310 1120 66000 4.5271 3.38659 60.9918 103.612 172.626 172.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 380 0.000256 1024 140 480 0 3.41136 0.016288 101.219 104.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1930 0.001024 1024 350 608 17696 4.24694 16.0869 127.487 147.954 43.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 890 0.000512 512 190 224 27776 1.53936 0.84048 4.92797 26.0632 33.4994 33.5974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 3.2e-05 4096 220 2240 562688 202.329 124.653 7421.98 3682.49 11431.7 11431.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1640 3.2e-05 4096 390 1664 544768 213.056 127.685 5513.43 3780.58 9635.02 9635.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 0.000256 2048 70 192 76272 7.05126 33.0882 209.436 249.62 249.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1570 6.4e-05 2048 340 1216 272384 44.1964 28.3412 1014.92 836.692 1924.28 1924.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 3.2e-05 4096 290 1952 527744 223.98 130.633 6215.33 3874.06 10444.3 10444.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1740 3.2e-05 512 330 640 559104 27.7416 13.3639 283.646 418.39 743.359 743.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1440 0.000256 1024 310 1120 67648 4.54464 3.41443 104.855 104.814 217.732 217.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 380 0.000256 1024 140 480 0 3.42294 0.015616 101.592 105.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1930 0.001024 1024 350 608 17472 4.25827 9.83366 127.881 142.118 37.0459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 890 0.000512 512 190 224 26880 1.5296 0.827392 3.03923 25.6369 31.1599 31.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 3.2e-05 4096 220 2240 561792 202.558 124.665 4224.29 3702.12 8253.89 8254.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1640 3.2e-05 4096 390 1664 542976 214.26 127.916 3146.24 3784.08 7272.75 7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 0.000256 2048 70 192 75936 7.10106 18.8127 209.239 235.196 235.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1570 6.4e-05 2048 340 1216 271488 44.3026 28.4179 581.242 837.82 1491.91 1492.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 3.2e-05 4096 290 1952 526848 224.519 130.584 3542.7 3870.46 7768.52 7768.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1740 3.2e-05 512 330 640 559104 27.7627 13.3644 163.845 418.802 623.989 624.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1440 0.000256 1024 310 1120 65856 4.50045 3.37043 58.9634 103.393 170.33 170.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 380 0.000256 1024 140 480 0 3.48227 0.016192 103.37 106.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1930 0.001024 1024 350 608 17640 4.3161 16.5601 129.592 150.607 43.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 890 0.000512 512 190 224 27840 1.53731 0.837856 4.88608 26.0027 33.3908 33.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 3.2e-05 4096 220 2240 562560 202.504 124.501 7343.07 3682.82 11353.2 11353.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1640 3.2e-05 4096 390 1664 544320 213.4 127.67 5447.71 3778.51 9567.56 9567.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 0.000256 2048 70 192 76320 7.07142 32.3542 209.768 249.235 249.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1570 6.4e-05 2048 340 1216 272640 44.3418 28.331 998.986 837.852 1909.64 1909.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 3.2e-05 4096 290 1952 527040 224.594 130.704 6140.52 3871.38 10367.5 10367.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1740 3.2e-05 512 330 640 552960 28.0973 13.355 270.562 417.719 729.948 730.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1440 0.000256 1024 310 1120 67200 4.55475 3.4143 100.717 104.655 213.442 213.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 380 0.000256 1024 140 480 0 3.4857 0.014784 103.457 107.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1930 0.001024 1024 350 608 17520 4.31923 11.6003 129.662 145.72 38.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 890 0.000512 512 190 224 26880 1.5632 0.839584 3.6208 26.0692 32.2199 32.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 3.2e-05 4096 220 2240 562560 202.462 124.625 5173.7 3679.2 9180.27 9180.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1640 3.2e-05 4096 390 1664 543360 214.422 128.017 3831.54 3788.36 7962.62 7962.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 0.000256 2048 70 192 76080 7.05526 23.0034 209.275 239.376 239.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1570 6.4e-05 2048 340 1216 270720 44.218 28.3138 704.281 834.967 1611.92 1612.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 3.2e-05 4096 290 1952 526080 225.592 130.877 4302.4 3874.98 8534.13 8534.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1740 3.2e-05 512 330 640 537600 28.3448 13.1437 190.184 412.33 644.229 644.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1440 0.000256 1024 310 1120 67200 4.55178 3.41408 73.2546 104.735 186.06 186.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 0.000256 1024 140 480 3072 14.9399 3.52438 4.6607 104.694 128.022 128.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1930 0.001024 1024 350 624 17760 0.837632 10.2359 26.3224 37.4386 37.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 890 0.000512 512 190 240 27392 1.55709 0.833024 7.28342 26.2861 36.0915 36.1961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1410 3.2e-05 4096 220 2256 562176 202.224 124.69 6158 3691.33 10176.5 10176.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1640 3.2e-05 4096 390 1680 544768 213.312 127.66 9251.19 3788.41 13380.9 13381.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1770 0.000256 2048 70 192 76416 7.07046 50.2332 209.838 267.183 267.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1570 6.4e-05 2048 340 1248 272384 44.1472 28.3422 853.824 838.447 1764.9 1765.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1300 3.2e-05 4096 290 1968 527872 224.076 130.532 10397.6 3875.57 14628 14628.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1740 3.2e-05 512 330 624 561152 27.6515 13.3581 225.32 419.33 685.871 686.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1440 0.000256 1024 310 1104 67328 4.55517 3.4153 84.9854 104.961 198.016 198.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 380 0.000256 1024 140 480 2048 15.1393 3.52662 3.17267 104.737 126.782 126.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1930 0.001024 1024 350 624 17728 0.693504 6.58966 26.32 33.6472 33.7108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 890 0.000512 512 190 240 27136 1.56803 0.831168 7.13482 26.3092 35.9704 36.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1410 3.2e-05 4096 220 2256 561664 203.149 124.728 11637.3 3691.65 15657.1 15657.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1640 3.2e-05 4096 390 1680 544256 214.053 127.707 9216.54 3789.16 13347.7 13348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1770 0.000256 2048 70 192 76352 7.19667 50.1105 209.619 266.97 267.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1570 6.4e-05 2048 340 1248 272384 44.3035 28.3111 1283.99 838.55 2195.3 2195.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1300 3.2e-05 4096 290 1968 527360 224.751 130.587 10390.7 3875.76 14622.1 14622.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1740 3.2e-05 512 330 624 557056 27.8107 13.3247 145.121 417.924 604.391 604.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1440 0.000256 1024 310 1104 67072 4.54205 3.40592 55.1051 104.66 167.813 167.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 48 380 0.000256 1024 140 480 0 3.47859 0.015424 103.255 106.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1930 0.001024 1024 350 624 17664 4.30858 7.54118 129.515 141.504 34.7187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 890 0.000512 512 190 240 26880 1.55536 0.834176 7.16682 25.9751 35.658 35.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1410 3.2e-05 4096 220 2256 561408 202.634 124.688 11602.4 3688.15 15618.2 15618.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1640 3.2e-05 4096 390 1680 543744 213.679 127.692 9399.59 3785.12 13526.4 13526.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1770 0.000256 2048 70 192 76320 7.05331 50.0235 209.555 266.677 266.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1570 6.4e-05 2048 340 1248 271872 44.2577 28.266 1258.44 836.708 2167.81 2167.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1300 3.2e-05 4096 290 1968 526848 224.636 130.56 10402.2 3873.38 14631.1 14631.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1740 3.2e-05 512 330 624 552960 27.7877 13.2849 118.837 416.272 576.397 576.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1440 0.000256 1024 310 1104 67200 4.54189 3.40662 45.5508 104.8 158.402 158.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 0.000256 1024 140 480 2560 15.1331 3.54509 3.05891 105.07 127.012 127.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1930 0.001024 1024 350 624 17760 0.84368 9.94704 26.34 37.1766 37.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 890 0.000512 512 190 240 27200 1.55802 0.82816 6.596 26.1692 35.2758 35.3822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 3.2e-05 4096 220 2256 562240 203.519 125.041 5945.91 3692.77 9967.52 9967.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1640 3.2e-05 4096 390 1680 544640 215.254 127.988 7850.9 3787.16 11981.6 11981.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 0.000256 2048 70 192 76400 7.05062 26.3968 209.742 243.234 243.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1570 6.4e-05 2048 340 1248 272320 44.4144 28.3525 825.7 841.319 1739.93 1740.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1300 3.2e-05 4096 290 1968 527680 225.342 130.888 5093.89 3880.47 9330.88 9331.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1740 3.2e-05 512 330 624 560640 27.7392 13.3896 217.235 419.482 678.061 678.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1440 0.000256 1024 310 1104 67360 4.56822 3.4263 81.825 104.998 194.917 195.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 48 380 0.000256 1024 140 480 0 3.48282 0.015232 103.251 106.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1930 0.001024 1024 350 624 17680 4.3167 8.88192 129.522 142.858 36.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 890 0.000512 512 190 240 26880 1.55392 0.833536 6.50074 25.9645 34.9796 35.0782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 3.2e-05 4096 220 2256 561920 202.69 124.809 3876.45 3706.85 7911.07 7911.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1640 3.2e-05 4096 390 1680 544000 214.284 127.831 7573.17 3784.56 11700.1 11700.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1770 0.000256 2048 70 192 76320 7.0625 44.3375 209.545 260.989 261.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1570 6.4e-05 2048 340 1248 272000 44.2838 28.3075 539.81 837.993 1450.53 1450.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1300 3.2e-05 4096 290 1968 527360 224.24 130.687 3396.5 3873.74 7625.44 7625.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1740 3.2e-05 512 330 624 558080 27.8743 13.3734 141.773 419.178 602.408 602.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1440 0.000256 1024 310 1104 66880 4.54451 3.40819 53.5463 104.539 166.143 166.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 48 380 0.000256 1024 140 480 0 3.48563 0.01472 103.293 106.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1930 0.001024 1024 350 624 17640 4.31738 7.4592 129.555 141.469 34.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 890 0.000512 512 190 240 26880 1.5585 0.836768 6.46771 25.987 34.9742 35.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1410 3.2e-05 4096 220 2256 560640 203.477 124.946 3182.34 3688.13 7199.17 7199.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1640 3.2e-05 4096 390 1680 543360 215.082 127.834 8041.84 3780.89 12165.9 12166.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1770 0.000256 2048 70 192 76320 7.08342 45.1405 209.605 261.869 261.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1570 6.4e-05 2048 340 1248 271680 44.3883 28.3914 443.551 837.139 1353.6 1353.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1300 3.2e-05 4096 290 1968 526080 226.346 130.794 9009.97 3873.64 13241 13241.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1740 3.2e-05 512 330 624 552960 28.0949 13.3673 118.068 417.41 577.155 577.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1440 0.000256 1024 310 1104 66720 4.56742 3.41405 44.2805 104.576 156.94 157.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 0.000256 1024 140 480 1536 14.9414 3.48093 2.58947 103.352 124.568 124.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1930 0.001024 1024 350 624 17712 0.843584 14.422 26.2848 41.5937 41.6563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 890 0.000512 512 190 240 27264 1.55443 0.827008 5.63075 26.217 34.3535 34.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 3.2e-05 4096 220 2256 561792 202.787 124.882 8224.28 3692.95 12245.2 12245.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1640 3.2e-05 4096 390 1680 544512 213.591 127.785 6138.57 3793.92 10274.1 10274.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 0.000256 2048 70 192 76416 7.08 36.4806 209.777 253.378 253.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1570 6.4e-05 2048 340 1248 272256 44.1792 28.3831 1151.59 838.491 2062.78 2062.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 3.2e-05 4096 290 1968 527616 224.191 130.695 6875.95 3875.95 11107.1 11107.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1740 3.2e-05 512 330 624 559104 27.7077 13.3542 298.777 418.731 758.779 758.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1440 0.000256 1024 310 1104 67200 4.5464 3.41389 115.681 104.827 228.573 228.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 380 0.000256 1024 140 480 0 3.4784 0.0144 103.343 106.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1930 0.001024 1024 350 624 17664 4.30989 11.3705 129.63 145.447 38.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 890 0.000512 512 190 240 26880 1.54938 0.835584 9.32454 25.9891 37.8248 37.9252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 3.2e-05 4096 220 2256 561408 202.351 124.692 5175.52 3691.18 9194 9194.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1640 3.2e-05 4096 390 1680 543744 213.108 127.7 3840.8 3791.51 7973.37 7973.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 0.000256 2048 70 192 76320 7.11958 23.0352 209.736 239.932 239.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1570 6.4e-05 2048 340 1248 271872 44.1624 28.2917 722.895 837.249 1632.73 1632.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 3.2e-05 4096 290 1968 526848 224.125 130.59 4325.27 3876.61 8556.86 8557.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1740 3.2e-05 512 330 624 552960 27.7587 13.2773 190.943 416.723 648.912 649.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1440 0.000256 1024 310 1104 67200 4.53683 3.41197 72.3986 104.884 185.332 185.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 0.000256 1024 140 480 1792 15.0184 3.49462 2.91293 103.636 125.26 125.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1930 0.001024 1024 350 624 17696 0.841728 13.3897 26.2554 40.5314 40.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 890 0.000512 512 190 240 27328 1.56774 0.832064 5.24832 26.3316 34.1025 34.2111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 3.2e-05 4096 220 2256 561792 203.436 124.951 7582.69 3690.61 11602 11602.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1640 3.2e-05 4096 390 1680 544320 214.158 127.871 5664.71 3781.07 9788.07 9788.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 0.000256 2048 70 192 76384 7.08666 34.1693 209.652 250.953 251.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1570 6.4e-05 2048 340 1248 272384 44.3314 28.338 1065.25 837.772 1975.83 1975.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 3.2e-05 4096 290 1968 527296 224.98 130.808 6351.52 3872.33 10579.9 10580.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1740 3.2e-05 512 330 624 559104 27.7796 13.3795 277.72 418.424 737.514 737.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1440 0.000256 1024 310 1104 67200 4.56698 3.42192 106.763 104.76 219.613 219.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 380 0.000256 1024 140 480 0 3.41075 0.015328 101.297 104.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1930 0.001024 1024 350 624 17584 4.2433 11.1206 127.492 142.993 38.2378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 890 0.000512 512 190 240 26880 1.56166 0.842048 3.48365 26.0834 32.0999 32.1986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 3.2e-05 4096 220 2256 561792 202.77 124.852 4841.69 3690.08 8859.66 8859.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1640 3.2e-05 4096 390 1680 543872 213.717 127.873 3622.23 3792.58 7756.67 7756.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 0.000256 2048 70 192 76272 7.06826 22.004 209.535 238.652 238.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1570 6.4e-05 2048 340 1248 271488 44.2909 28.3371 673.763 837.224 1583.75 1583.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 3.2e-05 4096 290 1968 526848 224.765 130.762 4050.68 3877.8 8284.28 8284.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1740 3.2e-05 512 330 624 559104 27.7288 13.3673 182.846 418.705 642.86 643.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1440 0.000256 1024 310 1104 67200 4.54976 3.41392 67.4916 104.894 180.453 180.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 380 0.000256 1024 140 480 0 3.42294 0.015808 101.29 104.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1930 0.001024 1024 350 624 17472 4.25446 8.97376 127.392 140.755 35.9937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 890 0.000512 512 190 240 25536 1.56182 0.816864 3.03763 25.504 31.0463 31.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 3.2e-05 4096 220 2256 560448 203.342 124.888 3963.97 3685.19 7977.66 7977.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1640 3.2e-05 4096 390 1680 542976 214.022 127.803 2977.19 3781.8 7101.08 7101.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 0.000256 2048 70 192 76272 7.0527 17.8953 209.58 234.569 234.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1570 6.4e-05 2048 340 1248 271488 44.4532 28.33 555.394 836.794 1465.1 1465.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 3.2e-05 4096 290 1968 525504 225.505 130.8 3329.1 3872.71 7558.39 7558.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1740 3.2e-05 512 330 624 559104 27.7619 13.3714 149.417 418.334 609.098 609.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1440 0.000256 1024 310 1104 67200 4.56768 3.42525 55.6144 104.888 168.603 168.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 0.000256 1024 140 480 2048 15.1149 3.52422 3.13414 104.734 126.709 126.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1930 0.001024 1024 350 624 17728 0.8416 12.3411 26.3266 39.5557 39.6225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 890 0.000512 512 190 240 27136 1.56877 0.83072 5.19376 26.3097 34.0284 34.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 3.2e-05 4096 220 2256 561664 202.736 124.741 7369.28 3692.33 11389.4 11389.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1640 3.2e-05 4096 390 1680 544256 213.557 127.711 5501.17 3785.17 9627.88 9628.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 0.000256 2048 70 192 76352 7.08198 33.0655 209.672 249.862 249.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1570 6.4e-05 2048 340 1248 272384 44.2043 28.2972 1031.85 838.582 1943.07 1943.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 3.2e-05 4096 290 1968 527360 224.242 130.562 6174.16 3875.99 10405.2 10405.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1740 3.2e-05 512 330 624 557056 27.7835 13.3264 273.053 417.926 732.298 732.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1440 0.000256 1024 310 1104 67072 4.54128 3.40989 102.337 104.657 215.043 215.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 380 0.000256 1024 140 480 0 3.45715 0.014944 102.178 105.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1930 0.001024 1024 350 624 17712 4.29206 16.9323 128.468 149.828 44.1446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 890 0.000512 512 190 240 27072 1.56851 0.841728 4.99341 26.0742 33.6024 33.7039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 3.2e-05 4096 220 2256 561600 203.185 124.916 7270.28 3686.01 11284.7 11284.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1640 3.2e-05 4096 390 1680 543744 214.179 127.901 5408.75 3783.86 9534.95 9535.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 0.000256 2048 70 192 76392 7.08384 32.2662 209.621 249.015 249.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1570 6.4e-05 2048 340 1248 271872 44.4338 28.4417 1004.98 844.231 1922.22 1922.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 3.2e-05 4096 290 1968 527040 224.919 130.771 6096.17 3875.42 10327.6 10327.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1740 3.2e-05 512 330 624 557568 27.7105 13.3472 269.141 417.263 727.68 727.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1440 0.000256 1024 310 1104 67392 4.56544 3.42426 101.129 104.872 214.093 214.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 380 0.000256 1024 140 480 0 3.46314 0.016608 102.463 106.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1930 0.001024 1024 350 624 17496 4.29434 10.1275 128.68 143.239 37.2625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 890 0.000512 512 190 240 25920 1.5751 0.827872 2.98211 25.8129 31.3274 31.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 3.2e-05 4096 220 2256 559872 203.675 125.035 4226.56 3694.32 8249.85 8250.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1640 3.2e-05 4096 390 1680 542592 214.727 127.998 3159.45 3786.72 7289.17 7289.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 0.000256 2048 70 192 76248 7.09622 19.1222 209.809 236.071 236.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1570 6.4e-05 2048 340 1248 269568 44.5044 28.3546 587.268 835.528 1495.79 1495.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 3.2e-05 4096 290 1968 525312 226.13 130.929 3554.36 3879.88 7791.57 7791.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1740 3.2e-05 512 330 624 552960 28.083 13.3424 157.05 417.685 616.373 616.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1440 0.000256 1024 310 1104 66528 4.5743 3.41645 59.4816 104.781 172.352 172.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 380 0.000256 1024 140 480 0 3.48365 0.014336 103.335 106.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1930 0.001024 1024 350 624 17680 4.3175 16.7167 129.63 150.802 43.9343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 890 0.000512 512 190 240 26880 1.55526 0.836192 4.87341 25.9825 33.3749 33.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 3.2e-05 4096 220 2256 561920 202.628 124.857 7218.45 3691.71 11237.9 11238.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1640 3.2e-05 4096 390 1680 544000 213.456 127.836 5355.33 3796.07 9492.96 9493.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 0.000256 2048 70 192 76320 7.05536 31.8762 209.682 248.656 248.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1570 6.4e-05 2048 340 1248 272000 44.2813 28.3888 998.086 838.681 1909.57 1909.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 3.2e-05 4096 290 1968 527360 224.164 130.679 6044.84 3877.58 10277.5 10277.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1740 3.2e-05 512 330 624 558080 27.882 13.3759 261.902 419.46 722.841 722.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1440 0.000256 1024 310 1104 66880 4.54307 3.41002 98.2576 104.62 210.932 211.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 380 0.000256 1024 140 480 0 3.4816 0.014464 103.333 106.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1930 0.001024 1024 350 624 17600 4.31773 11.8417 129.596 145.894 39.0274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 890 0.000512 512 190 240 26880 1.55651 0.838688 3.79062 26.0076 32.3215 32.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 3.2e-05 4096 220 2256 561920 202.335 124.724 5132.96 3688.04 9148.35 9148.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1640 3.2e-05 4096 390 1680 544000 213.403 127.807 3809.02 3784.2 7934.71 7934.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 0.000256 2048 70 192 76160 7.05139 22.6507 209.187 238.931 238.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1570 6.4e-05 2048 340 1248 271360 44.3232 28.3219 713.496 838.071 1624.35 1624.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 3.2e-05 4096 290 1968 527360 224.167 130.597 4295.43 3873.32 8523.79 8524.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1740 3.2e-05 512 330 624 552960 28.2577 13.353 187.301 418.992 648.125 648.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1440 0.000256 1024 310 1104 66560 4.52211 3.39299 71.1156 104.184 183.316 183.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 380 0.000256 1024 140 480 0 3.48672 0.016384 103.453 107.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1930 0.001024 1024 350 624 17520 4.32144 9.89034 129.716 144.063 37.0709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 890 0.000512 512 190 240 26880 1.56384 0.843776 3.24234 26.065 31.838 31.9365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 3.2e-05 4096 220 2256 560640 203.207 124.947 4223.8 3702.72 8254.95 8255.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1640 3.2e-05 4096 390 1680 543360 214.428 127.986 3138.73 3782.18 7263.58 7263.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 0.000256 2048 70 192 76080 7.08195 18.941 209.216 235.282 235.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1570 6.4e-05 2048 340 1248 270720 44.2199 28.3451 587.175 834.992 1494.86 1494.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 3.2e-05 4096 290 1968 526080 225.645 130.924 3532.34 3874.81 7763.98 7764.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1740 3.2e-05 512 330 624 537600 28.3542 13.146 152.178 412.245 606.142 606.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1440 0.000256 1024 310 1104 66240 4.56112 3.41133 59.0378 104.73 171.844 171.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 380 0.000256 1024 140 480 1024 15.1808 3.52429 1.93478 104.695 125.539 125.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1930 0.001024 1024 350 600 17824 0.843776 9.7873 26.326 37.0012 37.0675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 890 0.000512 512 190 240 25088 1.60758 0.83488 6.30413 26.2928 35.1622 35.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1410 3.2e-05 4096 220 2280 562688 202.052 124.599 5998.97 3689.18 10015.1 10015.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1640 3.2e-05 4096 390 1680 542976 215.072 128.052 8167.81 3798.1 12309.3 12309.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1770 0.000256 2048 70 240 76000 7.05123 55.3301 209.81 272.232 272.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1570 6.4e-05 2048 340 1260 273152 44.1064 28.3338 831.651 838.466 1742.69 1742.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1300 3.2e-05 4096 290 1980 526848 225.472 130.694 9029.58 3881.43 13267.5 13267.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1740 3.2e-05 512 330 660 557056 27.9725 13.3568 225.751 419.383 686.68 686.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1440 0.000256 1024 310 1140 66816 4.55901 3.41459 84.4723 104.971 197.517 197.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 60 380 0.000256 1024 140 480 0 3.47955 0.014336 103.275 106.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1930 0.001024 1024 350 600 17760 4.31158 7.16272 129.586 141.193 34.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 890 0.000512 512 190 240 24576 1.6056 0.837856 6.17357 25.9756 34.7207 34.8201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1410 3.2e-05 4096 220 2280 562176 202.574 124.575 10222.7 3685.07 14235.2 14235.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1640 3.2e-05 4096 390 1680 542208 215.472 128.07 8109.41 3796.1 12249.4 12249.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1770 0.000256 2048 70 240 75936 7.10861 54.861 217.201 279.217 279.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1570 6.4e-05 2048 340 1260 272640 44.2354 28.2886 1172.06 836.821 2081.54 2081.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1300 3.2e-05 4096 290 1980 526080 225.964 130.747 9024.69 3878.06 13259.7 13260
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1740 3.2e-05 512 330 660 552960 27.7686 15.9355 123.091 416.406 583.409 583.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1440 0.000256 1024 310 1140 66432 4.55245 3.41197 45.8014 104.815 158.688 158.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 0.000256 1024 140 480 1280 15.291 3.54429 2.32208 104.986 126.347 126.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1930 0.001024 1024 350 600 17800 0.842176 13.7218 26.2864 40.8965 40.9613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 890 0.000512 512 190 240 24960 1.60506 0.82736 9.44998 26.1481 38.1591 38.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 3.2e-05 4096 220 2280 562880 203.059 124.932 8185.59 3686.28 12200.1 12200.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1640 3.2e-05 4096 390 1680 543040 215.638 128.371 10942 3792.59 15078.9 15079.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 0.000256 2048 70 240 76000 7.08173 44.872 209.689 261.685 261.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1570 6.4e-05 2048 340 1260 273280 44.2738 28.4918 1140.86 837.917 2051.68 2051.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1300 3.2e-05 4096 290 1980 526720 226.115 131.044 6968.03 3880.19 11205.6 11205.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1740 3.2e-05 512 330 660 555520 28.1195 13.3919 303.38 419.054 764.158 764.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1440 0.000256 1024 310 1140 66880 4.5745 3.42906 118.077 104.909 231.089 231.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 60 380 0.000256 1024 140 480 0 3.47926 0.016256 103.24 106.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1930 0.001024 1024 350 600 17760 4.31469 10.7239 129.525 144.697 37.9294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 890 0.000512 512 190 240 24320 1.61226 0.837216 9.02205 25.9578 37.555 37.6583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 3.2e-05 4096 220 2280 562560 202.265 124.703 5082.99 3702.85 9113.07 9113.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1640 3.2e-05 4096 390 1680 542720 214.881 128.159 10737.5 3790.7 14871.5 14871.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 0.000256 2048 70 240 75920 7.05379 27.7691 209.545 244.412 244.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1570 6.4e-05 2048 340 1260 273280 44.1312 28.3423 706.243 837.876 1616.72 1616.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1300 3.2e-05 4096 290 1980 526080 225.528 130.898 4455.27 3880.03 8691.99 8692.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1740 3.2e-05 512 330 660 552960 28.3038 13.3726 193.703 418.998 654.59 654.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1440 0.000256 1024 310 1140 66560 4.54634 3.40666 72.7405 104.52 185.316 185.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 60 380 0.000256 1024 140 480 0 3.49174 0.015968 103.288 106.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1930 0.001024 1024 350 600 17640 4.32323 9.09718 129.502 143.058 36.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 890 0.000512 512 190 240 24000 1.62016 0.838496 8.68266 25.9832 37.2504 37.3492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1410 3.2e-05 4096 220 2280 561600 203.003 124.721 4153.92 3682.79 8164.71 8164.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1640 3.2e-05 4096 390 1680 541440 216.161 128.27 10667 3790.98 14802.7 14803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1770 0.000256 2048 70 240 75840 7.05312 81.3691 209.347 297.811 297.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1570 6.4e-05 2048 340 1260 272640 44.3332 28.3484 578.573 837.253 1488.64 1488.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1300 3.2e-05 4096 290 1980 525120 226.213 131 3716.01 3878.54 7952.03 7952.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1740 3.2e-05 512 330 660 552960 28.0901 13.3489 159.095 417.298 618.05 618.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1440 0.000256 1024 310 1140 66240 4.56736 3.41712 59.5614 104.57 172.217 172.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 60 380 0.000256 1024 140 480 0 3.48298 0.01392 103.421 107.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1930 0.001024 1024 350 600 17600 4.31248 7.97894 129.617 142.048 35.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 890 0.000512 512 190 240 24320 1.61866 0.83968 8.70435 26.0307 37.32 37.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1410 3.2e-05 4096 220 2280 561920 202.41 124.697 3539.59 3699.64 7566.61 7566.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1640 3.2e-05 4096 390 1680 542720 214.472 128.071 11345.9 3805.17 15493.9 15494.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1770 0.000256 2048 70 240 75840 7.12051 77.4741 209.74 294.378 294.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1570 6.4e-05 2048 340 1260 272640 44.1694 28.3484 490.529 838.693 1401.88 1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1300 3.2e-05 4096 290 1980 526080 225.818 130.878 12901.7 3883.61 17142.2 17142.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1740 3.2e-05 512 330 660 552960 28.2566 13.3716 136.378 419.49 597.712 597.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1440 0.000256 1024 310 1140 65920 4.52797 3.39686 50.4439 104.271 162.739 162.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 60 380 0.000256 1024 140 480 0 3.47955 0.015072 103.284 106.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1930 0.001024 1024 350 600 17808 4.31302 16.2975 129.621 150.365 43.5556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 890 0.000512 512 190 240 24960 1.61632 0.847936 4.83152 26.2168 33.6409 33.7448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 3.2e-05 4096 220 2280 562560 202.486 124.79 7545.04 3689.38 11562 11562.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1640 3.2e-05 4096 390 1680 542976 214.681 128.181 5613.37 3793.68 9750.2 9750.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 0.000256 2048 70 240 75984 7.07789 41.5548 209.725 258.401 258.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1570 6.4e-05 2048 340 1260 273024 44.173 28.3071 1050.42 838.288 1961.32 1961.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 3.2e-05 4096 290 1980 526464 225.474 130.886 6271.98 3882.32 10510.9 10511.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1740 3.2e-05 512 330 660 556032 27.942 13.3636 278.338 418.762 738.629 738.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1440 0.000256 1024 310 1140 66624 4.55638 3.41318 107.91 104.822 220.803 220.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 60 380 0.000256 1024 140 480 0 3.47616 0.014336 103.244 106.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1930 0.001024 1024 350 600 17760 4.31078 10.5473 129.55 144.544 37.7761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 890 0.000512 512 190 240 24576 1.60432 0.836032 3.3241 25.9663 31.8558 31.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 3.2e-05 4096 220 2280 562176 201.99 124.606 4715.99 3701.8 8744.65 8744.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1640 3.2e-05 4096 390 1680 542208 214.587 128.043 3526.95 3808.06 7677.9 7678.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 0.000256 2048 70 240 75936 7.05098 25.9318 213.839 246.865 246.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1570 6.4e-05 2048 340 1260 272640 44.1053 28.2746 656.611 836.428 1565.56 1565.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 3.2e-05 4096 290 1980 526080 224.906 130.718 3904.85 3894.91 8155.66 8155.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1740 3.2e-05 512 330 660 552960 27.7471 13.278 184.86 434.545 660.648 660.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1440 0.000256 1024 310 1140 66432 4.54966 3.44166 67.7799 104.785 180.655 180.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 60 380 0.000256 1024 140 480 0 3.48778 0.014848 103.519 107.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1930 0.001024 1024 350 600 17520 4.31766 6.84781 129.711 141.014 33.9579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 890 0.000512 512 190 240 23040 1.65434 0.83968 7.51818 26.0841 36.2252 36.3274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1410 3.2e-05 4096 220 2280 560640 203.139 124.9 3009.4 3691.75 7029.47 7029.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1640 3.2e-05 4096 390 1680 541440 215.332 128.249 9155.18 3794.81 13293.9 13294.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1770 0.000256 2048 70 240 75600 7.04691 69.5132 216.014 292.619 292.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1570 6.4e-05 2048 340 1260 270720 44.2125 28.3211 419.721 835.421 1327.81 1327.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1300 3.2e-05 4096 290 1980 524160 227.277 131.163 2755.06 3891.62 7005.39 7005.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1740 3.2e-05 512 330 660 537600 28.3473 13.1443 114.474 412.583 568.77 568.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1440 0.000256 1024 310 1140 66240 4.55475 3.41606 44.0538 104.804 156.931 157.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 60 380 0.000256 1024 140 480 0 3.4951 0.016384 103.521 107.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1930 0.001024 1024 350 600 17808 4.33069 15.1081 129.827 149.401 42.3351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 890 0.000512 512 190 240 25088 1.62448 0.851968 4.85181 26.3224 33.7761 33.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 3.2e-05 4096 220 2280 562240 203.151 124.889 7191.68 3702.09 11222.1 11222.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1640 3.2e-05 4096 390 1680 542528 215.508 128.276 5333.04 3789.24 9466.33 9466.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 0.000256 2048 70 240 75992 7.0775 39.3028 209.601 256.024 256.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1570 6.4e-05 2048 340 1260 272832 44.2998 28.344 996.897 837.562 1907.23 1907.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 3.2e-05 4096 290 1980 526400 225.861 130.957 5971.86 3875.77 10204.7 10204.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1740 3.2e-05 512 330 660 555520 28.0623 13.3741 273.659 418.365 733.685 733.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1440 0.000256 1024 310 1140 66752 4.56704 3.42067 102.704 104.721 215.515 215.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 380 0.000256 1024 140 480 0 3.49837 0.014336 103.777 107.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1930 0.001024 1024 350 608 17280 4.33123 9.03782 129.98 143.488 36.1645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 890 0.000512 512 190 224 26880 1.5744 0.850592 8.47168 26.2252 37.2481 37.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1410 3.2e-05 4096 220 2240 560640 201.672 124.098 14359.8 3674.64 18360.5 18360.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1640 3.2e-05 4096 390 1664 541440 213.275 127.474 10832.7 3780.73 14954.5 14954.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1770 0.000256 2048 70 192 75840 7.04938 63.574 209.298 279.982 280.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1570 6.4e-05 2048 340 1216 268800 44.5086 28.2595 1778.66 835.53 2687.09 2687.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 3.2e-05 4096 290 1952 522240 226.617 130.85 12101.4 3877.59 16336.7 16337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1740 3.2e-05 512 330 640 522240 29.5443 13.1296 139.099 412.522 594.506 594.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1440 0.000256 1024 310 1120 65280 4.5264 3.38125 53.1536 103.773 164.951 165.038
