<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4835" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4835{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4835{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4835{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4835{left:70px;bottom:203px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t5_4835{left:70px;bottom:186px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t6_4835{left:190px;bottom:979px;letter-spacing:-0.17px;}
#t7_4835{left:534px;bottom:979px;letter-spacing:-0.14px;}
#t8_4835{left:534px;bottom:958px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4835{left:534px;bottom:936px;letter-spacing:-0.12px;}
#ta_4835{left:534px;bottom:915px;letter-spacing:-0.11px;}
#tb_4835{left:534px;bottom:898px;letter-spacing:-0.11px;word-spacing:-0.65px;}
#tc_4835{left:534px;bottom:881px;letter-spacing:-0.11px;}
#td_4835{left:534px;bottom:865px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#te_4835{left:534px;bottom:848px;letter-spacing:-0.12px;}
#tf_4835{left:534px;bottom:831px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_4835{left:190px;bottom:807px;letter-spacing:-0.14px;}
#th_4835{left:534px;bottom:807px;letter-spacing:-0.14px;}
#ti_4835{left:83px;bottom:782px;letter-spacing:-0.16px;}
#tj_4835{left:139px;bottom:782px;letter-spacing:-0.16px;}
#tk_4835{left:190px;bottom:782px;letter-spacing:-0.14px;}
#tl_4835{left:441px;bottom:782px;letter-spacing:-0.13px;}
#tm_4835{left:534px;bottom:782px;letter-spacing:-0.12px;}
#tn_4835{left:190px;bottom:758px;letter-spacing:-0.13px;}
#to_4835{left:534px;bottom:758px;letter-spacing:-0.11px;}
#tp_4835{left:534px;bottom:741px;letter-spacing:-0.12px;}
#tq_4835{left:534px;bottom:724px;letter-spacing:-0.11px;}
#tr_4835{left:82px;bottom:700px;letter-spacing:-0.17px;}
#ts_4835{left:139px;bottom:700px;letter-spacing:-0.16px;}
#tt_4835{left:190px;bottom:700px;letter-spacing:-0.14px;}
#tu_4835{left:441px;bottom:700px;letter-spacing:-0.13px;}
#tv_4835{left:534px;bottom:700px;letter-spacing:-0.11px;}
#tw_4835{left:534px;bottom:678px;letter-spacing:-0.11px;}
#tx_4835{left:534px;bottom:661px;letter-spacing:-0.12px;}
#ty_4835{left:190px;bottom:637px;letter-spacing:-0.1px;}
#tz_4835{left:534px;bottom:637px;letter-spacing:-0.15px;}
#t10_4835{left:534px;bottom:616px;letter-spacing:-0.1px;}
#t11_4835{left:534px;bottom:599px;letter-spacing:-0.12px;}
#t12_4835{left:190px;bottom:574px;}
#t13_4835{left:534px;bottom:574px;letter-spacing:-0.14px;}
#t14_4835{left:190px;bottom:550px;letter-spacing:-0.14px;}
#t15_4835{left:534px;bottom:550px;letter-spacing:-0.13px;}
#t16_4835{left:534px;bottom:529px;letter-spacing:-0.11px;}
#t17_4835{left:534px;bottom:512px;letter-spacing:-0.11px;}
#t18_4835{left:190px;bottom:487px;letter-spacing:-0.14px;}
#t19_4835{left:534px;bottom:487px;letter-spacing:-0.14px;}
#t1a_4835{left:82px;bottom:463px;letter-spacing:-0.16px;}
#t1b_4835{left:139px;bottom:463px;letter-spacing:-0.16px;}
#t1c_4835{left:190px;bottom:463px;letter-spacing:-0.14px;}
#t1d_4835{left:441px;bottom:463px;letter-spacing:-0.14px;}
#t1e_4835{left:534px;bottom:463px;letter-spacing:-0.12px;}
#t1f_4835{left:190px;bottom:438px;letter-spacing:-0.14px;}
#t1g_4835{left:534px;bottom:438px;letter-spacing:-0.11px;}
#t1h_4835{left:534px;bottom:422px;letter-spacing:-0.12px;}
#t1i_4835{left:534px;bottom:405px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1j_4835{left:534px;bottom:388px;letter-spacing:-0.11px;}
#t1k_4835{left:534px;bottom:371px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t1l_4835{left:534px;bottom:354px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t1m_4835{left:534px;bottom:338px;letter-spacing:-0.11px;}
#t1n_4835{left:534px;bottom:321px;letter-spacing:-0.11px;}
#t1o_4835{left:534px;bottom:304px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1p_4835{left:534px;bottom:287px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_4835{left:82px;bottom:263px;letter-spacing:-0.16px;}
#t1r_4835{left:139px;bottom:263px;letter-spacing:-0.16px;}
#t1s_4835{left:190px;bottom:263px;letter-spacing:-0.14px;}
#t1t_4835{left:441px;bottom:263px;letter-spacing:-0.14px;}
#t1u_4835{left:534px;bottom:263px;letter-spacing:-0.12px;}
#t1v_4835{left:190px;bottom:238px;letter-spacing:-0.13px;}
#t1w_4835{left:534px;bottom:238px;letter-spacing:-0.11px;}
#t1x_4835{left:171px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1y_4835{left:257px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1z_4835{left:293px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t20_4835{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t21_4835{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t22_4835{left:229px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t23_4835{left:463px;bottom:1028px;letter-spacing:-0.14px;}
#t24_4835{left:645px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t25_4835{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t26_4835{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4835{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4835{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4835{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4835{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4835{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4835{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4835" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4835Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4835" style="-webkit-user-select: none;"><object width="935" height="1210" data="4835/4835.svg" type="image/svg+xml" id="pdf4835" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4835" class="t s1_4835">Vol. 4 </span><span id="t2_4835" class="t s1_4835">2-313 </span>
<span id="t3_4835" class="t s2_4835">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4835" class="t s3_4835">Table 2-43 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t5_4835" class="t s3_4835">value of 06_66H. </span>
<span id="t6_4835" class="t s4_4835">15 </span><span id="t7_4835" class="t s4_4835">MispredEventCnt </span>
<span id="t8_4835" class="t s4_4835">Mispredict events counting behavior: </span>
<span id="t9_4835" class="t s4_4835">‘0 = Mispredict events are counted in a window. </span>
<span id="ta_4835" class="t s4_4835">‘1 = Mispredict events are counted based on a </span>
<span id="tb_4835" class="t s4_4835">consecutive occurrence. CntrThreshold is treated as # </span>
<span id="tc_4835" class="t s4_4835">of consecutive mispredicts. This control bit only </span>
<span id="td_4835" class="t s4_4835">applies to events specified by CntrEvSel that involve a </span>
<span id="te_4835" class="t s4_4835">prediction (0000010, 0000011, 0000100). Setting </span>
<span id="tf_4835" class="t s4_4835">this bit for other events is ignored. </span>
<span id="tg_4835" class="t s4_4835">63:16 </span><span id="th_4835" class="t s4_4835">Reserved </span>
<span id="ti_4835" class="t s4_4835">3F8H </span><span id="tj_4835" class="t s4_4835">1016 </span><span id="tk_4835" class="t s4_4835">MSR_PKG_C3_RESIDENCY </span><span id="tl_4835" class="t s4_4835">Package </span><span id="tm_4835" class="t s4_4835">Package C3 Residency Counter (R/O) </span>
<span id="tn_4835" class="t s4_4835">63:0 </span><span id="to_4835" class="t s4_4835">Note: C-state values are processor specific C-state </span>
<span id="tp_4835" class="t s4_4835">code names, unrelated to MWAIT extension C-state </span>
<span id="tq_4835" class="t s4_4835">parameters or ACPI C-states. </span>
<span id="tr_4835" class="t s4_4835">620H </span><span id="ts_4835" class="t s4_4835">1568 </span><span id="tt_4835" class="t s4_4835">MSR_RING_RATIO_LIMIT </span><span id="tu_4835" class="t s4_4835">Package </span><span id="tv_4835" class="t s4_4835">Ring Ratio Limit (R/W) </span>
<span id="tw_4835" class="t s4_4835">This register provides Min/Max Ratio Limits for the </span>
<span id="tx_4835" class="t s4_4835">LLC and Ring. </span>
<span id="ty_4835" class="t s4_4835">6:0 </span><span id="tz_4835" class="t s4_4835">MAX_Ratio </span>
<span id="t10_4835" class="t s4_4835">This field is used to limit the max ratio of the </span>
<span id="t11_4835" class="t s4_4835">LLC/Ring. </span>
<span id="t12_4835" class="t s4_4835">7 </span><span id="t13_4835" class="t s4_4835">Reserved </span>
<span id="t14_4835" class="t s4_4835">14:8 </span><span id="t15_4835" class="t s4_4835">MIN_Ratio </span>
<span id="t16_4835" class="t s4_4835">Writing to this field controls the minimum possible </span>
<span id="t17_4835" class="t s4_4835">ratio of the LLC/Ring. </span>
<span id="t18_4835" class="t s4_4835">63:15 </span><span id="t19_4835" class="t s4_4835">Reserved </span>
<span id="t1a_4835" class="t s4_4835">660H </span><span id="t1b_4835" class="t s4_4835">1632 </span><span id="t1c_4835" class="t s4_4835">MSR_CORE_C1_RESIDENCY </span><span id="t1d_4835" class="t s4_4835">Core </span><span id="t1e_4835" class="t s4_4835">Core C1 Residency Counter (R/O) </span>
<span id="t1f_4835" class="t s4_4835">63:0 </span><span id="t1g_4835" class="t s4_4835">Value since last reset for the Core C1 residency. </span>
<span id="t1h_4835" class="t s4_4835">Counter rate is the Max Non-Turbo frequency (same </span>
<span id="t1i_4835" class="t s4_4835">as TSC). This counter counts in case both of the core's </span>
<span id="t1j_4835" class="t s4_4835">threads are in an idle state and at least one of the </span>
<span id="t1k_4835" class="t s4_4835">core's thread residency is in a C1 state or in one of its </span>
<span id="t1l_4835" class="t s4_4835">sub states. The counter is updated only after a core C </span>
<span id="t1m_4835" class="t s4_4835">state exit. Note: Always reads 0 if core C1 is </span>
<span id="t1n_4835" class="t s4_4835">unsupported. A value of zero indicates that this </span>
<span id="t1o_4835" class="t s4_4835">processor does not support core C1 or never entered </span>
<span id="t1p_4835" class="t s4_4835">core C1 level state. </span>
<span id="t1q_4835" class="t s4_4835">662H </span><span id="t1r_4835" class="t s4_4835">1634 </span><span id="t1s_4835" class="t s4_4835">MSR_CORE_C3_RESIDENCY </span><span id="t1t_4835" class="t s4_4835">Core </span><span id="t1u_4835" class="t s4_4835">Core C3 Residency Counter (R/O) </span>
<span id="t1v_4835" class="t s4_4835">63:0 </span><span id="t1w_4835" class="t s4_4835">Will always return 0. </span>
<span id="t1x_4835" class="t s5_4835">Table 2-42. </span><span id="t1y_4835" class="t s5_4835">Additional MSRs Supported by 8th Generation Intel® Core™ i3 Processors </span>
<span id="t1z_4835" class="t s5_4835">Based on Cannon Lake Microarchitecture (Contd.) </span>
<span id="t20_4835" class="t s6_4835">Register </span>
<span id="t21_4835" class="t s6_4835">Address </span><span id="t22_4835" class="t s6_4835">Register Name / Bit Fields </span><span id="t23_4835" class="t s6_4835">Scope </span><span id="t24_4835" class="t s6_4835">Bit Description </span>
<span id="t25_4835" class="t s6_4835">Hex </span><span id="t26_4835" class="t s6_4835">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
