{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701883642320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701883642320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 20:27:22 2023 " "Processing started: Wed Dec 06 20:27:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701883642320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701883642320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1901042674_project2 -c 1901042674_project2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 1901042674_project2 -c 1901042674_project2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701883642320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701883642665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701883642665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mux_32_8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mux_32_8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_8to1 " "Found entity 1: mux_32_8to1" {  } { { "my_modules/mux_32_8to1.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mux_32_8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/xor_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/xor_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_operation " "Found entity 1: xor_operation" {  } { { "my_modules/xor_operation.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/xor_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/or_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/or_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_operation " "Found entity 1: or_operation" {  } { { "my_modules/or_operation.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/or_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "my_modules/not_32.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/nor_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/nor_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_operation " "Found entity 1: nor_operation" {  } { { "my_modules/nor_operation.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/nor_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "my_modules/mux8to1.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mux8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "my_modules/mux4to1.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "my_modules/mux2to1.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_tb " "Found entity 1: mod_tb" {  } { { "my_modules/mod_tb.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "my_modules/mod_dp.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subtract SUBTRACT mod_cu.v(7) " "Verilog HDL Declaration information at mod_cu.v(7): object \"subtract\" differs only in case from object \"SUBTRACT\" in the same scope" {  } { { "my_modules/mod_cu.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_cu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701883649116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "my_modules/mod_cu.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "my_modules/mod.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/less_than.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/less_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 less_than " "Found entity 1: less_than" {  } { { "my_modules/less_than.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/less_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "my_modules/fa.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "my_modules/decoder_3to8.v " "Can't analyze file -- file my_modules/decoder_3to8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1701883649116 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "my_modules/cll_32bit.v " "Can't analyze file -- file my_modules/cll_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1701883649116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/cll_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/cll_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cll_4bit " "Found entity 1: cll_4bit" {  } { { "my_modules/cll_4bit.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cll_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649116 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "my_modules/cla_32bit.v " "Can't analyze file -- file my_modules/cla_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/cla_4bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/cla_4bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit_tb " "Found entity 1: cla_4bit_tb" {  } { { "my_modules/cla_4bit_tb.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "my_modules/cla_4bit.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/and_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/and_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_operation " "Found entity 1: and_operation" {  } { { "my_modules/and_operation.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/and_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/and_op_3.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/and_op_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_op_3 " "Found entity 1: and_op_3" {  } { { "my_modules/and_op_3.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/and_op_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "my_modules/alu_tb.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "my_modules/alu.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "my_modules/adder_tb.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "my_modules/adder.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/cla_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/cla_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_8bit " "Found entity 1: cla_8bit" {  } { { "my_modules/cla_8bit.v" "" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701883649125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mod " "Elaborating entity \"mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701883649157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod_cu:control_unit " "Elaborating entity \"mod_cu\" for hierarchy \"mod_cu:control_unit\"" {  } { { "my_modules/mod.v" "control_unit" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701883649157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod_dp:datapath " "Elaborating entity \"mod_dp\" for hierarchy \"mod_dp:datapath\"" {  } { { "my_modules/mod.v" "datapath" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701883649157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mod_dp:datapath\|adder:adder_inst " "Elaborating entity \"adder\" for hierarchy \"mod_dp:datapath\|adder:adder_inst\"" {  } { { "my_modules/mod_dp.v" "adder_inst" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/mod_dp.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701883649157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit mod_dp:datapath\|adder:adder_inst\|cla_8bit:cla0 " "Elaborating entity \"cla_8bit\" for hierarchy \"mod_dp:datapath\|adder:adder_inst\|cla_8bit:cla0\"" {  } { { "my_modules/adder.v" "cla0" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/adder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701883649157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit mod_dp:datapath\|adder:adder_inst\|cla_8bit:cla0\|cla_4bit:cla0 " "Elaborating entity \"cla_4bit\" for hierarchy \"mod_dp:datapath\|adder:adder_inst\|cla_8bit:cla0\|cla_4bit:cla0\"" {  } { { "my_modules/cla_8bit.v" "cla0" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_8bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701883649157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cll_4bit mod_dp:datapath\|adder:adder_inst\|cla_8bit:cla0\|cla_4bit:cla0\|cll_4bit:cll " "Elaborating entity \"cll_4bit\" for hierarchy \"mod_dp:datapath\|adder:adder_inst\|cla_8bit:cla0\|cla_4bit:cla0\|cll_4bit:cll\"" {  } { { "my_modules/cla_4bit.v" "cll" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701883649172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa mod_dp:datapath\|adder:adder_inst\|cla_8bit:cla0\|cla_4bit:cla0\|fa:fa0 " "Elaborating entity \"fa\" for hierarchy \"mod_dp:datapath\|adder:adder_inst\|cla_8bit:cla0\|cla_4bit:cla0\|fa:fa0\"" {  } { { "my_modules/cla_4bit.v" "fa0" { Text "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/my_modules/cla_4bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701883649172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/output_files/1901042674_project2.map.smsg " "Generated suppressed messages file C:/Users/emirc/Desktop/CodeWorks/verilog/1901042674_project2/output_files/1901042674_project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1701883649266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701883649282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 20:27:29 2023 " "Processing ended: Wed Dec 06 20:27:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701883649282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701883649282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701883649282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701883649282 ""}
