Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 02:09:24 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.196       -0.643                      5                 5554        0.125        0.000                      0                 5554        3.000        0.000                       0                  2418  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.196       -0.643                      5                 5554        0.125        0.000                      0                 5554        6.712        0.000                       0                  2414  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.196ns,  Total Violation       -0.643ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[10][10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.448ns  (logic 4.519ns (29.252%)  route 10.929ns (70.748%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           0.704    11.318    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.442 r  MouseCtl/tile_status[2][2][0]_i_3/O
                         net (fo=107, routed)         0.739    12.181    MouseCtl/tile_status[0][0][1]_i_9_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  MouseCtl/tile_status[5][2][1]_i_4/O
                         net (fo=26, routed)          0.415    12.720    minesweeper/tile_status_reg[12][2][0]_2
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.124    12.844 f  minesweeper/tile_status[1][0][1]_i_10/O
                         net (fo=34, routed)          0.859    13.703    MouseCtl/tile_status_reg[5][2][1]_1
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.124    13.827 r  MouseCtl/tile_status[10][10][1]_i_3/O
                         net (fo=1, routed)           0.282    14.110    minesweeper/tile_status_reg[10][10][0]_1
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.234 r  minesweeper/tile_status[10][10][1]_i_2/O
                         net (fo=2, routed)           0.349    14.583    minesweeper/fifo_ind_reg[1]_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.124    14.707 r  minesweeper/tile_status[10][10][0]_i_1/O
                         net (fo=1, routed)           0.000    14.707    minesweeper/tile_status[10][10][0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  minesweeper/tile_status_reg[10][10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.678    14.042    minesweeper/clk_65mhz
    SLICE_X43Y39         FDRE                                         r  minesweeper/tile_status_reg[10][10][0]/C
                         clock pessimism              0.568    14.610    
                         clock uncertainty           -0.130    14.480    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.031    14.511    minesweeper/tile_status_reg[10][10][0]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -14.707    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[6][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.439ns  (logic 4.519ns (29.270%)  route 10.920ns (70.730%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 14.044 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           0.704    11.318    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.442 r  MouseCtl/tile_status[2][2][0]_i_3/O
                         net (fo=107, routed)         0.739    12.181    MouseCtl/tile_status[0][0][1]_i_9_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  MouseCtl/tile_status[5][2][1]_i_4/O
                         net (fo=26, routed)          0.415    12.720    minesweeper/tile_status_reg[12][2][0]_2
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.124    12.844 f  minesweeper/tile_status[1][0][1]_i_10/O
                         net (fo=34, routed)          0.697    13.541    MouseCtl/tile_status_reg[5][2][1]_1
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.665 f  MouseCtl/tile_status[6][0][1]_i_10/O
                         net (fo=1, routed)           0.328    13.993    minesweeper/tile_status_reg[6][0][0]_2
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    14.117 r  minesweeper/tile_status[6][0][1]_i_4/O
                         net (fo=2, routed)           0.457    14.573    MouseCtl/tile_status_reg[6][0][1]_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I3_O)        0.124    14.697 r  MouseCtl/tile_status[6][0][1]_i_1/O
                         net (fo=1, routed)           0.000    14.697    minesweeper/tile_status_reg[6][0][1]_1
    SLICE_X39Y38         FDRE                                         r  minesweeper/tile_status_reg[6][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.680    14.044    minesweeper/clk_65mhz
    SLICE_X39Y38         FDRE                                         r  minesweeper/tile_status_reg[6][0][1]/C
                         clock pessimism              0.568    14.612    
                         clock uncertainty           -0.130    14.482    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.032    14.514    minesweeper/tile_status_reg[6][0][1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[11][14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.416ns  (logic 4.395ns (28.509%)  route 11.021ns (71.490%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 14.040 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           0.704    11.318    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.442 r  MouseCtl/tile_status[2][2][0]_i_3/O
                         net (fo=107, routed)         0.739    12.181    MouseCtl/tile_status[0][0][1]_i_9_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  MouseCtl/tile_status[5][2][1]_i_4/O
                         net (fo=26, routed)          0.415    12.720    minesweeper/tile_status_reg[12][2][0]_2
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.124    12.844 f  minesweeper/tile_status[1][0][1]_i_10/O
                         net (fo=34, routed)          0.973    13.818    minesweeper/state_reg[2]_5
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.942 r  minesweeper/tile_status[11][14][1]_i_2/O
                         net (fo=2, routed)           0.609    14.550    minesweeper/state_reg[1]_rep_46
    SLICE_X42Y37         LUT3 (Prop_lut3_I1_O)        0.124    14.674 r  minesweeper/tile_status[11][14][0]_i_1/O
                         net (fo=1, routed)           0.000    14.674    minesweeper/tile_status[11][14][0]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  minesweeper/tile_status_reg[11][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.676    14.040    minesweeper/clk_65mhz
    SLICE_X42Y37         FDRE                                         r  minesweeper/tile_status_reg[11][14][0]/C
                         clock pessimism              0.568    14.608    
                         clock uncertainty           -0.130    14.478    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.081    14.559    minesweeper/tile_status_reg[11][14][0]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[6][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.338ns  (logic 4.519ns (29.464%)  route 10.819ns (70.536%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 14.045 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           0.704    11.318    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.442 r  MouseCtl/tile_status[2][2][0]_i_3/O
                         net (fo=107, routed)         0.739    12.181    MouseCtl/tile_status[0][0][1]_i_9_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  MouseCtl/tile_status[5][2][1]_i_4/O
                         net (fo=26, routed)          0.415    12.720    minesweeper/tile_status_reg[12][2][0]_2
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.124    12.844 f  minesweeper/tile_status[1][0][1]_i_10/O
                         net (fo=34, routed)          0.697    13.541    MouseCtl/tile_status_reg[5][2][1]_1
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.665 f  MouseCtl/tile_status[6][0][1]_i_10/O
                         net (fo=1, routed)           0.328    13.993    minesweeper/tile_status_reg[6][0][0]_2
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    14.117 r  minesweeper/tile_status[6][0][1]_i_4/O
                         net (fo=2, routed)           0.355    14.472    minesweeper/state_reg[0]_5
    SLICE_X39Y39         LUT5 (Prop_lut5_I3_O)        0.124    14.596 r  minesweeper/tile_status[6][0][0]_i_1/O
                         net (fo=1, routed)           0.000    14.596    minesweeper/tile_status[6][0][0]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  minesweeper/tile_status_reg[6][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.681    14.045    minesweeper/clk_65mhz
    SLICE_X39Y39         FDRE                                         r  minesweeper/tile_status_reg[6][0][0]/C
                         clock pessimism              0.568    14.613    
                         clock uncertainty           -0.130    14.483    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.032    14.515    minesweeper/tile_status_reg[6][0][0]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[11][14][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.363ns  (logic 4.395ns (28.608%)  route 10.968ns (71.392%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 14.040 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           0.704    11.318    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.442 r  MouseCtl/tile_status[2][2][0]_i_3/O
                         net (fo=107, routed)         0.739    12.181    MouseCtl/tile_status[0][0][1]_i_9_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  MouseCtl/tile_status[5][2][1]_i_4/O
                         net (fo=26, routed)          0.415    12.720    minesweeper/tile_status_reg[12][2][0]_2
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.124    12.844 f  minesweeper/tile_status[1][0][1]_i_10/O
                         net (fo=34, routed)          0.973    13.818    minesweeper/state_reg[2]_5
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.942 r  minesweeper/tile_status[11][14][1]_i_2/O
                         net (fo=2, routed)           0.556    14.497    MouseCtl/tile_status_reg[11][14][1]_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.124    14.621 r  MouseCtl/tile_status[11][14][1]_i_1/O
                         net (fo=1, routed)           0.000    14.621    minesweeper/tile_status_reg[11][14][1]_1
    SLICE_X42Y37         FDRE                                         r  minesweeper/tile_status_reg[11][14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.676    14.040    minesweeper/clk_65mhz
    SLICE_X42Y37         FDRE                                         r  minesweeper/tile_status_reg[11][14][1]/C
                         clock pessimism              0.568    14.608    
                         clock uncertainty           -0.130    14.478    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.077    14.555    minesweeper/tile_status_reg[11][14][1]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[10][10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 4.519ns (29.585%)  route 10.756ns (70.415%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           0.704    11.318    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.442 r  MouseCtl/tile_status[2][2][0]_i_3/O
                         net (fo=107, routed)         0.739    12.181    MouseCtl/tile_status[0][0][1]_i_9_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  MouseCtl/tile_status[5][2][1]_i_4/O
                         net (fo=26, routed)          0.415    12.720    minesweeper/tile_status_reg[12][2][0]_2
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.124    12.844 f  minesweeper/tile_status[1][0][1]_i_10/O
                         net (fo=34, routed)          0.859    13.703    MouseCtl/tile_status_reg[5][2][1]_1
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.124    13.827 r  MouseCtl/tile_status[10][10][1]_i_3/O
                         net (fo=1, routed)           0.282    14.110    minesweeper/tile_status_reg[10][10][0]_1
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.234 r  minesweeper/tile_status[10][10][1]_i_2/O
                         net (fo=2, routed)           0.176    14.409    MouseCtl/tile_status_reg[10][10][1]_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I3_O)        0.124    14.533 r  MouseCtl/tile_status[10][10][1]_i_1/O
                         net (fo=1, routed)           0.000    14.533    minesweeper/tile_status_reg[10][10][1]_1
    SLICE_X42Y39         FDRE                                         r  minesweeper/tile_status_reg[10][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.678    14.042    minesweeper/clk_65mhz
    SLICE_X42Y39         FDRE                                         r  minesweeper/tile_status_reg[10][10][1]/C
                         clock pessimism              0.568    14.610    
                         clock uncertainty           -0.130    14.480    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.077    14.557    minesweeper/tile_status_reg[10][10][1]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[11][7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.078ns  (logic 4.147ns (27.503%)  route 10.931ns (72.497%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 14.034 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           1.029    11.643    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.767 r  MouseCtl/tile_status[6][1][1]_i_3/O
                         net (fo=188, routed)         1.188    12.956    minesweeper/tile_status_reg[6][1][0]_1
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.080 r  minesweeper/tile_status[11][7][1]_i_2/O
                         net (fo=2, routed)           0.613    13.693    MouseCtl/tile_status_reg[11][7][1]_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    13.817 r  MouseCtl/tile_status[11][7][1]_i_1/O
                         net (fo=1, routed)           0.520    14.337    minesweeper/tile_status_reg[11][7][1]_1
    SLICE_X58Y37         FDRE                                         r  minesweeper/tile_status_reg[11][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.670    14.034    minesweeper/clk_65mhz
    SLICE_X58Y37         FDRE                                         r  minesweeper/tile_status_reg[11][7][1]/C
                         clock pessimism              0.496    14.530    
                         clock uncertainty           -0.130    14.400    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)       -0.031    14.369    minesweeper/tile_status_reg[11][7][1]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -14.337    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[9][6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.012ns  (logic 4.147ns (27.624%)  route 10.865ns (72.376%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 14.027 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           1.029    11.643    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.767 r  MouseCtl/tile_status[6][1][1]_i_3/O
                         net (fo=188, routed)         1.210    12.977    minesweeper/tile_status_reg[6][1][0]_1
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.101 r  minesweeper/tile_status[9][6][1]_i_2/O
                         net (fo=2, routed)           0.556    13.657    MouseCtl/tile_status_reg[9][6][1]_0
    SLICE_X57Y34         LUT5 (Prop_lut5_I3_O)        0.124    13.781 r  MouseCtl/tile_status[9][6][1]_i_1/O
                         net (fo=1, routed)           0.489    14.271    minesweeper/tile_status_reg[9][6][1]_1
    SLICE_X55Y34         FDRE                                         r  minesweeper/tile_status_reg[9][6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.663    14.027    minesweeper/clk_65mhz
    SLICE_X55Y34         FDRE                                         r  minesweeper/tile_status_reg[9][6][1]/C
                         clock pessimism              0.496    14.523    
                         clock uncertainty           -0.130    14.393    
    SLICE_X55Y34         FDRE (Setup_fdre_C_D)       -0.067    14.326    minesweeper/tile_status_reg[9][6][1]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[1][8][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 4.395ns (28.932%)  route 10.796ns (71.068%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 14.045 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           0.704    11.318    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.442 r  MouseCtl/tile_status[2][2][0]_i_3/O
                         net (fo=107, routed)         0.739    12.181    MouseCtl/tile_status[0][0][1]_i_9_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  MouseCtl/tile_status[5][2][1]_i_4/O
                         net (fo=26, routed)          0.415    12.720    minesweeper/tile_status_reg[12][2][0]_2
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.124    12.844 f  minesweeper/tile_status[1][0][1]_i_10/O
                         net (fo=34, routed)          0.939    13.783    minesweeper/state_reg[2]_5
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.907 r  minesweeper/tile_status[1][8][1]_i_3/O
                         net (fo=2, routed)           0.418    14.325    MouseCtl/tile_status_reg[1][8][1]_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.124    14.449 r  MouseCtl/tile_status[1][8][1]_i_1/O
                         net (fo=1, routed)           0.000    14.449    minesweeper/tile_status_reg[1][8][1]_1
    SLICE_X41Y40         FDRE                                         r  minesweeper/tile_status_reg[1][8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.681    14.045    minesweeper/clk_65mhz
    SLICE_X41Y40         FDRE                                         r  minesweeper/tile_status_reg[1][8][1]/C
                         clock pessimism              0.568    14.613    
                         clock uncertainty           -0.130    14.483    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)        0.031    14.514    minesweeper/tile_status_reg[1][8][1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[12][14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.153ns  (logic 4.395ns (29.004%)  route 10.758ns (70.996%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 14.039 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.798    -0.742    MouseCtl/clk_65mhz
    SLICE_X29Y27         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.705     0.419    MouseCtl/ypos_reg[9]_0[9]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  MouseCtl/fifo_y[2]_i_38/O
                         net (fo=2, routed)           0.604     1.148    MouseCtl/fifo_y[2]_i_38_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.272 r  MouseCtl/fifo_y[2]_i_7/O
                         net (fo=2, routed)           0.643     1.915    MouseCtl/fifo_y[2]_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.300 r  MouseCtl/fifo_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    MouseCtl/fifo_y_reg[2]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  MouseCtl/fifo_y_reg[3]_i_8/O[0]
                         net (fo=16, routed)          0.679     3.201    MouseCtl_n_413
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.299     3.500 r  fifo_y[2]_i_42/O
                         net (fo=1, routed)           0.000     3.500    fifo_y[2]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.901 r  fifo_y_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.901    fifo_y_reg[2]_i_15_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  fifo_y_reg[2]_i_4/O[3]
                         net (fo=19, routed)          0.753     4.967    MouseCtl/fifo_y_reg[0]_rep__1[3]
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306     5.273 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     5.273    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.674 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=18, routed)          0.696     6.370    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  MouseCtl/tile_status[6][6][1]_i_2/O
                         net (fo=66, routed)          0.862     7.356    MouseCtl/ypos_reg[11]_32
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.480 f  MouseCtl/tile_status[0][0][1]_i_45/O
                         net (fo=34, routed)          0.785     8.265    minesweeper/flag_counter[6]_i_18_0
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  minesweeper/tile_status[0][0][1]_i_145/O
                         net (fo=1, routed)           0.787     9.176    minesweeper/tile_status[0][0][1]_i_145_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.300 f  minesweeper/tile_status[0][0][1]_i_77/O
                         net (fo=1, routed)           0.622     9.922    MouseCtl/tile_status[0][0][1]_i_10_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  MouseCtl/tile_status[0][0][1]_i_31/O
                         net (fo=1, routed)           0.444    10.490    MouseCtl/tile_status[0][0][1]_i_31_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.614 r  MouseCtl/tile_status[0][0][1]_i_10/O
                         net (fo=9, routed)           0.704    11.318    MouseCtl/tile_status[0][0][1]_i_10_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.442 r  MouseCtl/tile_status[2][2][0]_i_3/O
                         net (fo=107, routed)         0.739    12.181    MouseCtl/tile_status[0][0][1]_i_9_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.305 r  MouseCtl/tile_status[5][2][1]_i_4/O
                         net (fo=26, routed)          0.415    12.720    minesweeper/tile_status_reg[12][2][0]_2
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.124    12.844 f  minesweeper/tile_status[1][0][1]_i_10/O
                         net (fo=34, routed)          0.865    13.709    minesweeper/state_reg[2]_5
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.833 r  minesweeper/tile_status[12][14][1]_i_2/O
                         net (fo=2, routed)           0.454    14.288    minesweeper/state_reg[0]_79
    SLICE_X44Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.412 r  minesweeper/tile_status[12][14][0]_i_1/O
                         net (fo=1, routed)           0.000    14.412    minesweeper/tile_status[12][14][0]_i_1_n_0
    SLICE_X44Y35         FDRE                                         r  minesweeper/tile_status_reg[12][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        1.675    14.039    minesweeper/clk_65mhz
    SLICE_X44Y35         FDRE                                         r  minesweeper/tile_status_reg[12][14][0]/C
                         clock pessimism              0.568    14.607    
                         clock uncertainty           -0.130    14.477    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)        0.031    14.508    minesweeper/tile_status_reg[12][14][0]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  0.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.991%)  route 0.314ns (69.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.622    -0.542    minesweeper/td/clk_65mhz
    SLICE_X44Y26         FDRE                                         r  minesweeper/td/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  minesweeper/td/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.314    -0.087    mouse_renderer/pixel_in[2]
    SLICE_X61Y25         FDRE                                         r  mouse_renderer/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.891    -0.782    mouse_renderer/clk_65mhz
    SLICE_X61Y25         FDRE                                         r  mouse_renderer/pixel_reg[2]/C
                         clock pessimism              0.501    -0.282    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.070    -0.212    mouse_renderer/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 minesweeper/seven_seg_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.231ns (48.187%)  route 0.248ns (51.813%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.566    -0.598    minesweeper/clk_65mhz
    SLICE_X48Y55         FDRE                                         r  minesweeper/seven_seg_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  minesweeper/seven_seg_data_reg[19]/Q
                         net (fo=7, routed)           0.190    -0.268    minesweeper/ms_seven_segment_data[19]
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.223 r  minesweeper/seg_out[0]_i_6/O
                         net (fo=1, routed)           0.059    -0.164    minesweeper/seg_out[0]_i_6_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.045    -0.119 r  minesweeper/seg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    display/D[0]
    SLICE_X52Y55         FDRE                                         r  display/seg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.834    -0.839    display/clk_65mhz
    SLICE_X52Y55         FDRE                                         r  display/seg_out_reg[0]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.091    -0.244    display/seg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 minesweeper/seven_seg_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.231ns (47.672%)  route 0.254ns (52.328%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.565    -0.599    minesweeper/clk_65mhz
    SLICE_X47Y57         FDRE                                         r  minesweeper/seven_seg_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  minesweeper/seven_seg_data_reg[27]/Q
                         net (fo=7, routed)           0.202    -0.256    minesweeper/ms_seven_segment_data[27]
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.211 r  minesweeper/seg_out[5]_i_5/O
                         net (fo=1, routed)           0.051    -0.160    minesweeper/seg_out[5]_i_5_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.115 r  minesweeper/seg_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    display/D[5]
    SLICE_X53Y57         FDRE                                         r  display/seg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.833    -0.840    display/clk_65mhz
    SLICE_X53Y57         FDRE                                         r  display/seg_out_reg[5]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X53Y57         FDRE (Hold_fdre_C_D)         0.091    -0.245    display/seg_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MouseCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/xpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.499%)  route 0.321ns (69.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.617    -0.547    MouseCtl/clk_65mhz
    SLICE_X55Y24         FDRE                                         r  MouseCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  MouseCtl/x_pos_reg[6]/Q
                         net (fo=5, routed)           0.321    -0.084    MouseCtl/x_pos[6]
    SLICE_X38Y24         FDRE                                         r  MouseCtl/xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.894    -0.779    MouseCtl/clk_65mhz
    SLICE_X38Y24         FDRE                                         r  MouseCtl/xpos_reg[6]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.063    -0.216    MouseCtl/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.807%)  route 0.317ns (69.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.622    -0.542    minesweeper/td/clk_65mhz
    SLICE_X43Y26         FDRE                                         r  minesweeper/td/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  minesweeper/td/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.317    -0.084    mouse_renderer/pixel_in[1]
    SLICE_X61Y25         FDRE                                         r  mouse_renderer/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.891    -0.782    mouse_renderer/clk_65mhz
    SLICE_X61Y25         FDRE                                         r  mouse_renderer/pixel_reg[1]/C
                         clock pessimism              0.501    -0.282    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.066    -0.216    mouse_renderer/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.112%)  route 0.239ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.625    -0.539    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X63Y29         FDRE                                         r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.239    -0.159    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]
    RAMB18_X1Y12         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.942    -0.731    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y12         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.480    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.297    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/vsync_reg[0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.642    -0.522    xvga1/clk_65mhz
    SLICE_X15Y0          FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  xvga1/vsync_out_reg/Q
                         net (fo=2, routed)           0.127    -0.253    mouse_renderer/vsync
    SLICE_X14Y0          SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.917    -0.756    mouse_renderer/clk_65mhz
    SLICE_X14Y0          SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl8/CLK
                         clock pessimism              0.248    -0.509    
    SLICE_X14Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.394    mouse_renderer/vsync_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.914%)  route 0.241ns (63.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.625    -0.539    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X63Y29         FDRE                                         r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.241    -0.157    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X1Y12         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.942    -0.731    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y12         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.480    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.297    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.626    -0.538    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X68Y19         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.076    -0.320    MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X68Y19         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.900    -0.773    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X68Y19         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.236    -0.538    
    SLICE_X68Y19         FDRE (Hold_fdre_C_D)         0.075    -0.463    MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/xpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.242%)  route 0.341ns (70.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.618    -0.546    MouseCtl/clk_65mhz
    SLICE_X55Y23         FDRE                                         r  MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           0.341    -0.063    MouseCtl/x_pos[1]
    SLICE_X38Y23         FDRE                                         r  MouseCtl/xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2413, routed)        0.895    -0.778    MouseCtl/clk_65mhz
    SLICE_X38Y23         FDRE                                         r  MouseCtl/xpos_reg[1]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.059    -0.219    MouseCtl/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.385      12.441     RAMB18_X1Y12     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.385      12.441     RAMB18_X1Y12     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y11     minesweeper/td/five_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y11     minesweeper/td/five_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y14     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y14     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y16     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y16     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y19     minesweeper/td/one_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y19     minesweeper/td/one_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][5]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][6]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][7]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y20     minesweeper/vcount_reg[1][8]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y20     minesweeper/vcount_reg[1][9]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][6]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][7]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y19     minesweeper/vcount_reg[1][1]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



