0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Roots (top modules): mdivider coefCal inputCtrl emb_12_2k ramFifo Cal scaler
Sequential/Tristate device inference:
module/UDP/ent: mdivider
Line(s):3-55 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
divisor_a         divisor_a__reg    Latch     [16:0]     Y   Y  -  N  N  -  - 
ratio             I1                 Wire     [16:0]     Y   N  -  -  -  -  - 
remainder         I18                Wire     [16:0]     Y   N  -  -  -  -  - 
shift_dividend    shift_dividend__  Latch     [33:0]     Y   Y  -  N  N  -  -  reg                                                         
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: coefCal
Line(s):10-112 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
frameRate         frameRate__reg      FF       [8:0]     Y   Y  -  N  N  N  N 
inEn              inEn__reg           FF        [-]      N   Y  -  N  N  N  N 
test              test__reg           FF      [32:0]     Y   Y  -  N  N  N  N 
work              work__reg           FF        [-]      N   Y  -  N  N  N  N 
working           working__reg        FF      [32:0]     Y   Y  -  N  N  N  N 
xDividend         xDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
xDivisor          xDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
yDividend         yDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
yDivisor          yDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: inputCtrl
Line(s):9-147 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/inputCtrl.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
dataOut           dataOut__reg        FF      [23:0]     Y   Y  -  N  Y  N  N 
jmp               jmp__reg            FF        [-]      N   Y  -  N  Y  N  N 
ramWrtAddr        ramWrtAddr__reg     FF      [10:0]     Y   Y  -  Y  N  N  N 
ramWrtEn          ramWrtEn__reg       FF        [-]      N   Y  -  N  Y  N  N 
xAddress          xAddress__reg       FF       [9:0]     Y   Y  -  N  Y  N  N 
xCal              xCal__reg           FF      [15:0]     Y   Y  -  N  Y  N  N 
xPreEn            xPreEn__reg         FF        [-]      N   Y  -  N  Y  N  N 
yAddress          yAddress__reg       FF       [9:0]     Y   Y  -  N  Y  N  N 
yCal              yCal__reg           FF      [15:0]     Y   Y  -  N  Y  N  N 
yPreEn            yPreEn__reg         FF        [-]      N   Y  -  N  Y  N  N 
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: emb_12_2k
Line(s):14-348 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/emb_12_2k.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
aa_reg            aa_reg__reg         FF       [0:0]     Y   Y  -  N  N  N  N 
ab_reg            ab_reg__reg         FF       [0:0]     Y   Y  -  N  N  N  N 
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: ramFifo
Line(s):8-321 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
fillCount         I2923              Wire      [2:0]     Y   N  -  -  -  -  - 
ramDataOutA1                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  -  0W                            
ramDataOutA2                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  -  0W                            
ramDataOutB1                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  -  0W                            
ramDataOutB2                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  -  0W                            
readSelect        I2926              Wire      [3:0]     Y   N  -  -  -  -  - 
writeSelect       I2930              Wire      [3:0]     Y   N  -  -  -  -  - 
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: Cal
Line(s):11-247 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/Cal_v1.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
HS                HS__reg             FF        [-]      N   Y  -  N  Y  N  N 
VSNormal          VSNormal__reg       FF        [-]      N   Y  -  N  Y  N  N 
enforceJmp        enforceJmp__reg     FF        [-]      N   Y  -  N  Y  Y  Y 
jmp1Normal        jmp1Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
jmp2Normal        jmp2Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
ramRdAddr         ramRdAddr__reg      FF      [10:0]     Y   Y  -  N  Y  N  Y 
u                 u__reg              FF      [16:0]     Y   Y  -  N  Y  N  Y 
uPreF             uPreF__reg          FF       [5:0]     Y   Y  -  N  Y  N  N 
v                 v__reg              FF      [16:0]     Y   Y  -  N  Y  N  N 
xAddress          xAddress__reg       FF      [10:0]     Y   Y  -  N  Y  N  Y 
yAddress          yAddress__reg       FF      [10:0]     Y   Y  -  Y  N  N  N 
==============================================================================
Conditional statements statistics:
module/arch: Cal
Line:11-247 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/Cal_v1.v
========================================================================
:           Line Type     With default    Complete   /  Exclusive  IMX :
------------------------------------------------------------------------
:            177 casez         Y            auto     /    auto     -   :
========================================================================
0
Roots (top modules): DELAY_BUF CALIO CFG_DYN_SWITCH CFG_DYN_SWITCH_S3 M7S_DLL
M7S_PLL CRYSTAL M7S_DGPIO DGPIO M7A_DM M7S_EMB5K M7A_JTAG M7A_MAC M7A_SPRAM
M7A_UART OSC M7S_EMB18K M7S_IO_CAL M7S_IO_DDR M7S_IO_DQS M7S_IO_LVDS
M7S_IO_PCISG M7S_IO_VREF GBUF RBUF GBUF_GATE RBUF_GATE M7S_SOC M7S_POR DDR_IO
IBUF OBUF TBUF BIBUF CLKBUF IBUFDS OBUFDS TBUFDS BIBUFDS CLKBUFDS
0
0
cswitch_typical/CS_DPRAM_FIFO_PRIM 
0
0
cswitch_typical/CS_DPRAM_PRIM 
0
0
cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG0 
0
0
cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG1 
0
0
cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG0 
0
0
cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG1 
0
0
cswitch_typical/CS_LUT4_PRIM 
0
0
cswitch_typical/CS_MUXL5_PRIM 
0
0
cswitch_typical/CS_MUXCO_PRIM 
0
0
cswitch_typical/CS_XORCI_PRIM 
0
0
cswitch_typical/CS_LAT_PRIM 
0
0
cswitch_typical/CS_IBUF_PRIM 
0
0
cswitch_typical/IBUF 
0
0
cswitch_typical/TBUF 
0
0
cswitch_typical/DCC_BEG 
0
0
cswitch_typical/DCC_END 
0
0
cswitch_typical/DCC_POSTSHUFFLE 
0
0
cswitch_typical/DCC_PRESHUFFLE 
0
0
cswitch_typical/CS_OBUF_PRIM 
0
0
cswitch_typical/CS_IOBUF_PRIM 
0
0
cswitch_typical/CS_DIFFIBUF_PRIM 
0
0
cswitch_typical/CS_DIFFIOBUF_PRIM 
0
0
cswitch_typical/CS_DIFFOBUF_PRIM 
0
0
cswitch_typical/CS_DIFFOBUFT_PRIM 
0
0
cswitch_typical/CS_OBUFT_PRIM 
0
0
cswitch_typical/CS_LRAM64_PRIM 
0
0
0
0
0
0
cswitch_typical/CS_REG_CLK_PRIM 
0
0
cswitch_typical/CS_LATA_CLK_PRIM 
0
0
cswitch_typical/CS_LATA_E_PRIM 
0
0
cswitch_typical/CS_LATA_S_PRIM 
0
0
cswitch_typical/CS_LATA_R_PRIM 
0
0
cswitch_typical/CS_LATA_SE_PRIM 
0
0
cswitch_typical/CS_LATA_RE_PRIM 
0
0
cswitch_typical/CS_LATA_RS_PRIM 
0
0
0
0
0
0
cswitch_typical/LUT_XOR 
0
0
cswitch_typical/LUT_XNOR 
0
0
cswitch_typical/LUT_MUX 
0
0
cswitch_typical/CS_ADDSUB2 
0
0
cswitch_typical/CS_ADDSUB4 
0
0
cswitch_typical/CS_MAC 
0
0
cswitch_typical/CS_MULTIPLIER 
0
0
cswitch_typical/CS_DCC_BEG_PRIM 
0
0
cswitch_typical/CS_DCC_END_PRIM 
0
0
cswitch_typical/CS_DCC_LATENCY_PRIM 
0
0
cswitch_typical/CS_ECC_DECODE_PRIM 
0
0
cswitch_typical/CS_ECC_ENCODE_PRIM 
0
0
cswitch_typical/CS_RXD_DLL_PRIM 
0
0
cswitch_typical/CS_TXC_DLL_PRIM 
0
0
0
0
0
0
0
0
0
0
0
0
cswitch_typical/CS_RAU_PRIM 
0
0
0
0
cswitch_typical/CS_CLKTREE_PRIM 
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
cswitch_typical/CS_CBUF_DIV_PRIM 
0
0
cswitch_typical/CS_CBUF_LOCAL_PRIM 
0
0
cswitch_typical/CS_CBUF_PRIM 
0
0
cswitch_typical/CS_CBUF_RST_SYNC_PRIM 
0
0
cswitch_typical/CS_DCC_POSTSHUFFLE_PRIM 
0
0
cswitch_typical/CS_DCC_PRESHUFFLE_PRIM 
0
0
cswitch_typical/CS_GBUF_GLOBAL_PRIM 
0
0
cswitch_typical/CS_GBUF_PRIM 
0
0
cswitch_typical/CS_GBUF_SIMPLE_PRIM 
0
0
cswitch_typical/CS_MPQ_PRIM 
0
0
cswitch_typical/CS_PLL_PRIM 
0
0
cswitch_typical/CS_PP_PRIM 
0
0
cswitch_typical/CS_RCAM_PRIM 
0
0
cswitch_typical/CS_SPRAM_1X_PRIM 
0
0
cswitch_typical/CS_SPRAM_2X_PRIM 
0
0
cswitch_typical/CS_SPRAM_5X_PRIM 
0
0
cswitch_typical/CS_SPRAM_FIFO_1X_PRIM 
0
0
cswitch_typical/CS_SPRAM_FIFO_2X_PRIM 
0
0
cswitch_typical/CS_SPRAM_FIFO_4X_PRIM 
0
0
cswitch_typical/CS_SPRAM_FIFO_5X_PRIM 
0
0
0
0
cswitch_typical/CS_SPRAM_HD_1X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_2X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_5X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_FIFO_1X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_FIFO_2X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_FIFO_4X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_FIFO_5X_PRIM 
0
0
0
0
cswitch_typical/CS_MEMC_PRIM 
0
0
cswitch_typical/CS_MEMC_RX_PUSH_BUF_PRIM 
0
0
cswitch_typical/CS_MEMC_TX_POP_BUF_PRIM 
0
0
0
------------------------- mdivider coefCal inputCtrl emb_12_2k ramFifo Cal
--->scaler DELAY_BUF CALIO CFG_DYN_SWITCH CFG_DYN_SWITCH_S3 M7S_DLL M7S_PLL CRYSTAL M7S_DGPIO DGPIO M7A_DM M7S_EMB5K M7A_JTAG M7A_MAC M7A_SPRAM M7A_UART OSC M7S_EMB18K M7S_IO_CAL M7S_IO_DDR M7S_IO_DQS M7S_IO_LVDS M7S_IO_PCISG M7S_IO_VREF GBUF RBUF GBUF_GATE RBUF_GATE M7S_SOC M7S_POR DDR_IO IBUF OBUF TBUF BIBUF CLKBUF IBUFDS OBUFDS TBUFDS BIBUFDS CLKBUFDS
0
Sequential/Tristate device inference:
module/UDP/ent: coefCal
Line(s):10-112 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
frameRate         frameRate__reg      FF       [8:0]     Y   Y  -  N  N  N  N 
inEn              inEn__reg           FF        [-]      N   Y  -  N  N  N  N 
test              test__reg           FF      [32:0]     Y   Y  -  N  N  N  N 
work              work__reg           FF        [-]      N   Y  -  N  N  N  N 
working           working__reg        FF      [32:0]     Y   Y  -  N  N  N  N 
xDividend         xDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
xDivisor          xDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
yDividend         yDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
yDivisor          yDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: inputCtrl
Line(s):9-147 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/inputCtrl.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
dataOut           dataOut__reg        FF      [23:0]     Y   Y  -  N  Y  N  N 
jmp               jmp__reg            FF        [-]      N   Y  -  N  Y  N  N 
ramWrtAddr        ramWrtAddr__reg     FF      [10:0]     Y   Y  -  Y  N  N  N 
ramWrtEn          ramWrtEn__reg       FF        [-]      N   Y  -  N  Y  N  N 
xAddress          xAddress__reg       FF      [10:0]     Y   Y  -  N  Y  N  N 
xCal              xCal__reg           FF      [16:0]     Y   Y  -  N  Y  N  N 
xPreEn            xPreEn__reg         FF        [-]      N   Y  -  N  Y  N  N 
yAddress          yAddress__reg       FF      [10:0]     Y   Y  -  N  Y  N  N 
yCal              yCal__reg           FF      [16:0]     Y   Y  -  N  Y  N  N 
yPreEn            yPreEn__reg         FF        [-]      N   Y  -  N  Y  N  N 
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: ramFifo
Line(s):8-321 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
fillCount         I1                 Wire      [2:0]     Y   N  -  -  -  -  - 
ramDataOutA1                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  -  0W                            
ramDataOutA2                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  -  0W                            
ramDataOutB1                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  -  0W                            
ramDataOutB2                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  -  0W                            
readSelect        I4                 Wire      [3:0]     Y   N  -  -  -  -  - 
writeSelect       I8                 Wire      [3:0]     Y   N  -  -  -  -  - 
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: Cal
Line(s):11-247 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/Cal_v1.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
HS                HS__reg             FF        [-]      N   Y  -  N  Y  N  N 
VSNormal          VSNormal__reg       FF        [-]      N   Y  -  N  Y  N  N 
enforceJmp        enforceJmp__reg     FF        [-]      N   Y  -  N  Y  Y  Y 
jmp1Normal        jmp1Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
jmp2Normal        jmp2Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
ramRdAddr         ramRdAddr__reg      FF      [10:0]     Y   Y  -  N  Y  N  Y 
u                 u__reg              FF      [16:0]     Y   Y  -  N  Y  N  Y 
uPreF             uPreF__reg          FF       [5:0]     Y   Y  -  N  Y  N  N 
v                 v__reg              FF      [16:0]     Y   Y  -  N  Y  N  N 
xAddress          xAddress__reg       FF      [10:0]     Y   Y  -  N  Y  N  Y 
yAddress          yAddress__reg       FF      [10:0]     Y   Y  -  Y  N  N  N 
==============================================================================
Conditional statements statistics:
module/arch: Cal
Line:11-247 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/Cal_v1.v
========================================================================
:           Line Type     With default    Complete   /  Exclusive  IMX :
------------------------------------------------------------------------
:            177 casez         Y            auto     /    auto     -   :
========================================================================
0
0
0
0
Beginning Hierarchical Optimization
===================================
 Optimizing Design scaler (1 162)
 Optimizing Design scaler_ipc_sub_block_12_114 (2 162)
 Optimizing Design scaler_ipc_sub_block_12_115 (3 162)
 Optimizing Design scaler_ipc_sub_block_12_116 (4 162)
 Performing Logic Optimization
 Optimizing Design scaler_ipc_sub_block_12_117 (5 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_7_104
(6 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_7_105
(7 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107
(8 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109
(9 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111
(10 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113
(11 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_17_4
(12 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_17_5
(13 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_6
(14 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_7
(15 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_8
(16 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_9
(17 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_7_10
(18 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sum_block_8_0
(19 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sum_block_8_1
(20 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sum_block_8_2
(21 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_6_2
(22 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_3
(23 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_4
(24 162)
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_5
(25 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_6
(26 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_7
(27 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_8
(28 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_9
(29 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_10
(30 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_11
(31 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_12
(32 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_13
(33 162)
 Performing Logic Optimization
 Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_14
(34 162)
 Performing Logic Optimization
 Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119
(35 162)
 Performing Logic Optimization
 Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121
(36 162)
 Performing Logic Optimization
 Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123
(37 162)
 Performing Logic Optimization
 Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125
(38 162)
 Performing Logic Optimization
 Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_17_11
(39 162)
 Performing Logic Optimization
 Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_17_12
(40 162)
 Performing Logic Optimization
 Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_11_13
(41 162)
 Performing Logic Optimization
 Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_11_14
(42 162)
 Performing Logic Optimization
 Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_11_15
(43 162)
 Performing Logic Optimization
 Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_12_50
(44 162)
 Performing Logic Optimization
 Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_12_51
(45 162)
 Performing Logic Optimization
 Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52
(46 162)
 Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_11_0
(47 162)
 Performing Logic Optimization
 Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_11_1
(48 162)
 Performing Logic Optimization
 Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_8_2
(49 162)
 Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_8_3
(50 162)
 Performing Logic Optimization
 Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_mult_block_11_9_0
(51 162)
 Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_mult_block_11_20_1
(52 162)
 Optimizing Design mdivider_2_ipc_sub_block_17_0 (53 162)
 Optimizing Design mdivider_2_ipc_sub_block_17_1 (54 162)
 Optimizing Design mdivider_2_ipc_sub_block_17_2 (55 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_3 (56 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_4 (57 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_5 (58 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_6 (59 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_7 (60 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_8 (61 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_9 (62 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_10 (63 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_11 (64 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_12 (65 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_13 (66 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_14 (67 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_16 (68 162)
 Optimizing Design mdivider_2_ipc_sub_block_17_18 (69 162)
 Optimizing Design mdivider_2_ipc_sub_block_17_20 (70 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_22 (71 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_24 (72 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_26 (73 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_28 (74 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_30 (75 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_32 (76 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_34 (77 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_36 (78 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_38 (79 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_40 (80 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_42 (81 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_44 (82 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_46 (83 162)
 Performing Logic Optimization
 Optimizing Design mdivider_2_ipc_sub_block_17_48 (84 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_54 (85 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_55 (86 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_56 (87 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_57 (88 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_58 (89 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_59 (90 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_60 (91 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_61 (92 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_62 (93 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_63 (94 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_64 (95 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_65 (96 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_66 (97 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_67 (98 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_68 (99 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_70 (100 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_72 (101 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_74 (102 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_76 (103 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_78 (104 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_80 (105 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_82 (106 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_84 (107 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_86 (108 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_88 (109 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_90 (110 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_92 (111 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_94 (112 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_96 (113 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_98 (114 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_100 (115 162)
 Performing Logic Optimization
 Optimizing Design mdivider_1_ipc_sub_block_17_102 (116 162)
 Performing Logic Optimization
0
0
0
0
*******************************************************************************
* Report  : Report for agate                                                  *
* Command : report_for_agate -all                                             *
* Design  : scaler                                                            *
* Version : 2014.0903.eng                                                     *
* Date    : 12:07 PM, 19-Apr-15                                               *
*******************************************************************************
*******************************************************************************
* Synthesis Options Summary                                                   *
*******************************************************************************
--- Source Parameters
Input File Name                    : /cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/scaler1.0.v
Input Format                       : verilog
Ignore Synthesis Constraint File   : ---
--- Target Parameters
Output File Name                   : ./scaler.asv
Output Format                      : verilog
Target Device                      : cswitch_typical
--- set_agate_option
-keep_mux                          : false
-flatten_const_cmp                 : true
-flatten_const_adder               : false
-flatten_const_mult                : true
-opt_bdry_cmp                      : false
-opt_bdry_adder                    : false
-carry_chain                       : true
-sweep_boundary                    : true
-extract_ram                       : true
-extract_rom                       : false
-push_register                     : false
-mux_register_map                  : false
-keep_mult                         : true
-keep_sum                          : true
--- Source Options
Top Module Name                    : scaler
Automatic FSM Extraction           : no
FSM Encoding Algorithm             : ---
Safe Implementation                : ---
FSM Style                          : ---
RAM Extraction                     : yes
RAM Style                          : ---
ROM Extraction                     : no
ROM Style                          : ---
MUX Extraction                     : no
MUX Style                          : ---
MULT Extraction                    : yes
MULT Style                         : ---
SUM Extraction                     : yes
SUM Style                          : ---
Decoder Extraction                 : no
Priority Encoder Extraction        : no
Shift Register Extraction          : no
Logical Shifter Extraction         : no
XOR Collapsing                     : no
Resource Sharing                   : yes
Asynchronous To Synchronous        : yes
Use DSP Block                      : no
Automatic Register Balancing       : no
--- Target Options
Add IO Buffers                     : no
Global Maximum Fanout              : unlimited
Add Generic Clock Buffer(BUFG)     : no
Register Duplication               : no
Slice Packing                      : ---
Optimize Instantiated Primitives   : ---
Use Clock Enable                   : no
Use Synchronous Set                : no
Use Synchronous Reset              : no
Pack IO Registers into IOBs        : no
Equivalent Register Removal        : no
--- Generic Options
Optimization Goal                  : timing
Optimization Effort                : high
Power Reduction                    : no
Library Search Order               : .
Keep Hierarchy                     : no
RTL Output                         : no
Global Optimization                : ---
Read Cores                         : ---
Write Timing Constraints           : ---
Cross Clock Analysis               : ---
Hierarchy Separator                : /
Bus Delimiter                      : :
Case Specifier                     : ---
Slice Utilization Ratio            : ---
BRAM Utilization Ratio             : ---
DSP48 Utilization Ratio            : ---
Verilog 2001                       : yes
Auto BRAM Packing                  : no
Slice Utilization Ratio Delta      : ---
*******************************************************************************
* Advanced HDL Synthesis                                                      *
*******************************************************************************
*******************************************************************************
* IPC block Summary                                                           *
*******************************************************************************
Add/Sub Block                      : 97 11-bit adder                   : 9 11-bit comparator              : 8 12-bit subtractor              : 6 17-bit adder                   : 4 17-bit comparator              : 34 17-bit subtractor              : 30 33-bit comparator              : 1 7-bit adder                    : 1 7-bit subtractor               : 2 8-bit adder                    : 2
Multiply Block                     : 15 11x20 multiplier               : 1 11x9 multiplier                : 1 6x6 multiplier                 : 1 6x8 multiplier                 : 9 7x8 multiplier                 : 3
Sum Block                          : 3 8-bit sum                      : 3
0
Memory Usage: peak is 86.216M, current is 96.825M   
0
Warning/Error message (message ID)                                     Number
-----------------------------------------------------------------------------
WARNING:                                              (GET_WARN_3)         24
No  matches search pattern ""
WARNING:                                              (CHKDSG_002)         10
Net '' in design '' is connected to more than one pin,  and , of cell ''.
WARNING:                                              (CHKDSG_004)          1
 more net(s) in design '' are connected to more than one pin of cells
WARNING:                                            (NTL_WARN_043)          2
Instantiating black box module ''.
WARNING:                                            (NTL_WARN_037)        144
 port '' width in design '' is unmatched with the cell '' port width.
WARNING:                                            (NTL_WARN_038)         18
 (cell: ) in design '' has  open port(s).
WARNING:                                            (NTL_WARN_039)       1188
Open  port ''.
WARNING:                                               (OPT_W_005)        139
Register '' in '' is removed due to non-observable output.
WARNING:                                               (OPT_W_008)          9
Combinational loop is detected in design '' and is cut at net ''.
WARNING:                                               (OPT_W_018)         45
Instance '' of design '' in '' is removed due to non-observable output.
WARNING:                                           (RTLW_XSYN_001)          2
WARNING:                                         (RTLW_MISSEN_001)         15
WARNING:                                           (RTLW_IPCK_001)          8
WARNING:                                          (RTLW_ASYNL_001)         58
WARNING:                                         (RTLW_MXASGN_001)          4
WARNING:                                     (RTLW_XASYNCINIT_001)         72
-----------------------------------------------------------------------------
Errors: 0, Warnings: 1739
CPU time: 22.33 sec
Quit ic_shell.  Thank you!
