// Seed: 4086805685
program module_0 (
    input supply0 id_0
);
  \id_2 (
      1, (id_0 ==? \id_2 ), id_0, 1
  );
  assign module_1.type_3 = 0;
  wire id_3, id_4;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output tri1 id_2,
    output wand id_3,
    input logic id_4,
    output logic id_5,
    output supply1 id_6,
    output logic id_7,
    input uwire id_8
);
  final
    if (id_4) begin : LABEL_0
      id_7 <= 1;
      id_5 <= id_4;
    end
  wire id_10;
  module_0 modCall_1 (id_0);
endmodule
