// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_sqrt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read13,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_7621_p_din0,
        grp_fu_7621_p_din1,
        grp_fu_7621_p_opcode,
        grp_fu_7621_p_dout0,
        grp_fu_7621_p_ce,
        grp_fu_7625_p_din0,
        grp_fu_7625_p_din1,
        grp_fu_7625_p_opcode,
        grp_fu_7625_p_dout0,
        grp_fu_7625_p_ce,
        grp_fu_7629_p_din0,
        grp_fu_7629_p_din1,
        grp_fu_7629_p_opcode,
        grp_fu_7629_p_dout0,
        grp_fu_7629_p_ce,
        grp_fu_2086_p_din0,
        grp_fu_2086_p_din1,
        grp_fu_2086_p_dout0,
        grp_fu_2086_p_ce,
        grp_fu_2091_p_din0,
        grp_fu_2091_p_din1,
        grp_fu_2091_p_dout0,
        grp_fu_2091_p_ce,
        grp_fu_7617_p_din0,
        grp_fu_7617_p_din1,
        grp_fu_7617_p_opcode,
        grp_fu_7617_p_dout0,
        grp_fu_7617_p_ce,
        grp_fu_7633_p_din0,
        grp_fu_7633_p_din1,
        grp_fu_7633_p_dout0,
        grp_fu_7633_p_ce
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read13;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_7621_p_din0;
output  [31:0] grp_fu_7621_p_din1;
output  [1:0] grp_fu_7621_p_opcode;
input  [31:0] grp_fu_7621_p_dout0;
output   grp_fu_7621_p_ce;
output  [31:0] grp_fu_7625_p_din0;
output  [31:0] grp_fu_7625_p_din1;
output  [1:0] grp_fu_7625_p_opcode;
input  [31:0] grp_fu_7625_p_dout0;
output   grp_fu_7625_p_ce;
output  [31:0] grp_fu_7629_p_din0;
output  [31:0] grp_fu_7629_p_din1;
output  [1:0] grp_fu_7629_p_opcode;
input  [31:0] grp_fu_7629_p_dout0;
output   grp_fu_7629_p_ce;
output  [31:0] grp_fu_2086_p_din0;
output  [31:0] grp_fu_2086_p_din1;
input  [31:0] grp_fu_2086_p_dout0;
output   grp_fu_2086_p_ce;
output  [31:0] grp_fu_2091_p_din0;
output  [31:0] grp_fu_2091_p_din1;
input  [31:0] grp_fu_2091_p_dout0;
output   grp_fu_2091_p_ce;
output  [31:0] grp_fu_7617_p_din0;
output  [31:0] grp_fu_7617_p_din1;
output  [4:0] grp_fu_7617_p_opcode;
input  [0:0] grp_fu_7617_p_dout0;
output   grp_fu_7617_p_ce;
output  [31:0] grp_fu_7633_p_din0;
output  [31:0] grp_fu_7633_p_din1;
input  [31:0] grp_fu_7633_p_dout0;
output   grp_fu_7633_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_253;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
reg   [31:0] reg_259;
wire   [31:0] grp_fu_232_p2;
reg   [31:0] reg_265;
wire   [0:0] icmp_ln61_fu_275_p2;
reg   [0:0] icmp_ln61_reg_536;
wire   [31:0] normalizer_1_fu_291_p1;
reg   [31:0] normalizer_1_reg_540;
wire   [0:0] or_ln61_fu_326_p2;
reg   [0:0] or_ln61_reg_548;
wire    ap_CS_fsm_state2;
wire   [0:0] grp_fu_248_p2;
reg   [0:0] and_ln61_reg_553;
reg   [0:0] and_ln61_1_reg_557;
wire    ap_CS_fsm_state3;
wire   [0:0] res_loc_load_load_fu_333_p1;
reg   [0:0] res_loc_load_reg_561;
wire    ap_CS_fsm_state5;
reg   [30:0] p_reg_565;
wire   [31:0] bitcast_ln435_fu_354_p1;
wire   [31:0] bitcast_ln435_1_fu_367_p1;
reg   [31:0] tmp_reg_607;
wire    ap_CS_fsm_state17;
reg   [31:0] tmp_2_reg_612;
reg   [31:0] tmp_3_reg_617;
wire   [31:0] grp_fu_243_p2;
reg   [31:0] normalizer_reg_622;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
wire   [31:0] aux_q0;
wire    grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_start;
wire    grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_done;
wire    grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_idle;
wire    grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_ready;
wire   [0:0] grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_res_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_res_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_din0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_din1;
wire   [4:0] grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_opcode;
wire    grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_ce;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_start;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_done;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_idle;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_ready;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_1_02_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_1_02_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_2_01_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_2_01_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_2_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_2_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_1_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_1_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_1_08_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_1_08_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_2_07_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_2_07_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_222_p_din0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_222_p_din1;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_222_p_ce;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_633_p_din0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_633_p_din1;
wire    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_633_p_ce;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_start;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_done;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_idle;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_ready;
wire   [2:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_address0;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_ce0;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_we0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_d0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_din0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_din1;
wire   [1:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_opcode;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_ce;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_222_p_din0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_222_p_din1;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_222_p_ce;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_227_p_din0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_227_p_din1;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_227_p_ce;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_232_p_din0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_232_p_din1;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_232_p_ce;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_din0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_din1;
wire   [1:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_opcode;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_ce;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_din0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_din1;
wire   [1:0] grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_opcode;
wire    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_ce;
wire    grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_start;
wire    grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_done;
wire    grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_idle;
wire    grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_ready;
wire   [2:0] grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_aux_address0;
wire    grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_aux_ce0;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_0_06_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_0_06_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_1_05_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_1_05_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_2_04_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_2_04_out_ap_vld;
wire    grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_start;
wire    grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_done;
wire    grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_idle;
wire    grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_ready;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_1_0_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_1_0_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_116_0_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_116_0_out_ap_vld;
wire   [31:0] grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_12_0_out;
wire    grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_12_0_out_ap_vld;
reg   [31:0] ap_phi_mux_this_num_0_write_assign_phi_fu_129_p4;
reg   [31:0] this_num_0_write_assign_reg_126;
wire    ap_CS_fsm_state23;
reg   [31:0] ap_phi_mux_this_num_1_write_assign_phi_fu_138_p4;
reg   [31:0] this_num_1_write_assign_reg_135;
reg   [31:0] ap_phi_mux_this_num_2_write_assign_phi_fu_147_p4;
reg   [31:0] this_num_2_write_assign_reg_144;
reg   [30:0] ap_phi_mux_this_p_write_assign_phi_fu_157_p4;
reg   [30:0] this_p_write_assign_reg_153;
reg    grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
reg   [31:0] grp_fu_209_p0;
reg   [31:0] grp_fu_209_p1;
reg   [31:0] grp_fu_214_p0;
reg   [31:0] grp_fu_214_p1;
reg   [31:0] grp_fu_218_p0;
reg   [31:0] grp_fu_218_p1;
reg   [31:0] grp_fu_222_p0;
reg   [31:0] grp_fu_222_p1;
wire    ap_CS_fsm_state18;
reg   [31:0] grp_fu_227_p0;
reg   [31:0] grp_fu_227_p1;
reg   [31:0] grp_fu_232_p0;
reg   [31:0] grp_fu_232_p1;
reg   [31:0] grp_fu_237_p0;
reg   [31:0] grp_fu_237_p1;
reg   [0:0] grp_fu_248_p0;
wire   [0:0] grp_fu_237_p2;
wire   [31:0] trunc_ln61_fu_271_p1;
wire   [31:0] trunc_ln61_1_fu_281_p4;
wire   [7:0] tmp_4_fu_296_p4;
wire   [22:0] trunc_ln61_2_fu_305_p4;
wire   [0:0] icmp_ln61_2_fu_320_p2;
wire   [0:0] icmp_ln61_1_fu_314_p2;
wire   [31:0] trunc_ln2_fu_345_p4;
wire   [31:0] trunc_ln435_1_fu_358_p4;
wire  signed [31:0] sext_ln0_fu_419_p1;
reg    grp_fu_209_ce;
reg    grp_fu_214_ce;
reg    grp_fu_218_ce;
reg    grp_fu_222_ce;
reg    grp_fu_227_ce;
reg    grp_fu_232_ce;
reg    grp_fu_243_ce;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_fu_629_ce;
reg    grp_fu_633_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_start_reg = 1'b0;
#0 grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_start_reg = 1'b0;
#0 grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_start_reg = 1'b0;
#0 grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_start_reg = 1'b0;
#0 grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_sqrt_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_d0),
    .q0(aux_q0)
);

ban_interface_sqrt_Pipeline_VITIS_LOOP_68_1 grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_start),
    .ap_done(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_done),
    .ap_idle(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_idle),
    .ap_ready(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_ready),
    .p_read13(p_read13),
    .res_out(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_res_out),
    .res_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_res_out_ap_vld),
    .grp_fu_629_p_din0(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_din0),
    .grp_fu_629_p_din1(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_din1),
    .grp_fu_629_p_opcode(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_opcode),
    .grp_fu_629_p_dout0(grp_fu_7617_p_dout0),
    .grp_fu_629_p_ce(grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_ce)
);

ban_interface_sqrt_Pipeline_VITIS_LOOP_442_1 grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_start),
    .ap_done(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_done),
    .ap_idle(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_idle),
    .ap_ready(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_ready),
    .p_read13(p_read13),
    .normalizer_1(normalizer_1_reg_540),
    .eps_1_1_02_out(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_1_02_out),
    .eps_1_1_02_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_1_02_out_ap_vld),
    .eps_1_2_01_out(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_2_01_out),
    .eps_1_2_01_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_2_01_out_ap_vld),
    .num_res_load_2_out(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_2_out),
    .num_res_load_2_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_2_out_ap_vld),
    .num_res_load_1_out(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_1_out),
    .num_res_load_1_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_1_out_ap_vld),
    .eps_2_1_08_out(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_1_08_out),
    .eps_2_1_08_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_1_08_out_ap_vld),
    .eps_2_2_07_out(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_2_07_out),
    .eps_2_2_07_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_2_07_out_ap_vld),
    .grp_fu_222_p_din0(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_222_p_din0),
    .grp_fu_222_p_din1(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_222_p_din1),
    .grp_fu_222_p_dout0(grp_fu_2086_p_dout0),
    .grp_fu_222_p_ce(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_222_p_ce),
    .grp_fu_633_p_din0(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_633_p_din0),
    .grp_fu_633_p_din1(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_633_p_din1),
    .grp_fu_633_p_dout0(grp_fu_7633_p_dout0),
    .grp_fu_633_p_ce(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_633_p_ce)
);

ban_interface_sqrt_Pipeline_VITIS_LOOP_169_1 grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_start),
    .ap_done(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_done),
    .ap_idle(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_idle),
    .ap_ready(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_ready),
    .eps_1_1_02_reload(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_1_02_out),
    .eps_1_2_01_reload(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_1_2_01_out),
    .eps_2_1_08_reload(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_1_08_out),
    .eps_2_2_07_reload(grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_eps_2_2_07_out),
    .aux_address0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_address0),
    .aux_ce0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_ce0),
    .aux_we0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_we0),
    .aux_d0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_d0),
    .grp_fu_209_p_din0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_din0),
    .grp_fu_209_p_din1(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_din1),
    .grp_fu_209_p_opcode(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_opcode),
    .grp_fu_209_p_dout0(grp_fu_7621_p_dout0),
    .grp_fu_209_p_ce(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_ce),
    .grp_fu_222_p_din0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_222_p_din0),
    .grp_fu_222_p_din1(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_222_p_din1),
    .grp_fu_222_p_dout0(grp_fu_2086_p_dout0),
    .grp_fu_222_p_ce(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_222_p_ce),
    .grp_fu_227_p_din0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_227_p_din0),
    .grp_fu_227_p_din1(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_227_p_din1),
    .grp_fu_227_p_dout0(grp_fu_2091_p_dout0),
    .grp_fu_227_p_ce(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_227_p_ce),
    .grp_fu_232_p_din0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_232_p_din0),
    .grp_fu_232_p_din1(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_232_p_din1),
    .grp_fu_232_p_dout0(grp_fu_232_p2),
    .grp_fu_232_p_ce(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_232_p_ce),
    .grp_fu_214_p_din0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_din0),
    .grp_fu_214_p_din1(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_din1),
    .grp_fu_214_p_opcode(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_opcode),
    .grp_fu_214_p_dout0(grp_fu_7625_p_dout0),
    .grp_fu_214_p_ce(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_ce),
    .grp_fu_218_p_din0(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_din0),
    .grp_fu_218_p_din1(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_din1),
    .grp_fu_218_p_opcode(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_opcode),
    .grp_fu_218_p_dout0(grp_fu_7629_p_dout0),
    .grp_fu_218_p_ce(grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_ce)
);

ban_interface_sqrt_Pipeline_VITIS_LOOP_187_1 grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_start),
    .ap_done(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_done),
    .ap_idle(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_idle),
    .ap_ready(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_ready),
    .aux_address0(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_aux_address0),
    .aux_ce0(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_aux_ce0),
    .aux_q0(aux_q0),
    .eps_3_0_06_out(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_0_06_out),
    .eps_3_0_06_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_0_06_out_ap_vld),
    .eps_3_1_05_out(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_1_05_out),
    .eps_3_1_05_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_1_05_out_ap_vld),
    .eps_3_2_04_out(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_2_04_out),
    .eps_3_2_04_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_2_04_out_ap_vld)
);

ban_interface_sqrt_Pipeline_VITIS_LOOP_21_1 grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_start),
    .ap_done(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_done),
    .ap_idle(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_idle),
    .ap_ready(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_ready),
    .tmp_21(reg_253),
    .tmp_22(reg_259),
    .tmp_23(reg_265),
    .agg_result_1_0_out(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_1_0_out),
    .agg_result_1_0_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_1_0_out_ap_vld),
    .agg_result_116_0_out(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_116_0_out),
    .agg_result_116_0_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_116_0_out_ap_vld),
    .agg_result_12_0_out(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_12_0_out),
    .agg_result_12_0_out_ap_vld(grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_12_0_out_ap_vld)
);

ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U378(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_232_p0),
    .din1(grp_fu_232_p1),
    .ce(grp_fu_232_ce),
    .dout(grp_fu_232_p2)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U379(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_237_p0),
    .din1(grp_fu_237_p1),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_237_p2)
);

ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_8_no_dsp_1_U380(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(normalizer_1_reg_540),
    .ce(grp_fu_243_ce),
    .dout(grp_fu_243_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_return_0_preg <= sext_ln0_fu_419_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_return_1_preg <= ap_phi_mux_this_num_0_write_assign_phi_fu_129_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_return_2_preg <= ap_phi_mux_this_num_1_write_assign_phi_fu_138_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_return_3_preg <= ap_phi_mux_this_num_2_write_assign_phi_fu_147_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_start_reg <= 1'b1;
        end else if ((grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_ready == 1'b1)) begin
            grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_start_reg <= 1'b1;
        end else if ((grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_ready == 1'b1)) begin
            grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_start_reg <= 1'b1;
        end else if ((grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_ready == 1'b1)) begin
            grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_load_fu_333_p1 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
            grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_start_reg <= 1'b1;
        end else if ((grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_ready == 1'b1)) begin
            grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_fu_248_p2 == 1'd1) & (icmp_ln61_reg_536 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_start_reg <= 1'b1;
        end else if ((grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_ready == 1'b1)) begin
            grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_reg_561 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
        this_num_0_write_assign_reg_126 <= grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_1_0_out;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((1'd1 == and_ln61_reg_553) & (icmp_ln61_reg_536 == 1'd1)) | ((res_loc_load_load_fu_333_p1 == 1'd1) & (1'd1 == and_ln61_1_reg_557) & (icmp_ln61_reg_536 == 1'd1))))) begin
        this_num_0_write_assign_reg_126 <= normalizer_1_reg_540;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_reg_561 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
        this_num_1_write_assign_reg_135 <= grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_116_0_out;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((1'd1 == and_ln61_reg_553) & (icmp_ln61_reg_536 == 1'd1)) | ((res_loc_load_load_fu_333_p1 == 1'd1) & (1'd1 == and_ln61_1_reg_557) & (icmp_ln61_reg_536 == 1'd1))))) begin
        this_num_1_write_assign_reg_135 <= bitcast_ln435_fu_354_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_reg_561 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
        this_num_2_write_assign_reg_144 <= grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_12_0_out;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((1'd1 == and_ln61_reg_553) & (icmp_ln61_reg_536 == 1'd1)) | ((res_loc_load_load_fu_333_p1 == 1'd1) & (1'd1 == and_ln61_1_reg_557) & (icmp_ln61_reg_536 == 1'd1))))) begin
        this_num_2_write_assign_reg_144 <= bitcast_ln435_1_fu_367_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_reg_561 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
        this_p_write_assign_reg_153 <= p_reg_565;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((1'd1 == and_ln61_reg_553) & (icmp_ln61_reg_536 == 1'd1)) | ((res_loc_load_load_fu_333_p1 == 1'd1) & (1'd1 == and_ln61_1_reg_557) & (icmp_ln61_reg_536 == 1'd1))))) begin
        this_p_write_assign_reg_153 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln61_reg_536 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln61_1_reg_557 <= grp_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln61_reg_553 <= grp_fu_248_p2;
        or_ln61_reg_548 <= or_ln61_fu_326_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln61_reg_536 <= icmp_ln61_fu_275_p2;
        normalizer_1_reg_540 <= normalizer_1_fu_291_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        normalizer_reg_622 <= grp_fu_243_p2;
        tmp_2_reg_612 <= grp_fu_7625_p_dout0;
        tmp_3_reg_617 <= grp_fu_7629_p_dout0;
        tmp_reg_607 <= grp_fu_7621_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_load_fu_333_p1 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
        p_reg_565 <= {{p_read13[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_253 <= grp_fu_2086_p_dout0;
        reg_259 <= grp_fu_2091_p_dout0;
        reg_265 <= grp_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln61_reg_553) & (1'd1 == and_ln61_1_reg_557) & (icmp_ln61_reg_536 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        res_loc_load_reg_561 <= grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_res_out;
    end
end

always @ (*) begin
    if ((grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_reg_561 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
        ap_phi_mux_this_num_0_write_assign_phi_fu_129_p4 = grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_1_0_out;
    end else begin
        ap_phi_mux_this_num_0_write_assign_phi_fu_129_p4 = this_num_0_write_assign_reg_126;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_reg_561 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
        ap_phi_mux_this_num_1_write_assign_phi_fu_138_p4 = grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_116_0_out;
    end else begin
        ap_phi_mux_this_num_1_write_assign_phi_fu_138_p4 = this_num_1_write_assign_reg_135;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_reg_561 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
        ap_phi_mux_this_num_2_write_assign_phi_fu_147_p4 = grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_agg_result_12_0_out;
    end else begin
        ap_phi_mux_this_num_2_write_assign_phi_fu_147_p4 = this_num_2_write_assign_reg_144;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((icmp_ln61_reg_536 == 1'd0) | (((1'd0 == and_ln61_reg_553) & (res_loc_load_reg_561 == 1'd0)) | ((1'd0 == and_ln61_1_reg_557) & (1'd0 == and_ln61_reg_553)))))) begin
        ap_phi_mux_this_p_write_assign_phi_fu_157_p4 = p_reg_565;
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_157_p4 = this_p_write_assign_reg_153;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_return_0 = sext_ln0_fu_419_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_return_1 = ap_phi_mux_this_num_0_write_assign_phi_fu_129_p4;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_return_2 = ap_phi_mux_this_num_1_write_assign_phi_fu_138_p4;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_return_3 = ap_phi_mux_this_num_2_write_assign_phi_fu_147_p4;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        aux_address0 = grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_aux_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        aux_address0 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_address0;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        aux_ce0 = grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_aux_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        aux_ce0 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_ce0;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        aux_we0 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_aux_we0;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_209_ce = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_ce;
    end else begin
        grp_fu_209_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_209_p0 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_209_p0 = reg_253;
    end else begin
        grp_fu_209_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_209_p1 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_209_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_209_p1 = 32'd1065353216;
    end else begin
        grp_fu_209_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_214_ce = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_ce;
    end else begin
        grp_fu_214_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_214_p0 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_214_p0 = grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_1_out;
    end else begin
        grp_fu_214_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_214_p1 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_214_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_214_p1 = reg_259;
    end else begin
        grp_fu_214_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_218_ce = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_ce;
    end else begin
        grp_fu_218_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_218_p0 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_218_p0 = grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_num_res_load_2_out;
    end else begin
        grp_fu_218_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_218_p1 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_218_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_218_p1 = reg_265;
    end else begin
        grp_fu_218_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_222_ce = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_222_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_222_ce = grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_222_p_ce;
    end else begin
        grp_fu_222_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_222_p0 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_222_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_222_p0 = grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_222_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_222_p0 = tmp_reg_607;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_222_p0 = grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_0_06_out;
    end else begin
        grp_fu_222_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_222_p1 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_222_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_222_p1 = grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_222_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_222_p1 = normalizer_reg_622;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_222_p1 = 32'd3187671040;
    end else begin
        grp_fu_222_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_227_ce = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_227_p_ce;
    end else begin
        grp_fu_227_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_227_p0 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_227_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_227_p0 = tmp_2_reg_612;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_227_p0 = grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_1_05_out;
    end else begin
        grp_fu_227_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_227_p1 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_227_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_227_p1 = normalizer_reg_622;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_227_p1 = 32'd3187671040;
    end else begin
        grp_fu_227_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_232_ce = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_232_p_ce;
    end else begin
        grp_fu_232_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_232_p0 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_232_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_232_p0 = tmp_3_reg_617;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_232_p0 = grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_eps_3_2_04_out;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_232_p1 = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_grp_fu_232_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_232_p1 = normalizer_reg_622;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_232_p1 = 32'd3187671040;
    end else begin
        grp_fu_232_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_237_p0 = normalizer_1_reg_540;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_237_p0 = normalizer_1_fu_291_p1;
    end else begin
        grp_fu_237_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_237_p1 = 32'd1065353216;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_237_p1 = 32'd0;
    end else begin
        grp_fu_237_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state17) | ((grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        grp_fu_243_ce = 1'b1;
    end else begin
        grp_fu_243_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_248_p0 = or_ln61_reg_548;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_248_p0 = or_ln61_fu_326_p2;
    end else begin
        grp_fu_248_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_629_ce = grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_ce;
    end else begin
        grp_fu_629_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_633_ce = grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_633_p_ce;
    end else begin
        grp_fu_633_ce = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln61_fu_275_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln61_fu_275_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_fu_248_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((grp_fu_248_p2 == 1'd0) | (icmp_ln61_reg_536 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((1'd1 == and_ln61_reg_553) & (icmp_ln61_reg_536 == 1'd1)) | ((res_loc_load_load_fu_333_p1 == 1'd1) & (1'd1 == and_ln61_1_reg_557) & (icmp_ln61_reg_536 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln435_1_fu_367_p1 = trunc_ln435_1_fu_358_p4;

assign bitcast_ln435_fu_354_p1 = trunc_ln2_fu_345_p4;

assign grp_fu_2086_p_ce = grp_fu_222_ce;

assign grp_fu_2086_p_din0 = grp_fu_222_p0;

assign grp_fu_2086_p_din1 = grp_fu_222_p1;

assign grp_fu_2091_p_ce = grp_fu_227_ce;

assign grp_fu_2091_p_din0 = grp_fu_227_p0;

assign grp_fu_2091_p_din1 = grp_fu_227_p1;

assign grp_fu_248_p2 = (grp_fu_248_p0 & grp_fu_237_p2);

assign grp_fu_7617_p_ce = grp_fu_629_ce;

assign grp_fu_7617_p_din0 = grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_din0;

assign grp_fu_7617_p_din1 = grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_din1;

assign grp_fu_7617_p_opcode = grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_grp_fu_629_p_opcode;

assign grp_fu_7621_p_ce = grp_fu_209_ce;

assign grp_fu_7621_p_din0 = grp_fu_209_p0;

assign grp_fu_7621_p_din1 = grp_fu_209_p1;

assign grp_fu_7621_p_opcode = 2'd0;

assign grp_fu_7625_p_ce = grp_fu_214_ce;

assign grp_fu_7625_p_din0 = grp_fu_214_p0;

assign grp_fu_7625_p_din1 = grp_fu_214_p1;

assign grp_fu_7625_p_opcode = 2'd0;

assign grp_fu_7629_p_ce = grp_fu_218_ce;

assign grp_fu_7629_p_din0 = grp_fu_218_p0;

assign grp_fu_7629_p_din1 = grp_fu_218_p1;

assign grp_fu_7629_p_opcode = 2'd0;

assign grp_fu_7633_p_ce = grp_fu_633_ce;

assign grp_fu_7633_p_din0 = grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_633_p_din0;

assign grp_fu_7633_p_din1 = grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_grp_fu_633_p_din1;

assign grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_start = grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182_ap_start_reg;

assign grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_start = grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191_ap_start_reg;

assign grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_start = grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199_ap_start_reg;

assign grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_start = grp_sqrt_Pipeline_VITIS_LOOP_442_1_fu_170_ap_start_reg;

assign grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_start = grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_ap_start_reg;

assign icmp_ln61_1_fu_314_p2 = ((tmp_4_fu_296_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_2_fu_320_p2 = ((trunc_ln61_2_fu_305_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_275_p2 = ((trunc_ln61_fu_271_p1 == 32'd0) ? 1'b1 : 1'b0);

assign normalizer_1_fu_291_p1 = trunc_ln61_1_fu_281_p4;

assign or_ln61_fu_326_p2 = (icmp_ln61_2_fu_320_p2 | icmp_ln61_1_fu_314_p2);

assign res_loc_load_load_fu_333_p1 = grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164_res_out;

assign sext_ln0_fu_419_p1 = $signed(ap_phi_mux_this_p_write_assign_phi_fu_157_p4);

assign tmp_4_fu_296_p4 = {{p_read13[62:55]}};

assign trunc_ln2_fu_345_p4 = {{p_read13[95:64]}};

assign trunc_ln435_1_fu_358_p4 = {{p_read13[127:96]}};

assign trunc_ln61_1_fu_281_p4 = {{p_read13[63:32]}};

assign trunc_ln61_2_fu_305_p4 = {{p_read13[54:32]}};

assign trunc_ln61_fu_271_p1 = p_read13[31:0];

endmodule //ban_interface_sqrt
