

================================================================
== Vitis HLS Report for 'ludcmp_Pipeline_VITIS_LOOP_38_9'
================================================================
* Date:           Tue May  6 11:38:14 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        ludcmp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      165|  10.000 ns|  0.825 us|    2|  165|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_38_9  |        0|      163|        12|          4|          1|  0 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 15 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_ln39_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln39"   --->   Operation 17 'read' 'add_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %w_2"   --->   Operation 18 'read' 'w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln36_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln36"   --->   Operation 19 'read' 'zext_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln36_cast = zext i6 %zext_ln36_read"   --->   Operation 20 'zext' 'zext_ln36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %zext_ln36_cast, i64 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %w_2_read, i64 %w"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc101"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_1 = load i64 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 26 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i64 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 27 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.73ns)   --->   "%add_ln39_1 = add i11 %add_ln39_read, i11 %trunc_ln39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 28 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i11 %add_ln39_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 29 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 30 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.06ns)   --->   "%icmp_ln38 = icmp_eq  i64 %j_1, i64 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38]   --->   Operation 32 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc101.split, void %for.inc111.loopexit.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38]   --->   Operation 34 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.64ns)   --->   "%A_load = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 35 'load' 'A_load' <Predicate = (!icmp_ln38)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i64 %x, i64 0, i64 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 36 'getelementptr' 'x_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.71ns)   --->   "%x_load = load i6 %x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 37 'load' 'x_load' <Predicate = (!icmp_ln38)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 38 [1/2] (1.64ns)   --->   "%A_load = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 38 'load' 'A_load' <Predicate = (!icmp_ln38)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_3 : Operation 39 [1/2] (0.71ns)   --->   "%x_load = load i6 %x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 39 'load' 'x_load' <Predicate = (!icmp_ln38)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 40 'bitcast' 'bitcast_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i64 %x_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 41 'bitcast' 'bitcast_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 42 [5/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln39, i64 %bitcast_ln39_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 42 'dmul' 'mul2' <Predicate = (!icmp_ln38)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 43 [4/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln39, i64 %bitcast_ln39_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 43 'dmul' 'mul2' <Predicate = (!icmp_ln38)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.14ns)   --->   "%add_ln38 = add i64 %j_1, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38]   --->   Operation 44 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln38 = store i64 %add_ln38, i64 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38]   --->   Operation 45 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 46 [3/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln39, i64 %bitcast_ln39_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 46 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 47 [2/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln39, i64 %bitcast_ln39_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 47 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 48 [1/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln39, i64 %bitcast_ln39_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 48 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%w_load_1 = load i64 %w" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 49 'load' 'w_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [5/5] (2.89ns)   --->   "%w_1 = dsub i64 %w_load_1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 50 'dsub' 'w_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%w_load = load i64 %w"   --->   Operation 58 'load' 'w_load' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_8_out, i64 %w_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 51 [4/5] (2.89ns)   --->   "%w_1 = dsub i64 %w_load_1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 51 'dsub' 'w_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 52 [3/5] (2.89ns)   --->   "%w_1 = dsub i64 %w_load_1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 52 'dsub' 'w_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 53 [2/5] (2.89ns)   --->   "%w_1 = dsub i64 %w_load_1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 53 'dsub' 'w_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.28>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8]   --->   Operation 54 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/5] (2.89ns)   --->   "%w_1 = dsub i64 %w_load_1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 55 'dsub' 'w_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln38 = store i64 %w_1, i64 %w" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38]   --->   Operation 56 'store' 'store_ln38' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38]   --->   Operation 57 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                 (alloca           ) [ 01111111111111]
j                 (alloca           ) [ 01111100000000]
add_ln39_read     (read             ) [ 00100000000000]
w_2_read          (read             ) [ 00000000000000]
zext_ln36_read    (read             ) [ 00000000000000]
zext_ln36_cast    (zext             ) [ 00000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000]
store_ln0         (store            ) [ 00000000000000]
store_ln0         (store            ) [ 00000000000000]
br_ln0            (br               ) [ 00000000000000]
j_1               (load             ) [ 01011100000000]
trunc_ln39        (trunc            ) [ 00000000000000]
add_ln39_1        (add              ) [ 00000000000000]
zext_ln39         (zext             ) [ 00000000000000]
A_addr            (getelementptr    ) [ 00010000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000]
icmp_ln38         (icmp             ) [ 01111111110000]
empty             (speclooptripcount) [ 00000000000000]
br_ln38           (br               ) [ 00000000000000]
x_addr            (getelementptr    ) [ 00010000000000]
A_load            (load             ) [ 00001000000000]
x_load            (load             ) [ 00001000000000]
bitcast_ln39      (bitcast          ) [ 01111111100000]
bitcast_ln39_1    (bitcast          ) [ 01111111100000]
add_ln38          (add              ) [ 00000000000000]
store_ln38        (store            ) [ 00000000000000]
mul2              (dmul             ) [ 01111000011111]
w_load_1          (load             ) [ 01111000001111]
specloopname_ln8  (specloopname     ) [ 00000000000000]
w_1               (dsub             ) [ 00000000000000]
store_ln38        (store            ) [ 00000000000000]
br_ln38           (br               ) [ 00000000000000]
w_load            (load             ) [ 00000000000000]
write_ln0         (write            ) [ 00000000000000]
ret_ln0           (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln36">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln39">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln39"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_8_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_8_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="w_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_ln39_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln39_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="w_2_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_2_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln36_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln36_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="83" class="1004" name="A_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="11" slack="0"/>
<pin id="87" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="w_1/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul2/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln36_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="j_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln39_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln39_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="1"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln39_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln38_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="bitcast_ln39_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bitcast_ln39_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln38_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="3"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln38_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="4"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="w_load_1_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="8"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load_1/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln38_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="12"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/13 "/>
</bind>
</comp>

<comp id="182" class="1004" name="w_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="8"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/9 "/>
</bind>
</comp>

<comp id="186" class="1005" name="w_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="201" class="1005" name="add_ln39_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="1"/>
<pin id="203" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_read "/>
</bind>
</comp>

<comp id="206" class="1005" name="j_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="3"/>
<pin id="208" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="A_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="1"/>
<pin id="213" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="icmp_ln38_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="220" class="1005" name="x_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="1"/>
<pin id="222" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="225" class="1005" name="A_load_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="230" class="1005" name="x_load_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="235" class="1005" name="bitcast_ln39_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39 "/>
</bind>
</comp>

<comp id="240" class="1005" name="bitcast_ln39_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="mul2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="w_load_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="120"><net_src comp="70" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="64" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="131" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="139" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="153"><net_src comp="131" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="181"><net_src comp="109" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="189"><net_src comp="50" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="54" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="204"><net_src comp="58" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="209"><net_src comp="131" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="214"><net_src comp="83" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="219"><net_src comp="149" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="96" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="228"><net_src comp="90" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="233"><net_src comp="103" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="238"><net_src comp="155" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="243"><net_src comp="159" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="248"><net_src comp="113" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="253"><net_src comp="173" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_8_out | {9 }
 - Input state : 
	Port: ludcmp_Pipeline_VITIS_LOOP_38_9 : zext_ln36 | {1 }
	Port: ludcmp_Pipeline_VITIS_LOOP_38_9 : w_2 | {1 }
	Port: ludcmp_Pipeline_VITIS_LOOP_38_9 : add_ln39 | {1 }
	Port: ludcmp_Pipeline_VITIS_LOOP_38_9 : A | {2 3 }
	Port: ludcmp_Pipeline_VITIS_LOOP_38_9 : x | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln39 : 1
		add_ln39_1 : 2
		zext_ln39 : 3
		A_addr : 4
		icmp_ln38 : 1
		br_ln38 : 2
		A_load : 5
		x_addr : 1
		x_load : 2
	State 3
	State 4
		mul2 : 1
	State 5
		store_ln38 : 1
	State 6
	State 7
	State 8
	State 9
		w_1 : 1
		write_ln0 : 1
	State 10
	State 11
	State 12
	State 13
		store_ln38 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   dadd   |         grp_fu_109        |    3    |   457   |   698   |
|----------|---------------------------|---------|---------|---------|
|   dmul   |         grp_fu_113        |    8    |   312   |   109   |
|----------|---------------------------|---------|---------|---------|
|    add   |     add_ln39_1_fu_139     |    0    |    0    |    18   |
|          |      add_ln38_fu_163      |    0    |    0    |    71   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln38_fu_149     |    0    |    0    |    29   |
|----------|---------------------------|---------|---------|---------|
|          |  add_ln39_read_read_fu_58 |    0    |    0    |    0    |
|   read   |    w_2_read_read_fu_64    |    0    |    0    |    0    |
|          | zext_ln36_read_read_fu_70 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_76   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |   zext_ln36_cast_fu_117   |    0    |    0    |    0    |
|          |      zext_ln39_fu_144     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln39_fu_135     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    11   |   769   |   925   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_211    |   11   |
|    A_load_reg_225    |   64   |
| add_ln39_read_reg_201|   11   |
|bitcast_ln39_1_reg_240|   64   |
| bitcast_ln39_reg_235 |   64   |
|   icmp_ln38_reg_216  |    1   |
|      j_1_reg_206     |   64   |
|       j_reg_194      |   64   |
|     mul2_reg_245     |   64   |
|   w_load_1_reg_250   |   64   |
|       w_reg_186      |   64   |
|    x_addr_reg_220    |    6   |
|    x_load_reg_230    |   64   |
+----------------------+--------+
|         Total        |   605  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_109    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_113    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_113    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   418  ||  1.935  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |   925  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   605  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1374  |   970  |
+-----------+--------+--------+--------+--------+
