# vsim top -l interface.log -c -do "run -all; exit;" 
# Start time: 21:53:18 on Sep 30,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# ** Warning: (vsim-3838) test.sv(7): Variable '/top/inf/output_y' written by continuous and procedural assignments. 
# One of the assignments is implicit. See top.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /top/a2 File: test.sv
# run -all
# 
# // and gate output
# 
# input_a=0	 input_b=0	 output_y=0
# 
# input_a=1	 input_b=0	 output_y=0
# 
# input_a=0	 input_b=1	 output_y=0
# 
# input_a=1	 input_b=1	 output_y=1
#  exit
# End time: 21:53:19 on Sep 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
