// Seed: 4102507536
module module_0 #(
    parameter id_4 = 32'd5,
    parameter id_5 = 32'd7
) (
    output tri id_0
    , id_2
);
  reg
      id_3,
      _id_4,
      _id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17[{  id_5  {  id_4  }  } : ""],
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52;
  initial begin : LABEL_0
    id_31 = id_6 - -1;
    id_19 <= id_20;
    id_11 <= id_10;
    id_39 <= 1;
  end
  struct packed {
    logic [-1  &  -1 : -1] id_53;
    logic id_54;
  } [-1 'b0 : -1 'b0] id_55;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output tri id_2,
    output supply1 id_3,
    output wor id_4,
    output wor id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wand id_11,
    output wand id_12,
    input tri1 id_13,
    output tri0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    input wire id_17
);
  wire id_19;
  logic [1 'b0 : 1] id_20;
  assign id_5 = -1;
  wire [1 'd0 : 1] id_21;
  wire id_22;
  module_0 modCall_1 (id_3);
endmodule
