# Datapath

Digital Design Homework to implement a single cycle datapath with verilog
