#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  3 17:12:51 2022
# Process ID: 12252
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12844 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
update_compile_order -fileset sources_1
update_module_reference intellight_v2_MII_0_0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:intellight_database:1.0 [get_ips  intellight_v2_intellight_database_0_1] -log ip_upgrade.log
report_ip_status -name ip_status 
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd}
startgroup
delete_bd_objs [get_bd_nets MOI_0_Q_10] [get_bd_nets intellight_database_0_L_inc_d] [get_bd_nets PG_0_A_road] [get_bd_nets MOI_0_Q_11] [get_bd_nets MII_0_en0] [get_bd_nets MII_0_en1] [get_bd_nets RD_0_R] [get_bd_nets MOI_0_Q_12] [get_bd_nets MII_0_wen_bram] [get_bd_nets MII_0_en2] [get_bd_nets MOI_0_Q_13] [get_bd_nets MII_0_en3] [get_bd_nets clk_wiz_clk_out1] [get_bd_nets intellight_database_0_L_dec] [get_bd_nets SD_0_L0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_nets SD_0_L1] [get_bd_nets SD_0_L2] [get_bd_nets SD_0_L3] [get_bd_nets CU_0_wen] [get_bd_nets CU_0_A_sel] [get_bd_nets intellight_database_0_alpha] [get_bd_nets intellight_database_0_max_episode] [get_bd_nets CU_0_finish] [get_bd_nets intellight_database_0_max_step] [get_bd_nets MII_0_WR_ADDR] [get_bd_nets intellight_database_0_run] [get_bd_nets PG_0_A] [get_bd_nets MII_0_Dnew] [get_bd_nets MOI_0_Q_20] [get_bd_nets MOI_0_Q_21] [get_bd_nets MOI_0_Q_22] [get_bd_nets MOI_0_Q_23] [get_bd_nets intellight_database_0_seed] [get_bd_nets intellight_database_0_S_sim] [get_bd_nets MOI_0_Q_30] [get_bd_nets intellight_database_0_mode] [get_bd_nets MOI_0_Q_31] [get_bd_nets MOI_0_Q_00] [get_bd_nets MOI_0_Q_32] [get_bd_nets intellight_database_0_gamma] [get_bd_nets SD_0_S] [get_bd_nets MOI_0_Q_33] [get_bd_nets MOI_0_Q_01] [get_bd_nets MOI_0_Q_02] [get_bd_nets action_ram_wrapper_0_Droad0] [get_bd_nets MII_0_RD_ADDR] [get_bd_nets MOI_0_Q_03] [get_bd_nets intellight_database_0_L_inc_a] [get_bd_nets action_ram_wrapper_0_Droad1] [get_bd_nets QA_0_Q_new] [get_bd_nets CU_0_idle] [get_bd_nets action_ram_wrapper_0_Droad2] [get_bd_nets intellight_database_0_L_inc_b] [get_bd_nets action_ram_wrapper_0_Droad3] [get_bd_nets intellight_database_0_L_inc_c]
delete_bd_objs [get_bd_ports finish] [get_bd_ports wen3] [get_bd_ports wen2] [get_bd_ports wen1] [get_bd_ports wen0] [get_bd_ports run] [get_bd_ports rst] [get_bd_ports clk] [get_bd_ports idle] [get_bd_ports mode] [get_bd_ports wen_bram] [get_bd_ports Q_02] [get_bd_ports L_inc_d] [get_bd_ports rd_addr] [get_bd_ports max_step] [get_bd_ports Q_13] [get_bd_ports Q_01] [get_bd_ports L_inc_c] [get_bd_ports wr_addr] [get_bd_ports Q_12] [get_bd_ports Q_00] [get_bd_ports L_inc_b] [get_bd_ports Droad3] [get_bd_ports D_new] [get_bd_ports Q_11] [get_bd_ports L_inc_a] [get_bd_ports Droad2] [get_bd_ports Q_23] [get_bd_ports Q_10] [get_bd_ports Droad1] [get_bd_ports gamma] [get_bd_ports alpha] [get_bd_ports Q_22] [get_bd_ports Droad0] [get_bd_ports seed] [get_bd_ports Q_33] [get_bd_ports Q_21] [get_bd_ports Q_32] [get_bd_ports Q_20] [get_bd_ports Q_31] [get_bd_ports L_dec] [get_bd_ports Q_30] [get_bd_ports max_episode] [get_bd_ports S_sim] [get_bd_ports Q_03]
delete_bd_objs [get_bd_cells RD_0] [get_bd_cells SD_0] [get_bd_cells PG_0] [get_bd_cells MOI_0] [get_bd_cells QA_0] [get_bd_cells MII_0] [get_bd_cells CU_0]
endgroup
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd}
current_bd_design intellight_v2
set tmpCopyObjs [concat  [get_bd_cells {comm_ram Accelerator ps7_0_axi_periph processing_system7_0 axi_intc_0 rst_ps7_0_100M action_ram_wrapper_0 intellight_database_0}] [get_bd_intf_ports {DDR FIXED_IO}] [get_bd_ports {wen3 wen2 wen1 wen0 idle finish}] [get_bd_intf_nets {processing_system7_0_M_AXI_GP0 ps7_0_axi_periph_M03_AXI ps7_0_axi_periph_M01_AXI processing_system7_0_FIXED_IO ps7_0_axi_periph_M04_AXI ps7_0_axi_periph_M05_AXI ps7_0_axi_periph_M00_AXI processing_system7_0_DDR ps7_0_axi_periph_M02_AXI}] [get_bd_nets {MII_0_wen_bram MOI_0_Q_01 MOI_0_Q_12 intellight_database_0_L_inc_b MII_0_WR_ADDR MOI_0_Q_02 MOI_0_Q_13 intellight_database_0_L_inc_c MOI_0_Q_03 intellight_database_0_L_inc_d intellight_database_0_alpha rst_ps7_0_100M_peripheral_aresetn1 processing_system7_0_FCLK_RESET0_N CU_0_idle MII_0_RD_ADDR rst_ps7_0_100M_peripheral_aresetn intellight_database_0_gamma MOI_0_Q_30 axi_intc_0_irq intellight_database_0_S_sim intellight_database_0_max_step MII_0_Dnew MOI_0_Q_31 CU_0_finish MII_0_en0 MOI_0_Q_32 action_ram_wrapper_0_Droad0 intellight_database_0_run MII_0_en1 MOI_0_Q_20 MOI_0_Q_33 action_ram_wrapper_0_Droad1 MII_0_en2 MOI_0_Q_21 action_ram_wrapper_0_Droad2 intellight_database_0_mode intellight_database_0_seed MII_0_en3 MOI_0_Q_10 MOI_0_Q_22 action_ram_wrapper_0_Droad3 clk_wiz_clk_out1 intellight_database_0_L_dec intellight_database_0_max_episode MOI_0_Q_00 MOI_0_Q_11 MOI_0_Q_23 intellight_database_0_L_inc_a}]]
current_bd_design accelerator
copy_bd_objs -from_design intellight_v2 / $tmpCopyObjs
regenerate_bd_layout
current_bd_design [get_bd_designs intellight_v2]
report_ip_status -name ip_status 
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd}
startgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI]
delete_bd_objs [get_bd_nets MOI_0_Q_10] [get_bd_nets axi_intc_0_irq] [get_bd_nets intellight_database_0_L_inc_d] [get_bd_nets MOI_0_Q_11] [get_bd_nets MII_0_en0] [get_bd_nets MII_0_en1] [get_bd_nets MOI_0_Q_12] [get_bd_nets MII_0_wen_bram] [get_bd_nets MII_0_en2] [get_bd_nets MOI_0_Q_13] [get_bd_nets MII_0_en3] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets clk_wiz_clk_out1] [get_bd_nets intellight_database_0_L_dec] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_nets intellight_database_0_alpha] [get_bd_nets intellight_database_0_max_episode] [get_bd_nets CU_0_finish] [get_bd_nets intellight_database_0_max_step] [get_bd_nets MII_0_WR_ADDR] [get_bd_nets intellight_database_0_run] [get_bd_nets MII_0_Dnew] [get_bd_nets MOI_0_Q_20] [get_bd_nets MOI_0_Q_21] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn1] [get_bd_nets MOI_0_Q_22] [get_bd_nets MOI_0_Q_23] [get_bd_nets intellight_database_0_seed] [get_bd_nets intellight_database_0_S_sim] [get_bd_nets MOI_0_Q_30] [get_bd_nets intellight_database_0_mode] [get_bd_nets MOI_0_Q_31] [get_bd_nets MOI_0_Q_00] [get_bd_nets MOI_0_Q_32] [get_bd_nets intellight_database_0_gamma] [get_bd_nets MOI_0_Q_33] [get_bd_nets MOI_0_Q_01] [get_bd_nets MOI_0_Q_02] [get_bd_nets action_ram_wrapper_0_Droad0] [get_bd_nets MII_0_RD_ADDR] [get_bd_nets MOI_0_Q_03] [get_bd_nets intellight_database_0_L_inc_a] [get_bd_nets action_ram_wrapper_0_Droad1] [get_bd_nets CU_0_idle] [get_bd_nets action_ram_wrapper_0_Droad2] [get_bd_nets intellight_database_0_L_inc_b] [get_bd_nets action_ram_wrapper_0_Droad3] [get_bd_nets intellight_database_0_L_inc_c]
delete_bd_objs [get_bd_ports finish] [get_bd_ports wen3] [get_bd_ports wen2] [get_bd_ports wen1] [get_bd_ports wen0] [get_bd_ports idle]
delete_bd_objs [get_bd_cells comm_ram] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_cells rst_ps7_0_100M] [get_bd_cells action_ram_wrapper_0] [get_bd_cells processing_system7_0] [get_bd_cells intellight_database_0] [get_bd_cells axi_intc_0]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
endgroup
copy_bd_objs /  [get_bd_cells {Accelerator/RD_0 Accelerator/SD_0 Accelerator/PG_0 Accelerator/MOI_0 Accelerator/QA_0 Accelerator/MII_0 Accelerator/CU_0}] [get_bd_pins {Accelerator/finish Accelerator/wen3 Accelerator/wen2 Accelerator/wen1 Accelerator/wen0 Accelerator/run Accelerator/rst Accelerator/clk Accelerator/idle Accelerator/mode Accelerator/Q_02 Accelerator/wen_bram Accelerator/L_inc_d Accelerator/Q_13 Accelerator/Q_01 Accelerator/max_step Accelerator/rd_addr Accelerator/L_inc_c Accelerator/Q_12 Accelerator/Q_00 Accelerator/D_new Accelerator/wr_addr Accelerator/Droad3 Accelerator/L_inc_b Accelerator/Q_11 Accelerator/Droad2 Accelerator/L_inc_a Accelerator/Q_23 Accelerator/Q_10 Accelerator/Droad1 Accelerator/gamma Accelerator/alpha Accelerator/Q_22 Accelerator/Droad0 Accelerator/Q_33 Accelerator/Q_21 Accelerator/seed Accelerator/Q_32 Accelerator/Q_20 Accelerator/Q_31 Accelerator/L_dec Accelerator/Q_30 Accelerator/max_episode Accelerator/S_sim Accelerator/Q_03}] [get_bd_nets {Accelerator/MOI_0_Q_10 Accelerator/intellight_database_0_L_inc_d Accelerator/PG_0_A_road Accelerator/MOI_0_Q_11 Accelerator/MII_0_en0 Accelerator/MII_0_en1 Accelerator/RD_0_R Accelerator/MOI_0_Q_12 Accelerator/MII_0_wen_bram Accelerator/MII_0_en2 Accelerator/MOI_0_Q_13 Accelerator/MII_0_en3 Accelerator/clk_wiz_clk_out1 Accelerator/intellight_database_0_L_dec Accelerator/SD_0_L0 Accelerator/rst_ps7_0_100M_peripheral_aresetn Accelerator/SD_0_L1 Accelerator/SD_0_L2 Accelerator/SD_0_L3 Accelerator/CU_0_wen Accelerator/CU_0_A_sel Accelerator/intellight_database_0_alpha Accelerator/intellight_database_0_max_episode Accelerator/CU_0_finish Accelerator/intellight_database_0_max_step Accelerator/MII_0_WR_ADDR Accelerator/intellight_database_0_run Accelerator/PG_0_A Accelerator/MII_0_Dnew Accelerator/MOI_0_Q_20 Accelerator/MOI_0_Q_21 Accelerator/MOI_0_Q_22 Accelerator/MOI_0_Q_23 Accelerator/intellight_database_0_seed Accelerator/intellight_database_0_S_sim Accelerator/MOI_0_Q_30 Accelerator/intellight_database_0_mode Accelerator/MOI_0_Q_31 Accelerator/MOI_0_Q_00 Accelerator/MOI_0_Q_32 Accelerator/intellight_database_0_gamma Accelerator/SD_0_S Accelerator/MOI_0_Q_33 Accelerator/MOI_0_Q_01 Accelerator/MOI_0_Q_02 Accelerator/action_ram_wrapper_0_Droad0 Accelerator/MII_0_RD_ADDR Accelerator/MOI_0_Q_03 Accelerator/intellight_database_0_L_inc_a Accelerator/action_ram_wrapper_0_Droad1 Accelerator/QA_0_Q_new Accelerator/CU_0_idle Accelerator/action_ram_wrapper_0_Droad2 Accelerator/intellight_database_0_L_inc_b Accelerator/action_ram_wrapper_0_Droad3 Accelerator/intellight_database_0_L_inc_c}]
regenerate_bd_layout
delete_bd_objs [get_bd_cells Accelerator]
save_bd_design
regenerate_bd_layout
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
report_ip_status -name ip_status 
report_ip_status -name ip_status 
current_bd_design [get_bd_designs accelerator]
close_bd_design [get_bd_designs accelerator]
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
save_bd_design
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells intellight_database_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intellight_database:1.0 intellight_database_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (58 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (58 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/intellight_database_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins intellight_database_0/S00_AXI]
save_bd_design
