################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: MingKe
#     Report Created on: Fri Jun 28 12:37:30 2024
#     Working Directory: /home/MingKe/Study/NTU_CVSD2023/HW2/01_RTL
#     Report Location  : ./spyglass-1/core/lint/lint_rtl/spyglass_reports/lint/SignalUsageReport.rpt
#     SpyGlass Version : SpyGlass_vS-2021.09
#     Policy Name      : lint(SpyGlass_vS-2021.09)
#     Comment          : SignalUsageReport : It dumps details of violating bits of a signal

#
################################################################################



Module : core(Hierarchy :core)

W528 : Following Bits of signal 'WriteData' (File Name: ./core.v Line No.: 236) are set but not used
	[31:0]	

W528 : Following Bits of signal 'WriteReg' (File Name: ./core.v Line No.: 237) are set but not used
	[4:0]	

W528 : Following Bits of signal 'opcode' (File Name: ./core.v Line No.: 244) are set but not used
	[5:0]	


Module : alu(Hierarchy :core:alu1@alu)

W528 : Following Bits of signal 'direct_mult' (File Name: ./alu.v Line No.: 346) are set but not used
	[63:0]	

W123 (Verilog) : There are no violations of the rule for multibit variables


W240 (Verilog) : There are no violations of the rule for multibit variables
