
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126005                       # Number of seconds simulated
sim_ticks                                126004526354                       # Number of ticks simulated
final_tick                               1267639861985                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  96800                       # Simulator instruction rate (inst/s)
host_op_rate                                   126004                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5318710                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896168                       # Number of bytes of host memory used
host_seconds                                 23690.81                       # Real time elapsed on the host
sim_insts                                  2293261134                       # Number of instructions simulated
sim_ops                                    2985130873                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1848448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2731776                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4583680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       762112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            762112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14441                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21342                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35810                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5954                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5954                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14669695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21679983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36377106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6048291                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6048291                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6048291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14669695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21679983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42425397                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151265939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22321255                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19561805                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741686                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11021038                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10770481                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553212                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        53962                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117688796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124064749                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22321255                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12323693                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25245437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5706490                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2051041                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13413064                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148939890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123694453     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270986      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2326886      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1949167      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567173      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3860446      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843578      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663475      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10763726      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148939890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.820176                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116754177                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3178478                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25032364                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25426                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3949437                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399672                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140060909                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3949437                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117224773                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1540513                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       791118                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24575961                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       858081                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139070978                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89774                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       522829                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184681668                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    631025545                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    631025545                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35785497                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2701675                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23164236                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4494679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81760                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002338                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137453011                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129086494                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103697                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22903501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49207435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148939890                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866702                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95208511     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21892513     14.70%     78.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10980832      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7205323      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7507997      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3884108      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742651      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435726      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82229      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148939890                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323509     59.56%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138971     25.59%     85.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80687     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101909457     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082020      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21623807     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461289      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129086494                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.853374                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             543167                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004208                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407759742                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160376681                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126163397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129629661                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241286                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4234165                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141324                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3949437                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1033380                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52452                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137472872                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50115                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23164236                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4494679                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34288                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       836011                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877665                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127702770                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21289619                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1383724                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25750692                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19668766                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4461073                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.844227                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126276462                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126163397                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72874499                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173073494                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.834050                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421061                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23862274                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746456                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144990453                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102785012     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387549     11.30%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11834461      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2645906      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3015882      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067104      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4458055      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901853      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894631      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144990453                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894631                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280569682                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278897222                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2326049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.512659                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.512659                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.661087                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.661087                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590726362                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165750943                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146845136                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151265939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24904375                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20180879                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2157921                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10079805                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9563518                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2663953                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95980                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108565704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137069385                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24904375                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12227471                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29950763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7019226                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3422680                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12669529                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1742531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146752448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116801685     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2805707      1.91%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2147672      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5278805      3.60%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1197841      0.82%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1703516      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1285721      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          811218      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14720283     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146752448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164640                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906148                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107290644                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5084404                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29489190                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       119288                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4768917                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4299793                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44395                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165394622                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83312                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4768917                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108201085                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1394473                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2134991                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28687878                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1565099                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163692672                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21745                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        287094                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       642269                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       176433                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    229946137                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    762450650                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    762450650                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181447670                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48498347                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39741                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22167                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5313290                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15819656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7706179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134865                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1716573                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         160828151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149345504                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200210                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29432289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63826013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4573                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146752448                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564883                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84214611     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26263141     17.90%     75.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12286196      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9009629      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8008214      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3179911      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3144187      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       488921      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       157638      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146752448                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         598148     68.58%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        123236     14.13%     82.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150825     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125355272     83.94%     83.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2244905      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17573      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14095486      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7632268      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149345504                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.987304                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             872209                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005840                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    446515875                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190300641                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145593564                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150217713                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       369126                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3879523                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1045                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          480                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239198                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4768917                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         847340                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97048                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    160867872                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53828                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15819656                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7706179                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22147                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          480                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1169998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1233641                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2403639                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146660914                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13545767                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2684590                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21176245                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20831945                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7630478                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.969557                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145783964                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145593564                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87345288                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242004168                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.962501                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360925                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106295332                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130538810                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30330915                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2161230                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141983530                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919394                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88444817     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25051638     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11035519      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5783587      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4611030      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1655132      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1408619      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1051625      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2941563      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141983530                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106295332                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130538810                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19407103                       # Number of memory references committed
system.switch_cpus1.commit.loads             11940125                       # Number of loads committed
system.switch_cpus1.commit.membars              17574                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18755487                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117620193                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2657277                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2941563                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           299911692                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326508679                       # The number of ROB writes
system.switch_cpus1.timesIdled                  75593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4513491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106295332                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130538810                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106295332                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.423072                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.423072                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.702705                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.702705                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       661297486                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202801880                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154684493                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35148                       # number of misc regfile writes
system.l20.replacements                         14455                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213191                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22647                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.413653                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.217898                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.555629                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5149.645065                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2850.581408                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022610                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000800                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628619                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.347971                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35091                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35091                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9342                       # number of Writeback hits
system.l20.Writeback_hits::total                 9342                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35091                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35091                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35091                       # number of overall hits
system.l20.overall_hits::total                  35091                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14441                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14455                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14441                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14455                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14441                       # number of overall misses
system.l20.overall_misses::total                14455                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3326968                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3454590417                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3457917385                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3326968                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3454590417                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3457917385                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3326968                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3454590417                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3457917385                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49532                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49546                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9342                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9342                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49532                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49546                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49532                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49546                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291549                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291749                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291549                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291749                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291549                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291749                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 237640.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 239220.996953                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 239219.466275                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 237640.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 239220.996953                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 239219.466275                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 237640.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 239220.996953                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 239219.466275                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2284                       # number of writebacks
system.l20.writebacks::total                     2284                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14441                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14455                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14441                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14455                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14441                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14455                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2485087                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2588168077                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2590653164                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2485087                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2588168077                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2590653164                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2485087                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2588168077                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2590653164                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291549                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291749                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291549                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291749                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291549                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291749                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177506.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 179223.604806                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 179221.941474                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 177506.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 179223.604806                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 179221.941474                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 177506.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 179223.604806                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 179221.941474                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         21355                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          770375                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29547                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.072867                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.380400                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.566588                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3576.612667                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4406.440345                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024583                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000924                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.436598                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.537896                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56224                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56224                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20859                       # number of Writeback hits
system.l21.Writeback_hits::total                20859                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56224                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56224                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56224                       # number of overall hits
system.l21.overall_hits::total                  56224                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        21342                       # number of ReadReq misses
system.l21.ReadReq_misses::total                21355                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        21342                       # number of demand (read+write) misses
system.l21.demand_misses::total                 21355                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        21342                       # number of overall misses
system.l21.overall_misses::total                21355                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3791865                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5882577118                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5886368983                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3791865                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5882577118                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5886368983                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3791865                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5882577118                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5886368983                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77566                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77579                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20859                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20859                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77566                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77579                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77566                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77579                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275146                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275268                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275146                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275268                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275146                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275268                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 291681.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 275633.826164                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 275643.595551                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 291681.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 275633.826164                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 275643.595551                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 291681.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 275633.826164                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 275643.595551                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3670                       # number of writebacks
system.l21.writebacks::total                     3670                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        21342                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           21355                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        21342                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            21355                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        21342                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           21355                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3009031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4600624101                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4603633132                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3009031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4600624101                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4603633132                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3009031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4600624101                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4603633132                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275146                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275268                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275146                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275268                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275146                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275268                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 231463.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 215566.680770                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 215576.358324                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 231463.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 215566.680770                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 215576.358324                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 231463.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 215566.680770                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 215576.358324                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.989531                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013445161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873281.258780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.989531                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866970                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13413047                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13413047                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13413047                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13413047                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13413047                       # number of overall hits
system.cpu0.icache.overall_hits::total       13413047                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4273584                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4273584                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4273584                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4273584                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4273584                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4273584                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13413064                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13413064                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13413064                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13413064                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13413064                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13413064                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 251387.294118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 251387.294118                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 251387.294118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 251387.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 251387.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 251387.294118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3443168                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3443168                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3443168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3443168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3443168                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3443168                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 245940.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 245940.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49532                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245042072                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49788                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4921.709488                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.382178                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.617822                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825712                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174288                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19259302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19259302                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23592794                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23592794                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23592794                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23592794                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185523                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185523                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185523                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185523                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185523                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185523                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25887950703                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25887950703                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25887950703                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25887950703                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25887950703                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25887950703                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19444825                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19444825                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23778317                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23778317                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23778317                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23778317                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009541                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009541                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007802                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007802                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007802                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007802                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139540.384227                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139540.384227                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139540.384227                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139540.384227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139540.384227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139540.384227                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9342                       # number of writebacks
system.cpu0.dcache.writebacks::total             9342                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135991                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135991                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135991                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135991                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135991                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135991                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49532                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49532                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49532                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49532                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5860448303                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5860448303                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5860448303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5860448303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5860448303                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5860448303                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118316.407635                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 118316.407635                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 118316.407635                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 118316.407635                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 118316.407635                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 118316.407635                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996970                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099642924                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217022.024194                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996970                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12669510                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12669510                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12669510                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12669510                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12669510                       # number of overall hits
system.cpu1.icache.overall_hits::total       12669510                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5231963                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5231963                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5231963                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5231963                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5231963                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5231963                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12669529                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12669529                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12669529                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12669529                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12669529                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12669529                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 275366.473684                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 275366.473684                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 275366.473684                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 275366.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 275366.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 275366.473684                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3899765                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3899765                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3899765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3899765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3899765                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3899765                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 299981.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 299981.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 299981.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 299981.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 299981.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 299981.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77566                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193866900                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77822                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2491.158027                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.243088                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.756912                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899387                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100613                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10194904                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10194904                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7431831                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7431831                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21907                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21907                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17574                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17626735                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17626735                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17626735                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17626735                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188338                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188338                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188338                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188338                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188338                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188338                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25473487040                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25473487040                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25473487040                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25473487040                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25473487040                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25473487040                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10383242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10383242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7431831                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7431831                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17815073                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17815073                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17815073                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17815073                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018139                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018139                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010572                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010572                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010572                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010572                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 135254.101881                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 135254.101881                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 135254.101881                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135254.101881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 135254.101881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135254.101881                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20859                       # number of writebacks
system.cpu1.dcache.writebacks::total            20859                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110772                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110772                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110772                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110772                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110772                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110772                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77566                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77566                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77566                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77566                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9737009403                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9737009403                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9737009403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9737009403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9737009403                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9737009403                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004354                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004354                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004354                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004354                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125531.926398                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 125531.926398                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 125531.926398                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 125531.926398                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 125531.926398                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 125531.926398                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
