.include "macros.inc"


.section .text0, "ax"  # 0x10000000 - 0x105B9458

.global "GetVal__13SineGeneratorFUl"
"GetVal__13SineGeneratorFUl":
/* 10145640 00145640  93 E1 FF FC */	stw r31, -4(r1)
/* 10145644 00145644  7C 08 02 A6 */	mflr r0
/* 10145648 00145648  7C 7F 1B 78 */	mr r31, r3
/* 1014564C 0014564C  90 01 00 08 */	stw r0, 8(r1)
/* 10145650 00145650  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 10145654 00145654  80 03 00 14 */	lwz r0, 0x14(r3)
/* 10145658 00145658  38 60 00 00 */	li r3, 0
/* 1014565C 0014565C  28 00 00 00 */	cmplwi r0, 0
/* 10145660 00145660  41 82 00 14 */	beq lbl_10145674
/* 10145664 00145664  80 1F 00 10 */	lwz r0, 0x10(r31)
/* 10145668 00145668  7C 04 00 40 */	cmplw r4, r0
/* 1014566C 0014566C  41 80 00 08 */	blt lbl_10145674
/* 10145670 00145670  38 60 00 01 */	li r3, 1
lbl_10145674:
/* 10145674 00145674  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 10145678 00145678  41 82 00 10 */	beq lbl_10145688
/* 1014567C 0014567C  80 62 A8 2C */	lwz r3, lbl_105BBC8C-_R2_BASE_(r2)
/* 10145680 00145680  C0 23 00 00 */	lfs f1, 0(r3)
/* 10145684 00145684  48 00 00 44 */	b lbl_101456C8
lbl_10145688:
/* 10145688 00145688  80 BF 00 0C */	lwz r5, 0xc(r31)
/* 1014568C 0014568C  3C 00 43 30 */	lis r0, 0x4330
/* 10145690 00145690  80 62 A8 28 */	lwz r3, lbl_105BBC88-_R2_BASE_(r2)
/* 10145694 00145694  7C 85 20 50 */	subf r4, r5, r4
/* 10145698 00145698  90 01 00 40 */	stw r0, 0x40(r1)
/* 1014569C 0014569C  C8 23 00 00 */	lfd f1, 0(r3)
/* 101456A0 001456A0  90 81 00 44 */	stw r4, 0x44(r1)
/* 101456A4 001456A4  C8 5F 00 04 */	lfd f2, 4(r31)
/* 101456A8 001456A8  C8 01 00 40 */	lfd f0, 0x40(r1)
/* 101456AC 001456AC  FC 00 08 28 */	fsub f0, f0, f1
/* 101456B0 001456B0  FC 22 00 32 */	fmul f1, f2, f0
/* 101456B4 001456B4  48 45 36 7D */	bl func_10598D30
/* 101456B8 001456B8  80 41 00 14 */	lwz r2, 0x14(r1)
/* 101456BC 001456BC  C0 1F 00 00 */	lfs f0, 0(r31)
/* 101456C0 001456C0  FC 20 00 72 */	fmul f1, f0, f1
/* 101456C4 001456C4  FC 20 08 18 */	frsp f1, f1
lbl_101456C8:
/* 101456C8 001456C8  80 01 00 68 */	lwz r0, 0x68(r1)
/* 101456CC 001456CC  38 21 00 60 */	addi r1, r1, 0x60
/* 101456D0 001456D0  83 E1 FF FC */	lwz r31, -4(r1)
/* 101456D4 001456D4  7C 08 03 A6 */	mtlr r0
/* 101456D8 001456D8  4E 80 00 20 */	blr 

.global "Start__13SineGeneratorFUl"
"Start__13SineGeneratorFUl":
/* 10145710 00145710  93 E1 FF FC */	stw r31, -4(r1)
/* 10145714 00145714  7C 08 02 A6 */	mflr r0
/* 10145718 00145718  3B E4 00 00 */	addi r31, r4, 0
/* 1014571C 0014571C  C8 22 D9 30 */	lfd f1, lbl_105BED90-_R2_BASE_(r2)
/* 10145720 00145720  93 C1 FF F8 */	stw r30, -8(r1)
/* 10145724 00145724  7C 7E 1B 78 */	mr r30, r3
/* 10145728 00145728  80 62 A8 28 */	lwz r3, lbl_105BBC88-_R2_BASE_(r2)
/* 1014572C 0014572C  90 01 00 08 */	stw r0, 8(r1)
/* 10145730 00145730  3C 00 43 30 */	lis r0, 0x4330
/* 10145734 00145734  C8 63 00 00 */	lfd f3, 0(r3)
/* 10145738 00145738  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 1014573C 0014573C  80 BE 00 14 */	lwz r5, 0x14(r30)
/* 10145740 00145740  90 01 00 40 */	stw r0, 0x40(r1)
/* 10145744 00145744  90 A1 00 44 */	stw r5, 0x44(r1)
/* 10145748 00145748  C8 01 00 40 */	lfd f0, 0x40(r1)
/* 1014574C 0014574C  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 10145750 00145750  FC 40 18 28 */	fsub f2, f0, f3
/* 10145754 00145754  90 01 00 48 */	stw r0, 0x48(r1)
/* 10145758 00145758  C8 01 00 48 */	lfd f0, 0x48(r1)
/* 1014575C 0014575C  FC 00 18 28 */	fsub f0, f0, f3
/* 10145760 00145760  FC 22 00 7A */	fmadd f1, f2, f1, f0
/* 10145764 00145764  48 44 31 2D */	bl func_10588890
/* 10145768 00145768  90 7E 00 10 */	stw r3, 0x10(r30)
/* 1014576C 0014576C  93 FE 00 0C */	stw r31, 0xc(r30)
/* 10145770 00145770  80 01 00 68 */	lwz r0, 0x68(r1)
/* 10145774 00145774  38 21 00 60 */	addi r1, r1, 0x60
/* 10145778 00145778  7C 08 03 A6 */	mtlr r0
/* 1014577C 0014577C  83 E1 FF FC */	lwz r31, -4(r1)
/* 10145780 00145780  83 C1 FF F8 */	lwz r30, -8(r1)
/* 10145784 00145784  4E 80 00 20 */	blr 

.global "SetDuration__13SineGeneratorFUi"
"SetDuration__13SineGeneratorFUi":
/* 101457C0 001457C0  90 83 00 14 */	stw r4, 0x14(r3)
/* 101457C4 001457C4  4E 80 00 20 */	blr 

.global "SetPeriod__13SineGeneratorFUl"
"SetPeriod__13SineGeneratorFUl":
/* 10145800 00145800  3C 00 43 30 */	lis r0, 0x4330
/* 10145804 00145804  80 A2 A8 28 */	lwz r5, lbl_105BBC88-_R2_BASE_(r2)
/* 10145808 00145808  90 81 FF F4 */	stw r4, -0xc(r1)
/* 1014580C 0014580C  C8 25 00 00 */	lfd f1, 0(r5)
/* 10145810 00145810  90 01 FF F0 */	stw r0, -0x10(r1)
/* 10145814 00145814  C8 42 D9 28 */	lfd f2, lbl_105BED88-_R2_BASE_(r2)
/* 10145818 00145818  C8 01 FF F0 */	lfd f0, -0x10(r1)
/* 1014581C 0014581C  FC 00 08 28 */	fsub f0, f0, f1
/* 10145820 00145820  FC 02 00 24 */	fdiv f0, f2, f0
/* 10145824 00145824  D8 03 00 04 */	stfd f0, 4(r3)
/* 10145828 00145828  4E 80 00 20 */	blr 

.global "SetAmplitude__13SineGeneratorFf"
"SetAmplitude__13SineGeneratorFf":
/* 10145860 00145860  D0 23 00 00 */	stfs f1, 0(r3)
/* 10145864 00145864  4E 80 00 20 */	blr 

.global "__ct__13SineGeneratorFv"
"__ct__13SineGeneratorFv":
/* 101458A0 001458A0  80 82 A8 28 */	lwz r4, lbl_105BBC88-_R2_BASE_(r2)
/* 101458A4 001458A4  38 A0 00 02 */	li r5, 2
/* 101458A8 001458A8  80 C2 A8 2C */	lwz r6, lbl_105BBC8C-_R2_BASE_(r2)
/* 101458AC 001458AC  38 00 00 00 */	li r0, 0
/* 101458B0 001458B0  C8 22 D9 28 */	lfd f1, lbl_105BED88-_R2_BASE_(r2)
/* 101458B4 001458B4  C8 04 00 08 */	lfd f0, 8(r4)
/* 101458B8 001458B8  C0 46 00 04 */	lfs f2, 4(r6)
/* 101458BC 001458BC  FC 01 00 24 */	fdiv f0, f1, f0
/* 101458C0 001458C0  D0 43 00 00 */	stfs f2, 0(r3)
/* 101458C4 001458C4  90 A3 00 14 */	stw r5, 0x14(r3)
/* 101458C8 001458C8  90 03 00 0C */	stw r0, 0xc(r3)
/* 101458CC 001458CC  90 03 00 10 */	stw r0, 0x10(r3)
/* 101458D0 001458D0  D8 03 00 04 */	stfd f0, 4(r3)
/* 101458D4 001458D4  4E 80 00 20 */	blr 

.global "SetupConstantSpeedRamp__13RampGeneratorFfffUl"
"SetupConstantSpeedRamp__13RampGeneratorFfffUl":
/* 10145910 00145910  93 E1 FF FC */	stw r31, -4(r1)
/* 10145914 00145914  7C 08 02 A6 */	mflr r0
/* 10145918 00145918  80 82 A8 2C */	lwz r4, lbl_105BBC8C-_R2_BASE_(r2)
/* 1014591C 0014591C  FC 80 18 18 */	frsp f4, f3
/* 10145920 00145920  90 01 00 08 */	stw r0, 8(r1)
/* 10145924 00145924  C0 04 00 00 */	lfs f0, 0(r4)
/* 10145928 00145928  7C 7F 1B 78 */	mr r31, r3
/* 1014592C 0014592C  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 10145930 00145930  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 10145934 00145934  D0 43 00 00 */	stfs f2, 0(r3)
/* 10145938 00145938  D0 63 00 08 */	stfs f3, 8(r3)
/* 1014593C 0014593C  40 80 00 10 */	bge lbl_1014594C
/* 10145940 00145940  FC 00 20 50 */	fneg f0, f4
/* 10145944 00145944  D0 1F 00 04 */	stfs f0, 4(r31)
/* 10145948 00145948  48 00 00 08 */	b lbl_10145950
lbl_1014594C:
/* 1014594C 0014594C  D0 9F 00 04 */	stfs f4, 4(r31)
lbl_10145950:
/* 10145950 00145950  C0 5F 00 00 */	lfs f2, 0(r31)
/* 10145954 00145954  C0 04 00 00 */	lfs f0, 0(r4)
/* 10145958 00145958  EC 22 08 28 */	fsubs f1, f2, f1
/* 1014595C 0014595C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 10145960 00145960  40 81 00 0C */	ble lbl_1014596C
/* 10145964 00145964  C0 1F 00 04 */	lfs f0, 4(r31)
/* 10145968 00145968  48 00 00 0C */	b lbl_10145974
lbl_1014596C:
/* 1014596C 0014596C  C0 1F 00 04 */	lfs f0, 4(r31)
/* 10145970 00145970  FC 00 00 50 */	fneg f0, f0
lbl_10145974:
/* 10145974 00145974  D0 1F 00 08 */	stfs f0, 8(r31)
/* 10145978 00145978  FC 00 00 18 */	frsp f0, f0
/* 1014597C 0014597C  3C 00 43 30 */	lis r0, 0x4330
/* 10145980 00145980  80 62 A8 28 */	lwz r3, lbl_105BBC88-_R2_BASE_(r2)
/* 10145984 00145984  90 E1 00 44 */	stw r7, 0x44(r1)
/* 10145988 00145988  EC 01 00 24 */	fdivs f0, f1, f0
/* 1014598C 0014598C  90 01 00 40 */	stw r0, 0x40(r1)
/* 10145990 00145990  C8 43 00 00 */	lfd f2, 0(r3)
/* 10145994 00145994  C8 21 00 40 */	lfd f1, 0x40(r1)
/* 10145998 00145998  EC 21 10 28 */	fsubs f1, f1, f2
/* 1014599C 0014599C  EC 21 00 2A */	fadds f1, f1, f0
/* 101459A0 001459A0  48 44 2E F1 */	bl func_10588890
/* 101459A4 001459A4  90 7F 00 0C */	stw r3, 0xc(r31)
/* 101459A8 001459A8  80 01 00 68 */	lwz r0, 0x68(r1)
/* 101459AC 001459AC  38 21 00 60 */	addi r1, r1, 0x60
/* 101459B0 001459B0  7C 08 03 A6 */	mtlr r0
/* 101459B4 001459B4  83 E1 FF FC */	lwz r31, -4(r1)
/* 101459B8 001459B8  4E 80 00 20 */	blr 

.global "SetupConstantTimeRamp__13RampGeneratorFffUlUl"
"SetupConstantTimeRamp__13RampGeneratorFffUlUl":
/* 10145A00 00145A00  3C 00 43 30 */	lis r0, 0x4330
/* 10145A04 00145A04  80 A2 A8 28 */	lwz r5, lbl_105BBC88-_R2_BASE_(r2)
/* 10145A08 00145A08  90 C1 FF F4 */	stw r6, -0xc(r1)
/* 10145A0C 00145A0C  EC 82 08 28 */	fsubs f4, f2, f1
/* 10145A10 00145A10  80 82 A8 2C */	lwz r4, lbl_105BBC8C-_R2_BASE_(r2)
/* 10145A14 00145A14  90 01 FF F0 */	stw r0, -0x10(r1)
/* 10145A18 00145A18  C8 65 00 00 */	lfd f3, 0(r5)
/* 10145A1C 00145A1C  C8 21 FF F0 */	lfd f1, -0x10(r1)
/* 10145A20 00145A20  C0 04 00 00 */	lfs f0, 0(r4)
/* 10145A24 00145A24  EC 21 18 28 */	fsubs f1, f1, f3
/* 10145A28 00145A28  D0 43 00 00 */	stfs f2, 0(r3)
/* 10145A2C 00145A2C  EC 24 08 24 */	fdivs f1, f4, f1
/* 10145A30 00145A30  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 10145A34 00145A34  D0 23 00 08 */	stfs f1, 8(r3)
/* 10145A38 00145A38  40 80 00 10 */	bge lbl_10145A48
/* 10145A3C 00145A3C  FC 00 08 50 */	fneg f0, f1
/* 10145A40 00145A40  D0 03 00 04 */	stfs f0, 4(r3)
/* 10145A44 00145A44  48 00 00 08 */	b lbl_10145A4C
lbl_10145A48:
/* 10145A48 00145A48  D0 23 00 04 */	stfs f1, 4(r3)
lbl_10145A4C:
/* 10145A4C 00145A4C  7C 07 32 14 */	add r0, r7, r6
/* 10145A50 00145A50  90 03 00 0C */	stw r0, 0xc(r3)
/* 10145A54 00145A54  4E 80 00 20 */	blr 

.global "GetVal__13RampGeneratorFUl"
"GetVal__13RampGeneratorFUl":
/* 10145AA0 00145AA0  80 03 00 0C */	lwz r0, 0xc(r3)
/* 10145AA4 00145AA4  7C 04 00 40 */	cmplw r4, r0
/* 10145AA8 00145AA8  41 80 00 0C */	blt lbl_10145AB4
/* 10145AAC 00145AAC  C0 23 00 00 */	lfs f1, 0(r3)
/* 10145AB0 00145AB0  4E 80 00 20 */	blr 
lbl_10145AB4:
/* 10145AB4 00145AB4  7C A4 00 50 */	subf r5, r4, r0
/* 10145AB8 00145AB8  80 82 A8 28 */	lwz r4, lbl_105BBC88-_R2_BASE_(r2)
/* 10145ABC 00145ABC  3C 00 43 30 */	lis r0, 0x4330
/* 10145AC0 00145AC0  90 A1 FF F4 */	stw r5, -0xc(r1)
/* 10145AC4 00145AC4  C8 64 00 00 */	lfd f3, 0(r4)
/* 10145AC8 00145AC8  90 01 FF F0 */	stw r0, -0x10(r1)
/* 10145ACC 00145ACC  C0 23 00 08 */	lfs f1, 8(r3)
/* 10145AD0 00145AD0  C8 41 FF F0 */	lfd f2, -0x10(r1)
/* 10145AD4 00145AD4  C0 03 00 00 */	lfs f0, 0(r3)
/* 10145AD8 00145AD8  EC 42 18 28 */	fsubs f2, f2, f3
/* 10145ADC 00145ADC  EC 22 00 7C */	fnmsubs f1, f2, f1, f0
/* 10145AE0 00145AE0  4E 80 00 20 */	blr 

.global "__ct__13RampGeneratorFff"
"__ct__13RampGeneratorFff":
/* 10145B20 00145B20  80 82 A8 2C */	lwz r4, lbl_105BBC8C-_R2_BASE_(r2)
/* 10145B24 00145B24  38 00 00 00 */	li r0, 0
/* 10145B28 00145B28  D0 23 00 00 */	stfs f1, 0(r3)
/* 10145B2C 00145B2C  C0 04 00 04 */	lfs f0, 4(r4)
/* 10145B30 00145B30  90 03 00 0C */	stw r0, 0xc(r3)
/* 10145B34 00145B34  D0 03 00 04 */	stfs f0, 4(r3)
/* 10145B38 00145B38  D0 03 00 08 */	stfs f0, 8(r3)
/* 10145B3C 00145B3C  4E 80 00 20 */	blr 

.global "SetMaxPulses__14PulseGeneratorFi"
"SetMaxPulses__14PulseGeneratorFi":
/* 10145B70 00145B70  7C 04 00 D0 */	neg r0, r4
/* 10145B74 00145B74  7C 80 03 38 */	orc r0, r4, r0
/* 10145B78 00145B78  7C 00 FE 70 */	srawi r0, r0, 0x1f
/* 10145B7C 00145B7C  7C 80 00 78 */	andc r0, r4, r0
/* 10145B80 00145B80  90 03 00 0C */	stw r0, 0xc(r3)
/* 10145B84 00145B84  4E 80 00 20 */	blr 

.global "ShouldPulse__14PulseGeneratorFv"
"ShouldPulse__14PulseGeneratorFv":
/* 10145BC0 00145BC0  80 83 00 04 */	lwz r4, 4(r3)
/* 10145BC4 00145BC4  80 03 00 00 */	lwz r0, 0(r3)
/* 10145BC8 00145BC8  7C 00 20 40 */	cmplw r0, r4
/* 10145BCC 00145BCC  41 80 00 14 */	blt lbl_10145BE0
/* 10145BD0 00145BD0  7C 04 00 50 */	subf r0, r4, r0
/* 10145BD4 00145BD4  90 03 00 00 */	stw r0, 0(r3)
/* 10145BD8 00145BD8  38 60 00 01 */	li r3, 1
/* 10145BDC 00145BDC  4E 80 00 20 */	blr 
lbl_10145BE0:
/* 10145BE0 00145BE0  38 60 00 00 */	li r3, 0
/* 10145BE4 00145BE4  4E 80 00 20 */	blr 

.global "AdvanceTime__14PulseGeneratorFUl"
"AdvanceTime__14PulseGeneratorFUl":
/* 10145C20 00145C20  80 03 00 08 */	lwz r0, 8(r3)
/* 10145C24 00145C24  28 00 00 00 */	cmplwi r0, 0
/* 10145C28 00145C28  41 82 00 18 */	beq lbl_10145C40
/* 10145C2C 00145C2C  80 A3 00 00 */	lwz r5, 0(r3)
/* 10145C30 00145C30  7C 00 20 50 */	subf r0, r0, r4
/* 10145C34 00145C34  7C 05 02 14 */	add r0, r5, r0
/* 10145C38 00145C38  90 03 00 00 */	stw r0, 0(r3)
/* 10145C3C 00145C3C  48 00 00 0C */	b lbl_10145C48
lbl_10145C40:
/* 10145C40 00145C40  80 03 00 04 */	lwz r0, 4(r3)
/* 10145C44 00145C44  90 03 00 00 */	stw r0, 0(r3)
lbl_10145C48:
/* 10145C48 00145C48  90 83 00 08 */	stw r4, 8(r3)
/* 10145C4C 00145C4C  80 A3 00 0C */	lwz r5, 0xc(r3)
/* 10145C50 00145C50  28 05 00 00 */	cmplwi r5, 0
/* 10145C54 00145C54  4D 82 00 20 */	beqlr 
/* 10145C58 00145C58  80 83 00 04 */	lwz r4, 4(r3)
/* 10145C5C 00145C5C  80 03 00 00 */	lwz r0, 0(r3)
/* 10145C60 00145C60  7C 85 21 D6 */	mullw r4, r5, r4
/* 10145C64 00145C64  7C 00 20 40 */	cmplw r0, r4
/* 10145C68 00145C68  4C 81 00 20 */	blelr 
/* 10145C6C 00145C6C  90 83 00 00 */	stw r4, 0(r3)
/* 10145C70 00145C70  4E 80 00 20 */	blr 

.global "SetAvgPeriod__14PulseGeneratorFUl"
"SetAvgPeriod__14PulseGeneratorFUl":
/* 10145CB0 00145CB0  90 83 00 04 */	stw r4, 4(r3)
/* 10145CB4 00145CB4  4E 80 00 20 */	blr 

.global "__ct__14PulseGeneratorFv"
"__ct__14PulseGeneratorFv":
/* 10145CF0 00145CF0  38 80 00 00 */	li r4, 0
/* 10145CF4 00145CF4  90 83 00 00 */	stw r4, 0(r3)
/* 10145CF8 00145CF8  38 00 00 64 */	li r0, 0x64
/* 10145CFC 00145CFC  90 03 00 04 */	stw r0, 4(r3)
/* 10145D00 00145D00  90 83 00 0C */	stw r4, 0xc(r3)
/* 10145D04 00145D04  90 83 00 08 */	stw r4, 8(r3)
/* 10145D08 00145D08  4E 80 00 20 */	blr 

.global "__sinit_:tbsiggen_cpp"
"__sinit_:tbsiggen_cpp":
/* 10145D40 00145D40  93 E1 FF FC */	stw r31, -4(r1)
/* 10145D44 00145D44  7C 08 02 A6 */	mflr r0
/* 10145D48 00145D48  80 82 88 58 */	lwz r4, lbl_105B9CB8-_R2_BASE_(r2)
/* 10145D4C 00145D4C  90 01 00 08 */	stw r0, 8(r1)
/* 10145D50 00145D50  80 62 88 60 */	lwz r3, lbl_105B9CC0-_R2_BASE_(r2)
/* 10145D54 00145D54  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 10145D58 00145D58  83 E2 A8 28 */	lwz r31, lbl_105BBC88-_R2_BASE_(r2)
/* 10145D5C 00145D5C  C8 64 00 00 */	lfd f3, 0(r4)
/* 10145D60 00145D60  C0 A3 00 00 */	lfs f5, 0(r3)
/* 10145D64 00145D64  80 82 88 5C */	lwz r4, lbl_105B9CBC-_R2_BASE_(r2)
/* 10145D68 00145D68  FC 40 18 50 */	fneg f2, f3
/* 10145D6C 00145D6C  80 62 88 54 */	lwz r3, lbl_105B9CB4-_R2_BASE_(r2)
/* 10145D70 00145D70  FC 20 28 50 */	fneg f1, f5
/* 10145D74 00145D74  C0 84 00 00 */	lfs f4, 0(r4)
/* 10145D78 00145D78  C8 03 00 00 */	lfd f0, 0(r3)
/* 10145D7C 00145D7C  D0 22 D8 F8 */	stfs f1, lbl_105BED58-_R2_BASE_(r2)
/* 10145D80 00145D80  C8 3F 00 20 */	lfd f1, 0x20(r31)
/* 10145D84 00145D84  D0 A2 D8 FC */	stfs f5, lbl_105BED5C-_R2_BASE_(r2)
/* 10145D88 00145D88  D0 82 D9 00 */	stfs f4, lbl_105BED60-_R2_BASE_(r2)
/* 10145D8C 00145D8C  D0 A2 D9 04 */	stfs f5, lbl_105BED64-_R2_BASE_(r2)
/* 10145D90 00145D90  D8 42 D9 08 */	stfd f2, lbl_105BED68-_R2_BASE_(r2)
/* 10145D94 00145D94  D8 62 D9 10 */	stfd f3, lbl_105BED70-_R2_BASE_(r2)
/* 10145D98 00145D98  D8 02 D9 18 */	stfd f0, lbl_105BED78-_R2_BASE_(r2)
/* 10145D9C 00145D9C  D8 62 D9 20 */	stfd f3, lbl_105BED80-_R2_BASE_(r2)
/* 10145DA0 00145DA0  48 45 31 89 */	bl func_10598F28
/* 10145DA4 00145DA4  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10145DA8 00145DA8  C8 1F 00 18 */	lfd f0, 0x18(r31)
/* 10145DAC 00145DAC  FC 20 00 72 */	fmul f1, f0, f1
/* 10145DB0 00145DB0  FC 00 00 72 */	fmul f0, f0, f1
/* 10145DB4 00145DB4  D8 22 D9 30 */	stfd f1, lbl_105BED90-_R2_BASE_(r2)
/* 10145DB8 00145DB8  D8 02 D9 28 */	stfd f0, lbl_105BED88-_R2_BASE_(r2)
/* 10145DBC 00145DBC  80 01 00 58 */	lwz r0, 0x58(r1)
/* 10145DC0 00145DC0  38 21 00 50 */	addi r1, r1, 0x50
/* 10145DC4 00145DC4  7C 08 03 A6 */	mtlr r0
/* 10145DC8 00145DC8  83 E1 FF FC */	lwz r31, -4(r1)
/* 10145DCC 00145DCC  4E 80 00 20 */	blr 
