
# ##############################################################################
# Target Board  : xilinx.com ml605 Rev D
# Family        : virtex6
# Device        : xc6vlx240t
# Package       : ff1156
# Speed Grade   : -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT DDR_WE_N = DDR_WE_N, DIR = O
 PORT DDR_RAS_N = DDR_RAS_N, DIR = O
 PORT DDR_ODT = DDR_ODT, DIR = O
 PORT DDR_DQS_N = DDR_DQS_N, DIR = IO, VEC = [7:0]
 PORT DDR_DQS = DDR_DQS, DIR = IO, VEC = [7:0]
 PORT DDR_DQ = DDR_DQ, DIR = IO, VEC = [63:0]
 PORT DDR_DM = DDR_DM, DIR = O, VEC = [7:0]
 PORT DDR_RST = DDR_RST, DIR = O
 PORT DDR_CS_N = DDR_CS_N, DIR = O
 PORT DDR_CLK_N = DDR_CLK_N, DIR = O, SIGIS = CLK
 PORT DDR_CLK = DDR_CLK, DIR = O, SIGIS = CLK
 PORT DDR_CLKE = DDR_CLKE, DIR = O
 PORT DDR_CAS_N = DDR_CAS_N, DIR = O
 PORT DDR_BA = DDR_BA, DIR = O, VEC = [2:0]
 PORT DDR_A = DDR_A, DIR = O, VEC = [12:0]
 PORT RS232_TX = RS232_TX, DIR = O
 PORT RS232_RX = RS232_RX, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT FLASH_WEN = FLASH_WEN, DIR = O
 PORT FLASH_OEN = FLASH_OEN, DIR = O
 PORT FLASH_DQ = FLASH_DQ, DIR = IO, VEC = [0:15]
 PORT FLASH_FCS_B = FLASH_FCS_B, DIR = O
 PORT FLASH_A = FLASH_A, DIR = O, VEC = [0:23]
 PORT FLASH_ADV_LDN = FLASH_ADV_LDN, DIR = O
 PORT P30_CS_SEL = net_gnd, DIR = O
 PORT LED = LED, DIR = O, VEC = [7:0]
 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000
 PORT PCIe_TXP = PCIe_TXP, DIR = O, VEC = [3:0]
 PORT PCIe_TXN = PCIe_TXN, DIR = O, VEC = [3:0]
 PORT PCIe_RXP = PCIe_RXP, DIR = I, VEC = [3:0]
 PORT PCIe_RXN = PCIe_RXN, DIR = I, VEC = [3:0]
 PORT PCIe_CLK_P = PCIe_CLK_P, DIR = I, CLK_FREQ = 100000000
 PORT PCIe_CLK_N = PCIe_CLK_N, DIR = I, CLK_FREQ = 100000000
 PORT PCIe_PERSTN = PCIe_PERSTN, DIR = I, SIGIS = RST


BEGIN util_vector_logic
 PARAMETER INSTANCE = DCM_Lock_Unit
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE = 1
 PORT OP1 = PCIe_MMCM_Lock
 PORT OP2 = clk_gen_locked
 PORT RES = proc_sys_reset_0_Dcm_locked
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = System_Reset
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_AUX_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzMMCM0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT Aux_Reset_In = PCIe_PERSTN
END

BEGIN lmb_v10
 PARAMETER INSTANCE = MB_ICache
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = MB_BRAM_Instr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = MB_ICache
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = MB_DCache
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = MB_BRAM_Data
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = MB_DCache
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = MB_BRAM
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = MB_Core
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xd0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xdfffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xd0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xdfffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE ILMB = MB_ICache
 BUS_INTERFACE DLMB = MB_DCache
 BUS_INTERFACE M_AXI_DP = AXI4Lite_Bus
 BUS_INTERFACE M_AXI_IP = AXI4Lite_Bus
 BUS_INTERFACE M_AXI_DC = AXI4_Bus
 BUS_INTERFACE M_AXI_IC = AXI4_Bus
 BUS_INTERFACE DEBUG = microblaze_0_debug
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzMMCM0
END

BEGIN mdm
 PARAMETER INSTANCE = MB_Debug
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = AXI4Lite_Bus
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

BEGIN clock_generator
 PARAMETER INSTANCE = Clock_Module
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PARAMETER C_CLKOUT2_FREQ = 400000000
 PARAMETER C_CLKOUT2_GROUP = MMCM0
 PARAMETER C_CLKOUT3_FREQ = 400000000
 PARAMETER C_CLKOUT3_GROUP = MMCM0
 PARAMETER C_CLKOUT3_BUF = FALSE
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = TRUE
 PORT LOCKED = clk_gen_locked
 PORT CLKOUT0 = clk_100_0000MHzMMCM0
 PORT RST = RESET
 PORT CLKOUT3 = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT CLKOUT2 = clk_400_0000MHzMMCM0
 PORT CLKOUT1 = clk_200_0000MHzMMCM0
 PORT CLKIN = CLK
 PORT PSCLK = clk_200_0000MHzMMCM0
 PORT PSEN = psen
 PORT PSINCDEC = psincdec
 PORT PSDONE = psdone
END

BEGIN axi_cdma
 PARAMETER INSTANCE = PCIe_CDMA
 PARAMETER HW_VER = 3.04.a
 PARAMETER C_READ_ADDR_PIPE_DEPTH = 9
 PARAMETER C_INCLUDE_SF = 1
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_WRITE_ADDR_PIPE_DEPTH = 5
 PARAMETER C_AXI_LITE_IS_ASYNC = 1
 PARAMETER C_M_AXI_MAX_BURST_LEN = 64
 PARAMETER C_M_AXI_DATA_WIDTH = 64
 PARAMETER C_BASEADDR = 0x74c20000
 PARAMETER C_HIGHADDR = 0x74c2ffff
 BUS_INTERFACE S_AXI_LITE = AXI4Lite_Bus
 BUS_INTERFACE M_AXI = AXI4_Bus
 PORT s_axi_lite_aclk = clk_100_0000MHzMMCM0
 PORT m_axi_aclk = clk_100_0000MHzMMCM0
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = axi4lite_0_to_axi4_0_connector
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 2
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 1
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0xc8000000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0xc80fffff
 PARAMETER C_S_AXI_RNG01_BASEADDR = 0xd0000000
 PARAMETER C_S_AXI_RNG01_HIGHADDR = 0xdfffffff
 BUS_INTERFACE M_AXI = AXI4_Bus
 BUS_INTERFACE S_AXI = AXI4Lite_Bus
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = AXI4Lite_Bus
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzMMCM0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = AXI4_Bus
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzMMCM0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = AXI4Lite_Bus
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT TX = RS232_TX
 PORT RX = RS232_RX
END

BEGIN util_ds_buf
 PARAMETER INSTANCE = PCIe_Clock_Buffer
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BUF_TYPE = IBUFDSGTXE
 PORT IBUF_DS_P = PCIe_CLK_P
 PORT IBUF_DS_N = PCIe_CLK_N
 PORT IBUF_OUT = PCIe_Diff_Clk
END

BEGIN axi_pcie
 PARAMETER INSTANCE = PCIe_Core
 PARAMETER HW_VER = 1.09.a
 PARAMETER C_S_AXI_ID_WIDTH = 4
 PARAMETER C_S_AXI_DATA_WIDTH = 64
 PARAMETER C_M_AXI_DATA_WIDTH = 64
 PARAMETER C_NO_OF_LANES = 4
 PARAMETER C_MAX_LINK_SPEED = 0
 PARAMETER C_DEVICE_ID = 0x6024
 PARAMETER C_VENDOR_ID = 0x10EE
 PARAMETER C_CLASS_CODE = 0x070000
 PARAMETER C_REF_CLK_FREQ = 0
 PARAMETER C_PCIE_CAP_SLOT_IMPLEMENTED = 0
 PARAMETER C_INTERRUPT_PIN = 1
 PARAMETER C_COMP_TIMEOUT = 1
 PARAMETER C_INCLUDE_RC = 0
 PARAMETER C_S_AXI_SUPPORTS_NARROW_BURST = 0
 PARAMETER C_INCLUDE_BAROFFSET_REG = 0
 PARAMETER C_AXIBAR_NUM = 1
 PARAMETER C_AXIBAR2PCIEBAR_0 = 0x00000000
 PARAMETER C_AXIBAR_AS_0 = 0
 PARAMETER C_PCIEBAR_NUM = 1
 PARAMETER C_PCIEBAR_AS = 0
 PARAMETER C_PCIEBAR_LEN_0 = 16
 PARAMETER C_PCIEBAR2AXIBAR_0 = 0x74000000
 PARAMETER C_S_AXI_CTL_ACLK_FREQ_HZ = 125000000
 PARAMETER C_AXI_ACLK_FREQ_HZ = 125000000
 PARAMETER C_FAMILY = virtex6
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = PCIe_CDMA.M_AXI & axi4lite_0_to_axi4_0_connector.M_AXI
 PARAMETER C_SUBSYSTEM_ID = 0x0007
 PARAMETER C_SUBSYSTEM_VENDOR_ID = 0x10EE
 PARAMETER C_AXIBAR_0 = 0xc8000000
 PARAMETER C_AXIBAR_HIGHADDR_0 = 0xc80fffff
 PARAMETER C_BASEADDR = 0x74c00000
 PARAMETER C_HIGHADDR = 0x74c0ffff
 BUS_INTERFACE S_AXI_CTL = AXI4Lite_Bus
 BUS_INTERFACE M_AXI = AXI4_Bus
 BUS_INTERFACE S_AXI = AXI4_Bus
 PORT pci_exp_txp = PCIe_TXP
 PORT pci_exp_txn = PCIe_TXN
 PORT pci_exp_rxp = PCIe_RXP
 PORT pci_exp_rxn = PCIe_RXN
 PORT axi_ctl_aclk = axi_ctl_aclk_out
 PORT axi_aclk = axi_aclk_out
 PORT axi_aclk_out = axi_aclk_out
 PORT axi_ctl_aclk_out = axi_ctl_aclk_out
 PORT REFCLK = PCIe_Diff_Clk
 PORT mmcm_lock = PCIe_MMCM_Lock
END

BEGIN axi_emc
 PARAMETER INSTANCE = Platform_Flash
 PARAMETER HW_VER = 1.03.b
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_MEM0_TYPE = 2
 PARAMETER C_TCEDV_PS_MEM_0 = 130000
 PARAMETER C_TAVDV_PS_MEM_0 = 130000
 PARAMETER C_THZCE_PS_MEM_0 = 35000
 PARAMETER C_TWC_PS_MEM_0 = 70000
 PARAMETER C_TWP_PS_MEM_0 = 70000
 PARAMETER C_TLZWE_PS_MEM_0 = 35000
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_S_AXI_MEM0_BASEADDR = 0x42000000
 PARAMETER C_S_AXI_MEM0_HIGHADDR = 0x43ffffff
 BUS_INTERFACE S_AXI_MEM = AXI4Lite_Bus
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT RdClk = clk_100_0000MHzMMCM0
 PORT Mem_WEN = FLASH_WEN
 PORT Mem_OEN = FLASH_OEN
 PORT Mem_CEN = FLASH_FCS_B
 PORT Mem_DQ = FLASH_DQ
 PORT Mem_A = 0b0000000 & FLASH_A & 0b0
 PORT Mem_ADV_LDN = FLASH_ADV_LDN
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = AXI4Lite_Bus
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT GPIO_IO_O = LED
END

BEGIN axi_v6_ddrx
 PARAMETER INSTANCE = DDR3
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MEM_PARTNO = MT4JSF6464HY-1G1
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = MB_Core.M_AXI_DC & MB_Core.M_AXI_IC & PCIe_Core.M_AXI & PCIe_CDMA.M_AXI
 PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y8
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 8
 PARAMETER C_ORDERING = STRICT
 PARAMETER C_RTT_NOM = 60
 PARAMETER C_TCK = 2500
 PARAMETER C_S_AXI_BASEADDR = 0xd0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xdfffffff
 BUS_INTERFACE S_AXI = AXI4_Bus
 PORT ddr_we_n = DDR_WE_N
 PORT ddr_ras_n = DDR_RAS_N
 PORT ddr_odt = DDR_ODT
 PORT ddr_dqs_n = DDR_DQS_N
 PORT ddr_dqs_p = DDR_DQS
 PORT ddr_dq = DDR_DQ
 PORT ddr_dm = DDR_DM
 PORT ddr_reset_n = DDR_RST
 PORT ddr_cs_n = DDR_CS_N
 PORT ddr_ck_n = DDR_CLK_N
 PORT ddr_ck_p = DDR_CLK
 PORT ddr_cke = DDR_CLKE
 PORT ddr_cas_n = DDR_CAS_N
 PORT ddr_ba = DDR_BA
 PORT ddr_addr = DDR_A
 PORT clk_rd_base = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT clk_mem = clk_400_0000MHzMMCM0
 PORT clk = clk_200_0000MHzMMCM0
 PORT clk_ref = clk_200_0000MHzMMCM0
 PORT PD_PSEN = psen
 PORT PD_PSINCDEC = psincdec
 PORT PD_PSDONE = psdone
END

BEGIN axi_timer
 PARAMETER INSTANCE = Timer
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = AXI4Lite_Bus
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

