{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504321613651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504321613651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 02 13:06:45 2017 " "Processing started: Sat Sep 02 13:06:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504321613651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504321613651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB402 -c LAB402 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB402 -c LAB402" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504321613651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1504321614229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab402.vhd 6 3 " "Found 6 design units, including 3 entities, in source file lab402.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB402-Behavior " "Found design unit 1: LAB402-Behavior" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504321614917 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T_D_gate-Behavior " "Found design unit 2: T_D_gate-Behavior" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504321614917 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 char_7seg-Behavior " "Found design unit 3: char_7seg-Behavior" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504321614917 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB402 " "Found entity 1: LAB402" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504321614917 ""} { "Info" "ISGN_ENTITY_NAME" "2 T_D_gate " "Found entity 2: T_D_gate" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504321614917 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Found entity 3: char_7seg" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504321614917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504321614917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB402 " "Elaborating entity \"LAB402\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504321615010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_D_gate T_D_gate:M0 " "Elaborating entity \"T_D_gate\" for hierarchy \"T_D_gate:M0\"" {  } { { "LAB402.vhd" "M0" { Text "Z:/COMP3222LAB402/LAB402.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504321615073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clear LAB402.vhd(69) " "VHDL Process Statement warning at LAB402.vhd(69): signal \"Clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504321615073 "|LAB402|T_D_gate:M0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:M15 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:M15\"" {  } { { "LAB402.vhd" "M15" { Text "Z:/COMP3222LAB402/LAB402.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504321615135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504321616948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504321616948 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504321617260 "|LAB402|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504321617260 "|LAB402|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504321617260 "|LAB402|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504321617260 "|LAB402|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504321617260 "|LAB402|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504321617260 "|LAB402|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504321617260 "|LAB402|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "LAB402.vhd" "" { Text "Z:/COMP3222LAB402/LAB402.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504321617260 "|LAB402|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1504321617260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504321617276 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504321617276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504321617276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504321617276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504321617339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 02 13:06:57 2017 " "Processing ended: Sat Sep 02 13:06:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504321617339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504321617339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504321617339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504321617339 ""}
