
---------- Begin Simulation Statistics ----------
final_tick                               535658657000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87839                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739252                       # Number of bytes of host memory used
host_op_rate                                    88130                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6983.28                       # Real time elapsed on the host
host_tick_rate                               76705924                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613400759                       # Number of instructions simulated
sim_ops                                     615439543                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.535659                       # Number of seconds simulated
sim_ticks                                535658657000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.034271                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75077922                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86262482                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6731925                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        116196293                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10322474                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10454196                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          131722                       # Number of indirect misses.
system.cpu0.branchPred.lookups              149501200                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053304                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509387                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4734710                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138971324                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18651461                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532368                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37191479                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561787479                       # Number of instructions committed
system.cpu0.commit.committedOps             562298154                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    967835475                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.580985                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.373261                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    697130887     72.03%     72.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165069349     17.06%     89.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36994612      3.82%     92.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34763571      3.59%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9745370      1.01%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3341123      0.35%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       923629      0.10%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1215473      0.13%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18651461      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    967835475                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672119                       # Number of function calls committed.
system.cpu0.commit.int_insts                543431515                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758710                       # Number of loads committed
system.cpu0.commit.membars                    1019962                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019968      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311043730     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268089     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69812638     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562298154                       # Class of committed instruction
system.cpu0.commit.refs                     245080751                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561787479                       # Number of Instructions Simulated
system.cpu0.committedOps                    562298154                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.888365                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.888365                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            102446389                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2003035                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74414781                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             611495681                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               435001416                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                431355269                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4741790                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3975238                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1807759                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  149501200                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106405955                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    539295687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2979231                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          159                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     620950375                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13478010                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140925                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         429317758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85400396                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.585327                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         975352623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.637449                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.897194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               530987337     54.44%     54.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               330947126     33.93%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68439858      7.02%     95.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36207939      3.71%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3822514      0.39%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2754162      0.28%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  150608      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021788      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021291      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           975352623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       85507296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4787871                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142616686                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556086                       # Inst execution rate
system.cpu0.iew.exec_refs                   261258406                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73272567                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               84941453                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189203252                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            639673                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2272439                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75128402                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          599471805                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            187985839                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4813716                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            589929216                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                370929                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2317749                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4741790                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3256439                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        70951                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10222667                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27333                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7531                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2395915                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14444542                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4806361                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7531                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       886446                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3901425                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                239355036                       # num instructions consuming a value
system.cpu0.iew.wb_count                    584180140                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.880392                       # average fanout of values written-back
system.cpu0.iew.wb_producers                210726146                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.550667                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     584221071                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               719139985                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373292528                       # number of integer regfile writes
system.cpu0.ipc                              0.529559                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.529559                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020971      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324581610     54.58%     54.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139065      0.70%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018049      0.17%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           190245855     31.99%     87.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73737337     12.40%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             594742933                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     705049                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001185                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 133123     18.88%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                513151     72.78%     91.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                58773      8.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             594426963                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2165587428                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    584180094                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        636652202                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 597560375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                594742933                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1911430                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37173647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            43985                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        379062                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16597091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    975352623                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609772                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.813231                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          542268016     55.60%     55.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          303182964     31.08%     86.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          106619811     10.93%     97.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17825195      1.83%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3793340      0.39%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             477198      0.05%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1064852      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              73676      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              47571      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      975352623                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560623                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7562053                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1718957                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189203252                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75128402                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1036                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1060859919                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10457475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               91382435                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357813388                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2992504                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               440371290                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3954335                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6080                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            740784462                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             606721632                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          388418947                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                427390189                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4177263                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4741790                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11362085                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30605551                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       740784422                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        104834                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3182                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7050423                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3174                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1548660790                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1206502742                       # The number of ROB writes
system.cpu0.timesIdled                       15817970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1003                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.490378                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3051654                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4096709                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           512474                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5410994                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            135552                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         180659                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           45107                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6077391                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8749                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509188                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           358470                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420309                       # Number of branches committed
system.cpu1.commit.bw_lim_events               493256                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528255                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3879394                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19247033                       # Number of instructions committed
system.cpu1.commit.committedOps              19756426                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    110842213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178239                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829034                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    102556102     92.52%     92.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4131137      3.73%     96.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1393531      1.26%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1307414      1.18%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       366482      0.33%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       103444      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       449140      0.41%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        41707      0.04%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       493256      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    110842213                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227559                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18555683                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320722                       # Number of loads committed
system.cpu1.commit.membars                    1018440                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018440      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648071     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829910     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259867      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19756426                       # Class of committed instruction
system.cpu1.commit.refs                       7089789                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19247033                       # Number of Instructions Simulated
system.cpu1.committedOps                     19756426                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.817810                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.817810                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             96396965                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               161842                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2855313                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25121902                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3682305                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10051675                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                358902                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               299011                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1064773                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6077391                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3512940                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    107126892                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                39920                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      27167434                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1025812                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054274                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3914795                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3187206                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.242619                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111554620                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.250124                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.702309                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                94783810     84.97%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9782244      8.77%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4176509      3.74%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1826456      1.64%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  737034      0.66%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  152711      0.14%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   95160      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     329      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     367      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111554620                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         420952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              377297                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4902496                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.193518                       # Inst execution rate
system.cpu1.iew.exec_refs                     7720553                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1855668                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85679924                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6388914                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            605766                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           377546                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2085048                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           23629567                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5864885                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           291741                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21669335                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                360451                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               858655                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                358902                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1837985                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13678                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          125769                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4362                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          435                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1073                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1068192                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       315981                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           435                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       142679                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        234618                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12056459                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21424101                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864073                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10417664                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191328                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21430601                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27112845                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14289243                       # number of integer regfile writes
system.cpu1.ipc                              0.171886                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.171886                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018658      4.64%      4.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13138955     59.83%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6440864     29.33%     93.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1362455      6.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21961076                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     574066                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026140                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 113717     19.81%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                416364     72.53%     92.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                43983      7.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21516470                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156077225                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21424089                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         27502964                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  21823653                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21961076                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1805914                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3873140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            26413                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        277659                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2208575                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111554620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.196864                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653408                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           98222385     88.05%     88.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8357501      7.49%     95.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2998565      2.69%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             930996      0.83%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             703054      0.63%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             139746      0.13%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             136308      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43857      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              22208      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111554620                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196124                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3657755                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          416688                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6388914                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2085048                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu1.numCycles                       111975572                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   959333616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90602533                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167513                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2913374                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4328913                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                662016                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4046                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             30631001                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              24527704                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16410082                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10120199                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2338102                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                358902                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6119045                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3242569                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        30630989                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25028                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               805                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6501646                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           793                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   133983672                       # The number of ROB reads
system.cpu1.rob.rob_writes                   47984964                       # The number of ROB writes
system.cpu1.timesIdled                           4729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.846457                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2260133                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2830599                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           252599                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4011674                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             96414                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          99323                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2909                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4409625                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2545                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509175                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           168804                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647287                       # Number of branches committed
system.cpu2.commit.bw_lim_events               424736                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528213                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1738081                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505529                       # Number of instructions committed
system.cpu2.commit.committedOps              17014904                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    108783189                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.156411                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.789199                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    101825662     93.60%     93.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3438679      3.16%     96.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1106729      1.02%     97.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1128191      1.04%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       267437      0.25%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        75217      0.07%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       481293      0.44%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        35245      0.03%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       424736      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    108783189                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174076                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893302                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697240                       # Number of loads committed
system.cpu2.commit.membars                    1018422                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018422      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796867     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206415     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993062      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014904                       # Class of committed instruction
system.cpu2.commit.refs                       6199489                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505529                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014904                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.619203                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.619203                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             99435884                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                89095                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2158639                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19417101                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2193046                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6250218                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                169105                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               216408                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1063781                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4409625                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2453354                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    106231793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                11912                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19714964                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 505800                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.040361                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2627335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2356547                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.180452                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         109112034                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.185363                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.600848                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                96752452     88.67%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7269565      6.66%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3035066      2.78%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1425986      1.31%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  540303      0.50%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   85954      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2477      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     174      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           109112034                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         141408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              184861                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3925995                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.167116                       # Inst execution rate
system.cpu2.iew.exec_refs                     6624380                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524715                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87613926                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5135031                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510023                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           165069                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1549107                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18748276                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5099665                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           160528                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18258007                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                382727                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               842859                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                169105                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1794535                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        11233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           87892                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3026                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          434                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       437791                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        46858                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           161                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        49288                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        135573                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10564281                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18100971                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.869758                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9188372                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.165679                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18105159                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22557685                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12244686                       # number of integer regfile writes
system.cpu2.ipc                              0.151076                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.151076                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018630      5.53%      5.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10736974     58.29%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5642133     30.63%     94.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020657      5.54%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18418535                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     561020                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030460                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 110051     19.62%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409790     73.04%     92.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                41177      7.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17960911                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         146541389                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18100959                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20481738                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17219659                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18418535                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528617                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1733371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            31291                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           404                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       678358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    109112034                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.168804                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.615378                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           97935098     89.76%     89.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7237950      6.63%     96.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2189612      2.01%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             755029      0.69%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             695339      0.64%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             111542      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             131493      0.12%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              39518      0.04%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              16453      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      109112034                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.168585                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3147283                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          336993                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5135031                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1549107                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu2.numCycles                       109253442                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   962055888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93111953                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442197                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3414967                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2684848                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                749401                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3319                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23741322                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19181719                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12988652                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6505699                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2321394                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                169105                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6612059                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1546455                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23741310                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28370                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               807                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6796179                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           793                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   127110385                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37835062                       # The number of ROB writes
system.cpu2.timesIdled                           1766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            75.517929                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2406591                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3186781                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           450123                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4377202                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            100005                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         185116                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           85111                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4853163                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1297                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509150                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           257525                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470641                       # Number of branches committed
system.cpu3.commit.bw_lim_events               386990                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528160                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        4085229                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860718                       # Number of instructions committed
system.cpu3.commit.committedOps              16370059                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    101047229                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162004                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.795511                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     94201607     93.23%     93.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3445614      3.41%     96.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1167385      1.16%     97.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1013265      1.00%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       253492      0.25%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        66822      0.07%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       478496      0.47%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        33558      0.03%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       386990      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    101047229                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151209                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254939                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568720                       # Number of loads committed
system.cpu3.commit.membars                    1018379                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018379      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353845     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077870     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919827      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370059                       # Class of committed instruction
system.cpu3.commit.refs                       5997709                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860718                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370059                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.418827                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.418827                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             90173229                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               193375                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2246802                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21683717                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2922575                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7216411                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                257831                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               451514                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1115678                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4853163                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2929474                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     98026630                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                24807                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      23395899                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 900858                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047670                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3208645                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2506596                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.229806                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         101685724                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.237276                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.700874                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                87700001     86.25%     86.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7745298      7.62%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3692931      3.63%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1533938      1.51%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  708631      0.70%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  269886      0.27%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   34784      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     198      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           101685724                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         121486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              271316                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3944760                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.178946                       # Inst execution rate
system.cpu3.iew.exec_refs                     6396883                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441088                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78419025                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5634624                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            612082                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           141941                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1659301                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20451709                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4955795                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           285511                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18218029                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                419061                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               849426                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                257831                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1833524                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        10016                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           76157                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1974                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          133                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1065904                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       230312                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           143                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43993                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        227323                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10443844                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18078366                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.865413                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9038241                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.177575                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18082256                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22420161                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12278221                       # number of integer regfile writes
system.cpu3.ipc                              0.155792                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.155792                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018590      5.50%      5.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11055247     59.75%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5494339     29.69%     94.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935223      5.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18503540                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     559795                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030253                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 111398     19.90%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     19.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407417     72.78%     92.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                40978      7.32%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18044731                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         139299525                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18078354                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24533456                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18617014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18503540                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1834695                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        4081649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            46952                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        306535                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2352746                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    101685724                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181968                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.635258                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           90307772     88.81%     88.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7576235      7.45%     96.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2044431      2.01%     98.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             767800      0.76%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             674557      0.66%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             128184      0.13%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             130120      0.13%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              37825      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              18800      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      101685724                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.181751                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3662219                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          403199                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5634624                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1659301                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu3.numCycles                       101807210                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   969501990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               83837077                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036853                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3451728                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3627625                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                750958                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1988                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             25841029                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21058189                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14502063                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7372887                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2250843                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                257831                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6558733                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3465210                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        25841017                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31571                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               876                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6499897                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           861                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   121114253                       # The number of ROB reads
system.cpu3.rob.rob_writes                   41549539                       # The number of ROB writes
system.cpu3.timesIdled                           1561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           885925                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                22931                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              970496                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6419708                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2720017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5393731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       194501                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        51774                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34472322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2540584                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     69056330                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2592358                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1315164                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1635700                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1037916                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              981                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            559                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1402909                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1402871                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1315164                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           497                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8111761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8111761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    278639040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               278639040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1443                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2720110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2720110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2720110                       # Request fanout histogram
system.membus.respLayer1.occupancy        14375619919                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12676949318                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3784861744.094488                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22685979710.264641                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 221157950000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    54981215500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 480677441500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2451058                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2451058                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2451058                       # number of overall hits
system.cpu2.icache.overall_hits::total        2451058                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2296                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2296                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2296                       # number of overall misses
system.cpu2.icache.overall_misses::total         2296                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    141853000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    141853000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    141853000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    141853000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2453354                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2453354                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2453354                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2453354                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000936                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000936                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000936                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000936                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61782.665505                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61782.665505                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61782.665505                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61782.665505                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2012                       # number of writebacks
system.cpu2.icache.writebacks::total             2012                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          252                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          252                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          252                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          252                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2044                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2044                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2044                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2044                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    125011000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    125011000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    125011000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    125011000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000833                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000833                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000833                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000833                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61159.980431                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61159.980431                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61159.980431                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61159.980431                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2012                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2451058                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2451058                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2296                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2296                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    141853000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    141853000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2453354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2453354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000936                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000936                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61782.665505                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61782.665505                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          252                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          252                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2044                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2044                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    125011000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    125011000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61159.980431                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61159.980431                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978698                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2406860                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2012                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1196.252485                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        354573000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978698                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999334                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999334                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4908752                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4908752                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4727118                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4727118                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4727118                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4727118                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1229925                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1229925                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1229925                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1229925                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 117477040418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 117477040418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 117477040418                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 117477040418                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5957043                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5957043                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5957043                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5957043                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.206466                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.206466                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.206466                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.206466                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 95515.613080                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95515.613080                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 95515.613080                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95515.613080                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       833751                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        98443                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            11548                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1313                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.198736                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.975628                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532845                       # number of writebacks
system.cpu2.dcache.writebacks::total           532845                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       902868                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       902868                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       902868                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       902868                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       327057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       327057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       327057                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       327057                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  32279089613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  32279089613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  32279089613                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  32279089613                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054903                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054903                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054903                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054903                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98695.608451                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98695.608451                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98695.608451                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98695.608451                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532845                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4238173                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4238173                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       726204                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       726204                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  65011256000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  65011256000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4964377                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4964377                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.146283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.146283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 89522.029623                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 89522.029623                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       570151                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       570151                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       156053                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       156053                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  13508715500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13508715500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031435                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031435                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 86564.920251                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86564.920251                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       488945                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        488945                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       503721                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       503721                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  52465784418                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  52465784418                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.507443                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.507443                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 104156.436635                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 104156.436635                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       332717                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       332717                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       171004                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       171004                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  18770374113                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  18770374113                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172267                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172267                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 109765.702048                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 109765.702048                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          198                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          198                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5039000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5039000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.377143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.377143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25449.494949                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25449.494949                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          129                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           69                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       396000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       396000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.131429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.131429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5739.130435                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5739.130435                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          150                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       942000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       942000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.421348                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.421348                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         6280                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         6280                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       812000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       812000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.415730                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.415730                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5486.486486                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5486.486486                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       219000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       219000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       201000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       201000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       285020                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         285020                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224155                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224155                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20945334500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20945334500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509175                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509175                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440232                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440232                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93441.299547                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93441.299547                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224155                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224155                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20721179500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20721179500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440232                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440232                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92441.299547                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92441.299547                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.721003                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5560825                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           551022                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.091838                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        354584500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.721003                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.897531                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.897531                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13485249                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13485249                       # Number of data accesses
system.cpu3.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4286670296.460177                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   24016716796.573837                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          110     97.35%     97.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 221157902500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    51264913500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 484393743500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2927293                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2927293                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2927293                       # number of overall hits
system.cpu3.icache.overall_hits::total        2927293                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2181                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2181                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2181                       # number of overall misses
system.cpu3.icache.overall_misses::total         2181                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    125712999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    125712999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    125712999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    125712999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2929474                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2929474                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2929474                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2929474                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000745                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000745                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000745                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000745                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 57640.072902                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57640.072902                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 57640.072902                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57640.072902                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    24.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1855                       # number of writebacks
system.cpu3.icache.writebacks::total             1855                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          294                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          294                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          294                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          294                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1887                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1887                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1887                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1887                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    108135000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    108135000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    108135000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    108135000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000644                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000644                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000644                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000644                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57305.246423                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57305.246423                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57305.246423                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57305.246423                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1855                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2927293                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2927293                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2181                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2181                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    125712999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    125712999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2929474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2929474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000745                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000745                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 57640.072902                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57640.072902                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          294                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          294                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1887                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1887                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    108135000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    108135000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000644                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000644                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57305.246423                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57305.246423                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978340                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2925701                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1855                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1577.197305                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        361380000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978340                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999323                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999323                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5860835                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5860835                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4564391                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4564391                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4564391                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4564391                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1195834                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1195834                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1195834                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1195834                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 110984463620                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 110984463620                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 110984463620                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 110984463620                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5760225                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5760225                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5760225                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5760225                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.207602                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.207602                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.207602                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.207602                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92809.255816                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92809.255816                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92809.255816                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92809.255816                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       768295                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       118637                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10364                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1428                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.131127                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.079132                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       498098                       # number of writebacks
system.cpu3.dcache.writebacks::total           498098                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       888578                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       888578                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       888578                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       888578                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       307256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       307256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       307256                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       307256                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  29495595683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  29495595683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  29495595683                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  29495595683                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053341                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053341                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053341                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053341                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 95996.809446                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95996.809446                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 95996.809446                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95996.809446                       # average overall mshr miss latency
system.cpu3.dcache.replacements                498098                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4123256                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4123256                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       717550                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       717550                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  62472669000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  62472669000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4840806                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4840806                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.148229                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.148229                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87063.854784                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87063.854784                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       566334                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       566334                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       151216                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       151216                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  12935359500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  12935359500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031238                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031238                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85542.267353                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85542.267353                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       441135                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        441135                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       478284                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       478284                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  48511794620                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  48511794620                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919419                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919419                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.520202                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.520202                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101428.846919                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101428.846919                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       322244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       322244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       156040                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       156040                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16560236183                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16560236183                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169716                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169716                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 106128.147802                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 106128.147802                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          338                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          198                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          198                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5299500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5299500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.369403                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.369403                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26765.151515                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26765.151515                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          133                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       469500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       469500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.121269                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.121269                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7223.076923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7223.076923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1003500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1003500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.428191                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.428191                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6232.919255                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6232.919255                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       861500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       861500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.417553                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.417553                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5487.261146                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5487.261146                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       243500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       243500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       228500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       228500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305507                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305507                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203643                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203643                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18853281500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18853281500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399967                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399967                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92580.061677                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92580.061677                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203643                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203643                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18649638500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18649638500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399967                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399967                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91580.061677                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91580.061677                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.780066                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5377632                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           510676                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.530419                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        361391500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.780066                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13051275                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13051275                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       348583000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   617904428.416234                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1888452500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   530429912000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5228745000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88655154                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88655154                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88655154                       # number of overall hits
system.cpu0.icache.overall_hits::total       88655154                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17750801                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17750801                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17750801                       # number of overall misses
system.cpu0.icache.overall_misses::total     17750801                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231176219996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231176219996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231176219996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231176219996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106405955                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106405955                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106405955                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106405955                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166821                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166821                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166821                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166821                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13023.424689                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13023.424689                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13023.424689                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13023.424689                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2927                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.044118                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16742945                       # number of writebacks
system.cpu0.icache.writebacks::total         16742945                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1007822                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1007822                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1007822                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1007822                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16742979                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16742979                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16742979                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16742979                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205133157499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205133157499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205133157499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205133157499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157350                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157350                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157350                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157350                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12251.891226                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12251.891226                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12251.891226                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12251.891226                       # average overall mshr miss latency
system.cpu0.icache.replacements              16742945                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88655154                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88655154                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17750801                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17750801                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231176219996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231176219996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106405955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106405955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166821                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166821                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13023.424689                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13023.424689                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1007822                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1007822                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16742979                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16742979                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205133157499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205133157499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157350                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157350                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12251.891226                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12251.891226                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999900                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105397840                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16742946                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.295059                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999900                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229554888                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229554888                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    216939452                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       216939452                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    216939452                       # number of overall hits
system.cpu0.dcache.overall_hits::total      216939452                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     27910214                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27910214                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     27910214                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27910214                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 582952788620                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 582952788620                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 582952788620                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 582952788620                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    244849666                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    244849666                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    244849666                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    244849666                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.113989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.113989                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.113989                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.113989                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20886.718698                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20886.718698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20886.718698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20886.718698                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3544567                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       130222                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            78416                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1576                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.202089                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.628173                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     16160086                       # number of writebacks
system.cpu0.dcache.writebacks::total         16160086                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11920384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11920384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11920384                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11920384                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15989830                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15989830                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15989830                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15989830                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 264865151154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 264865151154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 264865151154                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 264865151154                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065305                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065305                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065305                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065305                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16564.600822                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16564.600822                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16564.600822                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16564.600822                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16160086                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    156376906                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      156376906                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18662116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18662116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 369081653000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 369081653000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175039022                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175039022                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.106617                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.106617                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19777.052774                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19777.052774                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5429920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5429920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13232196                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13232196                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 204886473500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 204886473500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075596                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075596                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15483.935811                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15483.935811                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     60562546                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60562546                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9248098                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9248098                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 213871135620                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 213871135620                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69810644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69810644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.132474                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.132474                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 23125.959048                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23125.959048                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6490464                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6490464                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2757634                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2757634                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  59978677654                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  59978677654                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039502                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039502                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21750.050099                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21750.050099                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          919                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          919                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10769500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10769500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434721                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434721                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11718.715996                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11718.715996                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          880                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          880                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018448                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018448                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36820.512821                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36820.512821                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          276                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          276                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2131000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2131000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.137450                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.137450                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7721.014493                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7721.014493                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1862000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1862000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.133964                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.133964                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6921.933086                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6921.933086                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317910                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317910                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191477                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191477                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17323095500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17323095500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509387                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509387                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375897                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375897                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90470.894677                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90470.894677                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191477                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191477                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17131618500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17131618500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375897                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375897                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89470.894677                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89470.894677                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.880965                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          233441498                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16181027                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.426865                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.880965                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996280                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996280                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506907409                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506907409                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16713014                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15418585                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1519                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               86549                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               77676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 830                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               87877                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32386901                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16713014                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15418585                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1519                       # number of overall hits
system.l2.overall_hits::.cpu1.data              86549                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                851                       # number of overall hits
system.l2.overall_hits::.cpu2.data              77676                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                830                       # number of overall hits
system.l2.overall_hits::.cpu3.data              87877                       # number of overall hits
system.l2.overall_hits::total                32386901                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29964                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            740927                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3116                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            458200                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1193                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            455264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1057                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            410304                       # number of demand (read+write) misses
system.l2.demand_misses::total                2100025                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29964                       # number of overall misses
system.l2.overall_misses::.cpu0.data           740927                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3116                       # number of overall misses
system.l2.overall_misses::.cpu1.data           458200                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1193                       # number of overall misses
system.l2.overall_misses::.cpu2.data           455264                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1057                       # number of overall misses
system.l2.overall_misses::.cpu3.data           410304                       # number of overall misses
system.l2.overall_misses::total               2100025                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2555933497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  74148571880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    296088499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51178508347                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    111191998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50960875370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     95145500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46087586382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     225433901473                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2555933497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  74148571880                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    296088499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51178508347                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    111191998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50960875370                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     95145500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46087586382                       # number of overall miss cycles
system.l2.overall_miss_latency::total    225433901473                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16742978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        16159512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4635                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498181                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34486926                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16742978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       16159512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4635                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498181                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34486926                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.045851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.672276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.841121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.583659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.854250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.560148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.823604                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060893                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.045851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.672276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.841121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.583659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.854250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.560148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.823604                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060893                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85300.143405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100075.408077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95021.982991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111694.693031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93203.686505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111936.975843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90014.664144                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112325.462053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107348.198937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85300.143405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100075.408077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95021.982991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111694.693031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93203.686505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111936.975843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90014.664144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112325.462053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107348.198937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             513966                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     11485                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.751067                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    325658                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1635701                       # number of writebacks
system.l2.writebacks::total                   1635701                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          24529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            306                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            280                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           8692                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51816                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         24529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           306                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           280                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          8692                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51816                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       716398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       449050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       446735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       401612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2048209                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       716398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       449050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       446735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       401612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       681693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2729902                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2253932998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  65051845054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    246969499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45843906510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     79841999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45672323535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     65774000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41247932052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 200462525647                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2253932998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  65051845054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    246969499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45843906510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     79841999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45672323535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     65774000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41247932052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  64874085227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 265336610874                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.044333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.610140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.824325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.433953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.838246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.411765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.806157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059391                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.044333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.610140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.824325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.433953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.838246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.411765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.806157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079158                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75326.950003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90804.057317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87330.091584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102090.872976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90013.527621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102235.830045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84651.222651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102705.925251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97872.104676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75326.950003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90804.057317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87330.091584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102090.872976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90013.527621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102235.830045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84651.222651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102705.925251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95166.130835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97196.386857                       # average overall mshr miss latency
system.l2.replacements                        5248137                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4239624                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4239624                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4239624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4239624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30148094                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30148094                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30148094                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30148094                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       681693                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         681693                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  64874085227                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  64874085227                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95166.130835                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95166.130835                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  119                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 99                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1598000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1627500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.946237                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.088889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.054054                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.116279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.454128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18159.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16439.393939                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1770000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        99500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1992500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.946237                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.088889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.054054                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.116279                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.454128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20113.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20126.262626                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                106                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.283582                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.156250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.248227                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       388500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       712500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.283582                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.156250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.248227                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20447.368421                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2476818                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            36025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            44872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2592535                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         451029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         337412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         302647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1433639                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  45642132196                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37805607187                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38278759189                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  33965912728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  155692411300                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2927847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4026174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.154048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.903531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.907730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.870879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.356080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101195.559922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 112045.828800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 111746.160977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112229.471060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108599.453070                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5470                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5318                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5348                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            31491                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       435674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       331942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       337233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       297299                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1402148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  39968745285                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  33926714775                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34346244764                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  30443965808                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138685670632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.148804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.888884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.893638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.855490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91740.028749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102206.755322                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 101847.223623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102401.843962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98909.437971                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16713014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           830                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16716214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29964                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            35330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2555933497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    296088499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    111191998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     95145500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3058359494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16742978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16751544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.672276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.583659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.560148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85300.143405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95021.982991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93203.686505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90014.664144                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86565.510727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          288                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          306                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          280                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           916                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        34414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2253932998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    246969499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     79841999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     65774000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2646518496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.610140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.433953                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.411765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75326.950003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87330.091584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90013.527621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84651.222651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76902.379729                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12941767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        50524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        42856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        43005                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13078152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       289898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       120788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       112713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       107657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          631056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28506439684                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  13372901160                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  12682116181                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  12121673654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  66683130679                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13231665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       171312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13709208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.705076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.724521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.714560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98332.653844                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110713.822234                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112516.889631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112595.313393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105669.117604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         9174                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3680                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3211                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3344                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        19409                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       280724                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       117108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       109502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       104313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       611647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  25083099769                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11917191735                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  11326078771                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  10803966244                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  59130336519                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.683595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.703881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.692364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89351.461824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101762.405088                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103432.620144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 103572.577186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96673.958213                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          190                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           65                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           80                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           65                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               400                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          277                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          115                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          117                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          115                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             624                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3428988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2039984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      2541980                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1483986                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9494938                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          467                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          197                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1024                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.593148                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.638889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.593909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.638889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.609375                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12379.018051                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17738.991304                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 21726.324786                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 12904.226087                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15216.246795                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          128                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          223                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           92                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           87                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           94                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          496                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4471486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1913984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1824477                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1950735                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10160682                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.477516                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.511111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.441624                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.522222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.484375                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20051.506726                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20804.173913                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20971                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20752.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20485.245968                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999820                       # Cycle average of tags in use
system.l2.tags.total_refs                    69493164                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5248664                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.240162                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.005144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.462925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.478906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.836567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.826839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.760781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.614387                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.531330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.243975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 556256944                       # Number of tag accesses
system.l2.tags.data_accesses                556256944                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1914944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      45870144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        180992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28748672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         56768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28599872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         49728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      25714240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     42818880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173954240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1914944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       180992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        56768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        49728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2202432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104684800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104684800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         716721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         449198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         446873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         401785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       669045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2718035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1635700                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1635700                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3574933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         85633161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           337887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         53669761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           105978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         53391972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            92835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         48004900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     79936877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             324748303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3574933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       337887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       105978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        92835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4111633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195431920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195431920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195431920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3574933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        85633161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          337887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        53669761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          105978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        53391972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           92835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        48004900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     79936877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            520180224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1579783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    650027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    444009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    440779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    395718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    666883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002358386250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97239                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5533679                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1488424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2718035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1635700                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2718035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1635700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 55917                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            116815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            248504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            174195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            200437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            155646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            268414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            188697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           166423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           146298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           156204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            175205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73896                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 109978221092                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13159145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            159325014842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41787.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60537.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1448985                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  976486                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2718035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1635700                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  664802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  666560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  492757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  293596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   40232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   30148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   24815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   24369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  33658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  32489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  18400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  13778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     13                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1786101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.909558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.787088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.871339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1159424     64.91%     64.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       344062     19.26%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       122241      6.84%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55691      3.12%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25092      1.40%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13790      0.77%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9261      0.52%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6778      0.38%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        49762      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1786101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.064851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    207.046974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97234     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.805791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87402     89.88%     89.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              904      0.93%     90.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5748      5.91%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1989      2.05%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              729      0.75%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              278      0.29%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              118      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97239                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              168437056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5517184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101104448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173954240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104684800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       314.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    324.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  535658550500                       # Total gap between requests
system.mem_ctrls.avgGap                     123034.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1914944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41601728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       180992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28416576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        56768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28209856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        49728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     25325952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     42680512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101104448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3574933.355366270058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 77664623.648563563824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 337886.819590782747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 53049783.903707168996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 105977.938110687523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 52663866.496607370675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 92835.240036081406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 47280019.969881676137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 79678562.909886837006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188747902.565868526697                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       716721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       449198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       446873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       401785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       669045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1635700                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1011236527                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35858022375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    127409525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27078424306                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     42510756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27016724683                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     33121507                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24499309788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  43658255375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12899786797583                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33796.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50030.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45052.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60281.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47926.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60457.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42627.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60976.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65254.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7886401.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6900767160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3667814370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9317464380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4395057300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42284158800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      96949198410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     124051494240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       287565954660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.845528                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 321469876193                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17886700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 196302080807                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5852093940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3110438925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9473794680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3851274240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42284158800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     132907006020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      93771235200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       291250001805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.723130                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 242379973870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17886700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 275391983130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3603938334.586466                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22172932200.207943                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          130     97.74%     97.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221157903000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56334858500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 479323798500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3507476                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3507476                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3507476                       # number of overall hits
system.cpu1.icache.overall_hits::total        3507476                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5464                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5464                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5464                       # number of overall misses
system.cpu1.icache.overall_misses::total         5464                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    378927999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    378927999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    378927999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    378927999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3512940                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3512940                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3512940                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3512940                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001555                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001555                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001555                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001555                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69349.926611                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69349.926611                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69349.926611                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69349.926611                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4603                       # number of writebacks
system.cpu1.icache.writebacks::total             4603                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          829                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          829                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          829                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          829                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4635                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4635                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4635                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4635                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    321037000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    321037000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    321037000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    321037000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001319                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001319                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001319                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001319                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69263.646170                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69263.646170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69263.646170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69263.646170                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4603                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3507476                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3507476                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5464                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5464                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    378927999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    378927999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3512940                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3512940                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001555                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001555                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69349.926611                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69349.926611                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          829                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          829                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4635                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4635                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    321037000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    321037000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001319                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001319                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69263.646170                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69263.646170                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979077                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3405159                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4603                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           739.769498                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347154000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979077                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999346                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999346                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7030515                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7030515                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5610925                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5610925                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5610925                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5610925                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1328374                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1328374                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1328374                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1328374                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 122873465876                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 122873465876                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 122873465876                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 122873465876                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6939299                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6939299                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6939299                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6939299                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191428                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92499.149995                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92499.149995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92499.149995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92499.149995                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       946986                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        83921                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14270                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1191                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.362018                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.462636                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       545160                       # number of writebacks
system.cpu1.dcache.writebacks::total           545160                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       979132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       979132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       979132                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       979132                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       349242                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       349242                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       349242                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       349242                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  33718226674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  33718226674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  33718226674                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  33718226674                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050328                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050328                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050328                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050328                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96546.883462                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96546.883462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96546.883462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96546.883462                       # average overall mshr miss latency
system.cpu1.dcache.replacements                545160                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4891910                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4891910                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       787919                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       787919                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  67972421500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  67972421500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5679829                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5679829                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138722                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138722                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86268.285826                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86268.285826                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       616090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       616090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171829                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171829                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  14322995500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14322995500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030252                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030252                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83356.101124                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83356.101124                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       719015                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719015                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       540455                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       540455                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  54901044376                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  54901044376                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.429113                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.429113                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101583.007607                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101583.007607                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       363042                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       363042                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177413                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177413                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19395231174                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19395231174                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140863                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140863                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109322.491441                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109322.491441                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5191000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5191000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.395522                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.395522                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24485.849057                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24485.849057                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           77                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       453500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       453500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.143657                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.143657                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5889.610390                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5889.610390                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       719000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       719000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.420290                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.420290                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4958.620690                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4958.620690                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       595000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       595000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.411594                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411594                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4190.140845                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4190.140845                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       264000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       264000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       246000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       246000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292069                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292069                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217119                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217119                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19879843000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19879843000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426402                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426402                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91561.968322                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91561.968322                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217119                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217119                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19662724000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19662724000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426402                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426402                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90561.968322                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90561.968322                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.285594                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6468440                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           566163                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.425049                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347165500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.285594                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15464928                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15464928                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 535658657000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30463081                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5875325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30247948                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3612436                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1133039                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1099                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           665                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1764                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4096387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4096387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16751545                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13711541                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1024                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50228901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     48501834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1656723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1617479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1507655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103538194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2143099008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2068453888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       591232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69753408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       259584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68209728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       239488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63761600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4414367936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6455181                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109331264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40946247                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.310089                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38178440     93.24%     93.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2624099      6.41%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21259      0.05%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  78563      0.19%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38216      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   5670      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40946247                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69018857478                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         827407271                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3224089                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         766838933                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2975093                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24273014723                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25137300710                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         850232083                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7109099                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               820582191000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186811                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740276                       # Number of bytes of host memory used
host_op_rate                                   187266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4486.74                       # Real time elapsed on the host
host_tick_rate                               63503439                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   838171942                       # Number of instructions simulated
sim_ops                                     840214014                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.284924                       # Number of seconds simulated
sim_ticks                                284923534000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.888351                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               52847578                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            52906648                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2728640                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         59160798                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              9497                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15670                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6173                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59975280                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1736                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           759                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2726559                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32253860                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8110240                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3348                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       79789876                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           140936877                       # Number of instructions committed
system.cpu0.commit.committedOps             140937489                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    547235480                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.257545                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.227566                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    512214902     93.60%     93.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8180209      1.49%     95.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10626494      1.94%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1695720      0.31%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       654367      0.12%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       591057      0.11%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       174978      0.03%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4987513      0.91%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8110240      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    547235480                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11215                       # Number of function calls committed.
system.cpu0.commit.int_insts                140327146                       # Number of committed integer instructions.
system.cpu0.commit.loads                     43349817                       # Number of loads committed
system.cpu0.commit.membars                        974                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1025      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        96831646     68.71%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            963      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43350520     30.76%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        752786      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        140937489                       # Class of committed instruction
system.cpu0.commit.refs                      44103400                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  140936877                       # Number of Instructions Simulated
system.cpu0.committedOps                    140937489                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.981266                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.981266                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            419078186                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2117                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            46208644                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             234788072                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32779546                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 95971927                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2727635                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6287                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9037266                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59975280                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 53889772                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    501644898                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               810346                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     265996081                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5459432                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.106887                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          55219863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          52857075                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.474056                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         559594560                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.475339                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.755000                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               364437619     65.13%     65.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               134600707     24.05%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55433465      9.91%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2241739      0.40%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1740472      0.31%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    6471      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1131106      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     545      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2436      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           559594560                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     215                       # number of floating regfile writes
system.cpu0.idleCycles                        1512694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2857137                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                41535260                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.468839                       # Inst execution rate
system.cpu0.iew.exec_refs                   133505350                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    803420                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               51768161                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             67689969                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2593                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1874042                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1169408                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          219041217                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            132701930                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2309748                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            263069098                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                428715                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            249404064                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2727635                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            249924048                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8172671                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           86184                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          775                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          574                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24340152                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       415825                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           574                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       673351                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2183786                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                153804097                       # num instructions consuming a value
system.cpu0.iew.wb_count                    183222281                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753318                       # average fanout of values written-back
system.cpu0.iew.wb_producers                115863398                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.326537                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     183847073                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               324883966                       # number of integer regfile reads
system.cpu0.int_regfile_writes              141515747                       # number of integer regfile writes
system.cpu0.ipc                              0.251176                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251176                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1569      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            130421727     49.15%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1247      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  266      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                106      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 19      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     49.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           134057910     50.52%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             895803      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265378845                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    323                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                646                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          321                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15407277                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.058058                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1039176      6.74%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14366360     93.24%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1741      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             280784230                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1108692637                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    183221960                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        297145164                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 219037570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265378845                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3647                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       78103731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2933755                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           299                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47923421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    559594560                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.474234                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.159762                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          438745101     78.40%     78.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           61152097     10.93%     89.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22114343      3.95%     93.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            9970647      1.78%     95.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15071045      2.69%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7975302      1.43%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2742178      0.49%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1118413      0.20%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             705434      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      559594560                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.472956                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2428921                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          225002                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            67689969                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1169408                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    869                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       561107254                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8739817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              305894868                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            107936675                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10200419                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                38418668                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             109611693                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               153559                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            304764197                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             226927473                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          174663077                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 97469060                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1167242                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2727635                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            114989006                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                66726410                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       304763883                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95323                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1717                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51342452                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1703                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   759845832                       # The number of ROB reads
system.cpu0.rob.rob_writes                  453827572                       # The number of ROB writes
system.cpu0.timesIdled                          16410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  544                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.574068                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13913124                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13972638                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1897511                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20912927                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2730                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16093                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13363                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21847668                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          297                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           587                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1896745                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8385977                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1961090                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2911                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38619956                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36126291                       # Number of instructions committed
system.cpu1.commit.committedOps              36127193                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    136307750                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.265041                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.160141                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    124509681     91.34%     91.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4906529      3.60%     94.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2797505      2.05%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       703205      0.52%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       422236      0.31%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       430440      0.32%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        53273      0.04%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       523791      0.38%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1961090      1.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    136307750                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4188                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35517706                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9344607                       # Number of loads committed
system.cpu1.commit.membars                       1302                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1302      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26093323     72.23%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9345194     25.87%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        687134      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36127193                       # Class of committed instruction
system.cpu1.commit.refs                      10032328                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36126291                       # Number of Instructions Simulated
system.cpu1.committedOps                     36127193                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.962667                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.962667                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             85405358                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  846                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11727584                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84520128                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13058854                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40693070                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1900811                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1976                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1894616                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21847668                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15184247                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    125280797                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               601719                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      99061093                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3803154                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.152614                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15770335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13915854                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.691978                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         142952709                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.692981                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.027191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                80190773     56.10%     56.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39286799     27.48%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17271549     12.08%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2557317      1.79%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2149645      1.50%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17585      0.01%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1478510      1.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     107      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     424      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           142952709                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         203738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2007532                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12652559                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.434433                       # Inst execution rate
system.cpu1.iew.exec_refs                    20142943                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    788015                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               34034486                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19474640                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1962                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2331348                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1370170                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74387042                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19354928                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1616698                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62191888                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                216642                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             31048817                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1900811                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             31386211                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       699051                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          190665                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1421                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3791                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10130033                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       682449                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3791                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       891793                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1115739                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45156392                       # num instructions consuming a value
system.cpu1.iew.wb_count                     55497200                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.734652                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 33174225                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.387668                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      55766630                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80008346                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42329094                       # number of integer regfile writes
system.cpu1.ipc                              0.252355                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252355                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1623      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             42837716     67.13%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1583      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20081816     31.47%     98.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             885688      1.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63808586                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1101927                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017269                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 162855     14.78%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                938924     85.21%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  148      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64908890                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         272031802                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55497200                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112650665                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74383641                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63808586                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3401                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38259849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           359994                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           490                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25615050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    142952709                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.446362                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.002602                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          108346039     75.79%     75.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19122930     13.38%     89.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8521987      5.96%     95.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2930167      2.05%     97.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2493257      1.74%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             807806      0.57%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             416035      0.29%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             172991      0.12%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             141497      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      142952709                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.445726                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3679520                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          383562                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19474640                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1370170                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    321                       # number of misc regfile reads
system.cpu1.numCycles                       143156447                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   426575060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               69894517                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27055608                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1768190                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15103196                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13687274                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               167780                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            108600330                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80688676                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61499940                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39883758                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                997855                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1900811                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16138593                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34444332                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       108600330                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31834                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1477                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7355394                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1450                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   209092470                       # The number of ROB reads
system.cpu1.rob.rob_writes                  156151285                       # The number of ROB writes
system.cpu1.timesIdled                           2772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.417109                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6765043                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6804707                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1034442                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12141260                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2908                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9601                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6693                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13181528                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          364                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           601                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1033593                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5711227                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1313010                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2903                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22139124                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            24634899                       # Number of instructions committed
system.cpu2.commit.committedOps              24635819                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     78213853                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.314980                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.236900                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     69681548     89.09%     89.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3890677      4.97%     94.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1866320      2.39%     96.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       511377      0.65%     97.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       353534      0.45%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       290736      0.37%     97.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40082      0.05%     97.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       266569      0.34%     98.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1313010      1.68%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     78213853                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                4156                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24026274                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5709024                       # Number of loads committed
system.cpu2.commit.membars                       1320                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1320      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18208908     73.91%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             80      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             160      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5709625     23.18%     97.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        715726      2.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24635819                       # Class of committed instruction
system.cpu2.commit.refs                       6425351                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   24634899                       # Number of Instructions Simulated
system.cpu2.committedOps                     24635819                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.332022                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.332022                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             48693368                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  877                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5923204                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52512871                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7116350                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 23767745                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1038964                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2178                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1263174                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13181528                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7586347                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     72957392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               267821                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60473446                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2079626                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.160586                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7882384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6767951                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.736726                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          81879601                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.738594                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.131722                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                46650761     56.97%     56.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20393441     24.91%     81.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9511414     11.62%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2764247      3.38%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1287790      1.57%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   16856      0.02%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1254668      1.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      38      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     386      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            81879601                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         204426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1119995                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8101107                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.460971                       # Inst execution rate
system.cpu2.iew.exec_refs                     9865514                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    815156                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               25547013                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11053414                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1829                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1406351                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1221996                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           46646351                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9050358                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           922471                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             37838330                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                145172                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             10879713                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1038964                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             11122034                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        98818                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           56647                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          220                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         5058                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5344390                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       505669                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          5058                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       656920                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        463075                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 28600677                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36259299                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.740790                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21187100                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.441734                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      36469455                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                49547132                       # number of integer regfile reads
system.cpu2.int_regfile_writes               27556278                       # number of integer regfile writes
system.cpu2.ipc                              0.300118                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.300118                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1645      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28483666     73.49%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1207      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  160      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9419553     24.30%     97.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             854570      2.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              38760801                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     208404                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005377                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  82253     39.47%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                126135     60.52%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   16      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              38967560                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         159660531                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36259299                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         68661939                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  46643004                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 38760801                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3347                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22010532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            50924                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           444                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14196392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     81879601                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.473388                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.016039                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           61063915     74.58%     74.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10738480     13.11%     87.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5899028      7.20%     94.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1986051      2.43%     97.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1370706      1.67%     99.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             431204      0.53%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             199391      0.24%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              95686      0.12%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              95140      0.12%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       81879601                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.472209                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2188844                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          448827                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11053414                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1221996                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    325                       # number of misc regfile reads
system.cpu2.numCycles                        82084027                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   487647135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               40325009                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             18210290                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1396708                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 8234071                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               6306866                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               148413                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68132737                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50464576                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38117397                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 23559206                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1053593                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1038964                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8689018                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                19907107                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68132737                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         33333                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1303                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4101768                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1286                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   123674486                       # The number of ROB reads
system.cpu2.rob.rob_writes                   97220989                       # The number of ROB writes
system.cpu2.timesIdled                           2565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.596583                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4808278                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4827754                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           525916                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8953297                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2993                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           6268                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3275                       # Number of indirect misses.
system.cpu3.branchPred.lookups                9892740                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          360                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           554                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           525121                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5328683                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1340054                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2886                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       13981818                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            23073116                       # Number of instructions committed
system.cpu3.commit.committedOps              23073970                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     67109004                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.343828                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.319122                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     59520937     88.69%     88.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3347037      4.99%     93.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1630344      2.43%     96.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       465586      0.69%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       304745      0.45%     97.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       166116      0.25%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        39800      0.06%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       294385      0.44%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1340054      2.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     67109004                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                4293                       # Number of function calls committed.
system.cpu3.commit.int_insts                 22464578                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5210034                       # Number of loads committed
system.cpu3.commit.membars                       1212                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1212      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17113472     74.17%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             80      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             160      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5210588     22.58%     96.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        748458      3.24%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         23073970                       # Class of committed instruction
system.cpu3.commit.refs                       5959046                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   23073116                       # Number of Instructions Simulated
system.cpu3.committedOps                     23073970                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.010688                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.010688                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             46439302                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  821                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4310488                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              40116601                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4643518                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16409560                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                531825                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2498                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1257239                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    9892740                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5308530                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     63246875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               122004                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      45147965                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1065240                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.142411                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5501949                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4811271                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.649929                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69281444                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.651693                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.095468                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                43330184     62.54%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                14702200     21.22%     83.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 6935446     10.01%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2628281      3.79%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  704040      1.02%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   12746      0.02%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  967946      1.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      64      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     537      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69281444                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         184513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              584817                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6774360                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.452954                       # Inst execution rate
system.cpu3.iew.exec_refs                     8313724                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    822444                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23900867                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8569690                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1968                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           555962                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1127336                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           36978022                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              7491280                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           459796                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             31464866                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                141191                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             10123746                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                531825                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10384176                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        77410                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           27005                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         6333                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3359656                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       378324                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          6333                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       394021                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        190796                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24380770                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30274792                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.730985                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 17821980                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.435822                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30425910                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                41791934                       # number of integer regfile reads
system.cpu3.int_regfile_writes               22832253                       # number of integer regfile writes
system.cpu3.ipc                              0.332150                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.332150                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1592      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23415928     73.35%     73.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 754      0.00%     73.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  160      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7672723     24.03%     97.39% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             833505      2.61%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              31924662                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     190824                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005977                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  74986     39.30%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     39.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                115794     60.68%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   44      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32113894                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         133344916                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30274792                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         50888407                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  36974734                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 31924662                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3288                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       13904052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            23324                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           402                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9273315                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69281444                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.460797                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.032184                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52845984     76.28%     76.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8057099     11.63%     87.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4627200      6.68%     94.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1757946      2.54%     97.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1245574      1.80%     98.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             393555      0.57%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             179018      0.26%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              85398      0.12%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              89670      0.13%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69281444                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.459573                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1524575                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          526557                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8569690                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1127336                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    380                       # number of misc regfile reads
system.cpu3.numCycles                        69465957                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   500265754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               37410655                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16998542                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               1981806                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5385149                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               6301017                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               118963                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             52909809                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              38913285                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29161484                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 16644557                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1157802                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                531825                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9245836                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12162942                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        52909809                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         63422                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1503                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  4920588                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1477                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   102822567                       # The number of ROB reads
system.cpu3.rob.rob_writes                   76286420                       # The number of ROB writes
system.cpu3.timesIdled                           2520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         15092073                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               219930                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15993723                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                425                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              29128461                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22668335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      44598293                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1188306                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       653938                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13639624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9946683                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27773079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10600621                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22585821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       528909                       # Transaction distribution
system.membus.trans_dist::CleanEvict         21404509                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7394                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1089                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70570                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22585822                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     67254565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               67254565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1483851584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1483851584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4348                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22664875                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22664875    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22664875                       # Request fanout histogram
system.membus.respLayer1.occupancy       116659458100                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             40.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         51819470220                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                450                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          226                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1079122276.548673                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2629132778.184006                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          226    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7985090500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            226                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    41041899500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 243881634500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7583110                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7583110                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7583110                       # number of overall hits
system.cpu2.icache.overall_hits::total        7583110                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3237                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3237                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3237                       # number of overall misses
system.cpu2.icache.overall_misses::total         3237                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    202717999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    202717999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    202717999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    202717999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7586347                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7586347                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7586347                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7586347                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000427                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000427                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000427                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000427                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62625.270003                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62625.270003                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62625.270003                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62625.270003                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          287                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.090909                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2866                       # number of writebacks
system.cpu2.icache.writebacks::total             2866                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          371                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          371                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          371                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          371                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2866                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2866                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2866                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2866                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    180700999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    180700999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    180700999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    180700999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000378                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000378                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000378                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000378                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63049.894976                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63049.894976                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63049.894976                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63049.894976                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2866                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7583110                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7583110                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3237                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3237                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    202717999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    202717999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7586347                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7586347                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000427                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000427                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62625.270003                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62625.270003                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          371                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          371                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2866                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2866                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    180700999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    180700999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000378                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000378                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63049.894976                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63049.894976                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7632218                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2898                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2633.615597                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15175560                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15175560                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7045823                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7045823                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7045823                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7045823                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2008987                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2008987                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2008987                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2008987                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 171084248992                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 171084248992                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 171084248992                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 171084248992                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9054810                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9054810                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9054810                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9054810                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.221870                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.221870                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.221870                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.221870                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85159.460460                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85159.460460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85159.460460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85159.460460                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8059970                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        31094                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           105764                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            354                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    76.207122                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.836158                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       621688                       # number of writebacks
system.cpu2.dcache.writebacks::total           621688                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1383271                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1383271                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1383271                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1383271                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       625716                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       625716                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       625716                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       625716                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  65450941494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  65450941494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  65450941494                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  65450941494                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.069103                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.069103                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.069103                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.069103                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104601.674712                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104601.674712                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104601.674712                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104601.674712                       # average overall mshr miss latency
system.cpu2.dcache.replacements                621681                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6601553                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6601553                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1738188                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1738188                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 145756775000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 145756775000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8339741                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8339741                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.208422                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.208422                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 83855.586968                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 83855.586968                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1133611                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1133611                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       604577                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       604577                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  63164143000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  63164143000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.072493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104476.589417                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104476.589417                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       444270                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        444270                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       270799                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       270799                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  25327473992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  25327473992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       715069                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       715069                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.378703                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.378703                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 93528.683607                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93528.683607                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       249660                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       249660                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21139                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21139                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2286798494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2286798494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029562                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029562                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108179.123610                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108179.123610                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          624                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          624                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          241                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          241                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      7927000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      7927000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.278613                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.278613                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32892.116183                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32892.116183                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          100                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          141                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          141                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       658500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       658500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.163006                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.163006                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4670.212766                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4670.212766                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          341                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          306                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          306                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1397000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1397000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          647                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          647                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.472952                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.472952                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4565.359477                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4565.359477                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          306                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          306                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1144000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1144000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.472952                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.472952                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3738.562092                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3738.562092                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       875000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       875000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       822000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       822000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          168                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            168                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          433                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          433                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2051000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2051000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          601                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          601                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.720466                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.720466                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4736.720554                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4736.720554                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          433                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          433                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1618000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1618000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.720466                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.720466                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3736.720554                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3736.720554                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.331341                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7677518                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           624834                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.287292                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.331341                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.854104                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.854104                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18738651                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18738651                       # Number of data accesses
system.cpu3.numPwrStateTransitions                426                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          214                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1169115245.327103                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2792140401.487910                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          214    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8398364500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            214                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34732871500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 250190662500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5305348                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5305348                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5305348                       # number of overall hits
system.cpu3.icache.overall_hits::total        5305348                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3182                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3182                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3182                       # number of overall misses
system.cpu3.icache.overall_misses::total         3182                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    183741500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    183741500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    183741500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    183741500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5308530                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5308530                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5308530                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5308530                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000599                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000599                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000599                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000599                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 57744.028913                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57744.028913                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 57744.028913                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57744.028913                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2829                       # number of writebacks
system.cpu3.icache.writebacks::total             2829                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          353                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          353                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2829                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2829                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2829                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2829                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    164286000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    164286000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    164286000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    164286000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000533                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000533                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000533                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000533                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58072.110286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58072.110286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58072.110286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58072.110286                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2829                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5305348                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5305348                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3182                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3182                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    183741500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    183741500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5308530                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5308530                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000599                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000599                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 57744.028913                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57744.028913                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          353                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          353                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2829                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2829                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    164286000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    164286000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58072.110286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58072.110286                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5311656                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2861                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1856.573226                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10619889                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10619889                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5749724                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5749724                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5749724                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5749724                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1871449                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1871449                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1871449                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1871449                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 158615023491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 158615023491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 158615023491                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 158615023491                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7621173                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7621173                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7621173                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7621173                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.245559                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.245559                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.245559                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.245559                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84755.194232                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84755.194232                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84755.194232                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84755.194232                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5612982                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        31286                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            81678                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            352                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.720855                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.880682                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       529959                       # number of writebacks
system.cpu3.dcache.writebacks::total           529959                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1334523                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1334523                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1334523                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1334523                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       536926                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       536926                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       536926                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       536926                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  53121522993                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  53121522993                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  53121522993                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  53121522993                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.070452                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.070452                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.070452                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.070452                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98936.395319                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98936.395319                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98936.395319                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98936.395319                       # average overall mshr miss latency
system.cpu3.dcache.replacements                529959                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5283097                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5283097                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1590358                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1590358                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 131067548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 131067548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6873455                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6873455                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.231377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.231377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82413.864363                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82413.864363                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1073697                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1073697                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       516661                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       516661                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50657933500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50657933500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.075168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.075168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 98048.688599                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98048.688599                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       466627                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        466627                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       281091                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       281091                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  27547474991                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  27547474991                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       747718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       747718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.375932                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.375932                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98001.981533                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98001.981533                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       260826                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       260826                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        20265                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20265                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2463589493                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2463589493                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.027102                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027102                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 121568.689514                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 121568.689514                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          681                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          681                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          258                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          258                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     10199500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     10199500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.274760                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.274760                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 39532.945736                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 39532.945736                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          113                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.120341                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.120341                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12911.504425                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12911.504425                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          423                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          423                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          301                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          301                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2053000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2053000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.415746                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.415746                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6820.598007                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6820.598007                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          301                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          301                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1783000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1783000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.415746                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.415746                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5923.588040                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5923.588040                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       510000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       510000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       479000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       479000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          236                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            236                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          318                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          318                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1518500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1518500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          554                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          554                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.574007                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.574007                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4775.157233                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4775.157233                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          318                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          318                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1200500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1200500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.574007                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.574007                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3775.157233                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3775.157233                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.476582                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6293193                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           536633                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.727182                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.476582                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.827393                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.827393                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         15783388                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        15783388                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 44                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    198632704.545455                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   124322533.985162                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       161500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    276500500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   280553614500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4369919500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     53873091                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53873091                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     53873091                       # number of overall hits
system.cpu0.icache.overall_hits::total       53873091                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16681                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16681                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16681                       # number of overall misses
system.cpu0.icache.overall_misses::total        16681                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1218984500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1218984500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1218984500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1218984500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     53889772                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53889772                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     53889772                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53889772                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000310                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000310                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73076.224447                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73076.224447                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73076.224447                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73076.224447                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1984                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.413793                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15255                       # number of writebacks
system.cpu0.icache.writebacks::total            15255                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1425                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1425                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1425                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1425                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15256                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15256                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15256                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15256                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1117241000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1117241000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1117241000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1117241000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000283                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000283                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000283                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000283                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73232.891977                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73232.891977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73232.891977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73232.891977                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15255                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     53873091                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53873091                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16681                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16681                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1218984500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1218984500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     53889772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53889772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73076.224447                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73076.224447                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1425                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1425                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15256                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15256                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1117241000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1117241000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73232.891977                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73232.891977                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53888638                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15287                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3525.128410                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        107794799                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       107794799                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38706178                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38706178                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38706178                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38706178                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19093724                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19093724                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19093724                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19093724                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1396954879520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1396954879520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1396954879520                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1396954879520                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     57799902                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     57799902                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     57799902                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     57799902                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.330342                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.330342                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.330342                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.330342                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73163.039307                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73163.039307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73163.039307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73163.039307                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    366546680                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        84500                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8362912                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1687                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.830030                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    50.088915                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11005918                       # number of writebacks
system.cpu0.dcache.writebacks::total         11005918                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8083575                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8083575                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8083575                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8083575                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11010149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11010149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11010149                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11010149                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 922873625265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 922873625265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 922873625265                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 922873625265                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.190487                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.190487                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.190487                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.190487                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83820.266671                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83820.266671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83820.266671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83820.266671                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11005916                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38254094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38254094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18794004                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18794004                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1368579371500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1368579371500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     57048098                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57048098                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.329441                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.329441                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72820.000012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72820.000012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7811164                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7811164                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10982840                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10982840                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 920055908500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 920055908500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.192519                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.192519                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83772.130751                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83772.130751                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       452084                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        452084                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       299720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       299720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  28375508020                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  28375508020                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       751804                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       751804                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.398668                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.398668                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94673.388563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94673.388563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       272411                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       272411                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        27309                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27309                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2817716765                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2817716765                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036325                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036325                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 103179.053243                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 103179.053243                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          440                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          440                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11101000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11101000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.383609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.383609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25229.545455                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25229.545455                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          430                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          430                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       228500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       228500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008718                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008718                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        22850                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        22850                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          517                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          517                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          500                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          500                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      4432500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4432500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.491642                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.491642                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         8865                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8865                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          499                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          499                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3934500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3934500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.490659                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.490659                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7884.769539                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7884.769539                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          102                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          102                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       442500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       442500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          759                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          759                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.134387                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.134387                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4338.235294                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4338.235294                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          102                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          102                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       340500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       340500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.134387                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.134387                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3338.235294                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3338.235294                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.958164                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49723055                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11007431                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.517226                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.958164                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998693                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998693                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        126613049                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       126613049                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1944697                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              234949                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               83132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               88285                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2356896                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2174                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1944697                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1218                       # number of overall hits
system.l2.overall_hits::.cpu1.data             234949                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1113                       # number of overall hits
system.l2.overall_hits::.cpu2.data              83132                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1328                       # number of overall hits
system.l2.overall_hits::.cpu3.data              88285                       # number of overall hits
system.l2.overall_hits::total                 2356896                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9058002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1623                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1424812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            538289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            442055                       # number of demand (read+write) misses
system.l2.demand_misses::total               11481117                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13082                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9058002                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1623                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1424812                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1753                       # number of overall misses
system.l2.overall_misses::.cpu2.data           538289                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1501                       # number of overall misses
system.l2.overall_misses::.cpu3.data           442055                       # number of overall misses
system.l2.overall_misses::total              11481117                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1068745000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 879617089487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    145595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 160717944941                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    162480493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  63056462840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    143436991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50953405814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1155865160566                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1068745000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 879617089487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    145595000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 160717944941                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    162480493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  63056462840                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    143436991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50953405814                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1155865160566                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11002699                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1659761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          621421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2829                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          530340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13838013                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11002699                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1659761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         621421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2829                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         530340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13838013                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.857499                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.823253                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.571278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.858444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.611654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.866223                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.530576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.833531                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.829680                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.857499                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.823253                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.571278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.858444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.611654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.866223                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.530576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.833531                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.829680                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81695.841614                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97109.394488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89707.332101                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112799.404371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92687.103822                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117142.395330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95560.953364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115264.855762                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100675.322842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81695.841614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97109.394488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89707.332101                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112799.404371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92687.103822                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117142.395330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95560.953364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115264.855762                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100675.322842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1768193                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    105097                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      16.824391                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10585885                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              528908                       # number of writebacks
system.l2.writebacks::total                    528908                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         608777                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14050                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            459                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            315                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          11020                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              640289                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        608777                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14050                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           459                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           315                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         11020                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             640289                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8449225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1410762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       533000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       431035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10840828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8449225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1410762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       533000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       431035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12208390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23049218                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    937456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 762674895112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    109457001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 145732950098                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    119590493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  57393869991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    110698991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  45903154150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1012982072336                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    937456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 762674895112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    109457001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 145732950098                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    119590493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  57393869991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    110698991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  45903154150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 926765874160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1939747946496                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.856319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.767923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.444210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.849979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.451500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.857712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.419229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.812752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.856319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.767923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.444210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.849979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.451500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.857712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.419229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.812752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.665645                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71758.764544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90265.662840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86732.964342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103300.875766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92419.237249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107680.806737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93338.103710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 106495.189834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93441.393253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71758.764544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90265.662840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86732.964342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103300.875766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92419.237249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107680.806737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93338.103710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 106495.189834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75912.210714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84156.779050                       # average overall mshr miss latency
system.l2.replacements                       31910506                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       597696                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           597696                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       597696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       597696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12333128                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12333128                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12333128                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12333128                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12208390                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12208390                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 926765874160                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 926765874160                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75912.210714                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75912.210714                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             532                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3793                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             206                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4633                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1420                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2098                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           530                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           125                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4173                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     36175499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     51764997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     10373498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2042000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    100355994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1952                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5891                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          736                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8806                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.727459                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.356136                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.720109                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.550661                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.473881                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 25475.703521                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 24673.497140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 19572.637736                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data        16336                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 24048.884256                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1417                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2089                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          527                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          125                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     28586500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     42746500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     10619500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2504000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     84456500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.725922                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.354609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.716033                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.550661                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.472178                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20173.959068                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20462.661561                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20150.853890                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20032                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20311.808562                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                181                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          139                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            260                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.388489                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.052632                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.031250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.431373                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.303846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1078000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       449499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1587499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.388489                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.052632                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.031250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.431373                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.303846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19962.962963                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20431.772727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20094.924051                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2666                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1734                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11138                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          21381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          17257                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          17956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73429                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2675361500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2090897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2199792997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2403260998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9369312495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        24452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        20502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.874407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.821139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.866185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.911935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 125127.987466                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 124199.405999                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127472.503738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133841.668412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127596.896254                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          414                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1113                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          935                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          517                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2979                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        20967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        16322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        17439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2446898500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1888066500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1999123997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2203316998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8537405995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.857476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.766852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.819254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.885678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.833067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 116702.365622                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120090.732731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 122480.333109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 126344.228339                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121183.903407                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1623                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1068745000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    145595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    162480493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    143436991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1520257484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.857499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.571278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.611654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.530576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81695.841614                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89707.332101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92687.103822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95560.953364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84651.566568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          361                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          459                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          315                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1153                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    937456500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    109457001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    119590493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    110698991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1277202985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.856319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.444210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.451500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.419229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.706372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71758.764544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86732.964342                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92419.237249                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93338.103710                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75996.845472                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1941626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       231282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        80466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        86551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2339925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9036621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1407977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       521032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       424099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11389729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 876941727987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 158627047941                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  60856669843                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  48550144816                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1144975590587                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10978247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1639259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       601498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13729654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.823139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.858911                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.866224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.830508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.829571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97043.101397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112663.096017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 116800.253810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114478.328918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100527.026638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       608363                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12937                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         4354                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        10503                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       636157                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8428258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1395040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       516678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       413596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10753572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 760227996612                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 143844883598                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  55394745994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  43699837152                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1003167463356                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.767723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.851019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.858985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.809940                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.783237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90199.896184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103111.655292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107213.285632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105658.268339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93286.906282                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    37952267                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  31910570                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.189332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.788747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.083078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.414706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.059006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.794073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.802865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.043201                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.277949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.303355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.360050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 246137394                       # Number of tag accesses
system.l2.tags.data_accesses                246137394                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        836096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     541439040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         80768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90294784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         82816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      34112704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         75904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27592000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    755487296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1450001408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       836096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        80768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        82816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        75904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1075584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33850176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33850176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8459985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1410856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         533011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         431125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11804489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22656272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       528909                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             528909                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2934457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1900295958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           283473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        316908831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           290660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        119725821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           266401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         96840017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2651544031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5089089650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2934457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       283473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       290660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       266401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3774992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118804423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118804423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118804423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2934457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1900295958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          283473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       316908831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          290660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       119725821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          266401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        96840017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2651544031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5207894073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    512212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8412721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1398437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    529039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    427562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11772204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015850566500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31773                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31773                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36615206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             483360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22656273                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     528909                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22656273                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   528909                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  99503                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16697                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            364901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            319662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            298849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            286092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3740079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5522977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3715981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2596492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1755671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1310017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           793294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           481308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           387723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           354519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           309306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           319899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23060                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 692930017511                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               112783850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1115869455011                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30719.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49469.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18671903                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  433263                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22656273                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               528909                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2149010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2755451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2800059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2626303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2421181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2129165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1796732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1463219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1158845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  905677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 734570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 661798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 417935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 227894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 145352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  87263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  47712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  21550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3963815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    372.472826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.323415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.876874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1475128     37.21%     37.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       681199     17.19%     54.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       390875      9.86%     64.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       231144      5.83%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       156767      3.95%     74.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       111744      2.82%     76.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        91884      2.32%     79.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        73573      1.86%     81.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       751501     18.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3963815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     709.934913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.598126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15311.357736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31757     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31773                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.120889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.112272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.558846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30039     94.54%     94.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              343      1.08%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              944      2.97%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              279      0.88%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              112      0.35%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               31      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31773                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1443633280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6368192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32781376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1450001472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33850176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5066.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5089.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  284923617000                       # Total gap between requests
system.mem_ctrls.avgGap                      12289.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       836160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    538414144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        80768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89499968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        82816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     33858496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        75904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27363968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    753421056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32781376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2934682.117202715948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1889679439.396536588669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 283472.547409860534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 314119254.185580909252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 290660.440846560639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 118833623.620574638247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 266401.300497697783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 96039690.424449115992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2644292120.846711158752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115053240.916210174561                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8459985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1410856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       533011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       431125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11804489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       528909                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    396458003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 411229340790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56359779                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  87077792903                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     65025782                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  35245328785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     60932764                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27984196774                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 553754019431                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7296145259817                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30345.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48608.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44659.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61719.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50251.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66124.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51376.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     64909.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46910.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13794708.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11334021720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6024190590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         40781802180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1191517200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22491521520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     126413555190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2957116800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       211193725200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        741.229488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6539813255                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9514180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 268869540745                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          16967603100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9018487335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        120273535620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1482213780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22491521520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     129093419310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        700389120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       300027169785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1053.009436                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    694843959                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9514180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 274714510041                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                442                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    961015414.414414                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2289820888.486936                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6766564000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    71578112000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 213345422000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15180988                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15180988                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15180988                       # number of overall hits
system.cpu1.icache.overall_hits::total       15180988                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3259                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3259                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3259                       # number of overall misses
system.cpu1.icache.overall_misses::total         3259                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    190578000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    190578000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    190578000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    190578000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15184247                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15184247                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15184247                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15184247                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000215                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000215                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58477.447070                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58477.447070                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58477.447070                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58477.447070                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    14.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2841                       # number of writebacks
system.cpu1.icache.writebacks::total             2841                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          418                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          418                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          418                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          418                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2841                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2841                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2841                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2841                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    164694000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    164694000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    164694000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    164694000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57970.432946                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57970.432946                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57970.432946                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57970.432946                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2841                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15180988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15180988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3259                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3259                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    190578000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    190578000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15184247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15184247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58477.447070                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58477.447070                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          418                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2841                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2841                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    164694000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    164694000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57970.432946                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57970.432946                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15290781                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2873                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5322.234946                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30371335                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30371335                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11183083                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11183083                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11183083                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11183083                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3519126                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3519126                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3519126                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3519126                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 293407256807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 293407256807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 293407256807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 293407256807                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     14702209                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14702209                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     14702209                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14702209                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.239360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.239360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.239360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.239360                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83375.035963                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83375.035963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83375.035963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83375.035963                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     45532563                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        24627                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           734760                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            371                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.969300                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.380054                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1660238                       # number of writebacks
system.cpu1.dcache.writebacks::total          1660238                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1849144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1849144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1849144                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1849144                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1669982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1669982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1669982                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1669982                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 167063043828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 167063043828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 167063043828                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 167063043828                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113587                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113587                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113587                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113587                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100038.829058                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100038.829058                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100038.829058                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100038.829058                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1660229                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10767777                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10767777                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3247999                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3247999                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 269173788500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 269173788500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14015776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14015776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.231739                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.231739                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82873.728871                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82873.728871                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1605028                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1605028                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1642971                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1642971                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 164770496000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 164770496000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.117223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.117223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100288.134118                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100288.134118                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       415306                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        415306                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       271127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       271127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24233468307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24233468307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       686433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       686433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.394980                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.394980                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 89380.505472                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89380.505472                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       244116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       244116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        27011                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        27011                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2292547828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2292547828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.039350                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039350                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84874.600274                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84874.600274                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          235                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          235                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9581000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9581000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.250800                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250800                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40770.212766                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40770.212766                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1330000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1330000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.130203                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.130203                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10901.639344                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10901.639344                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          396                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          396                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          296                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          296                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1431500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1431500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.427746                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.427746                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4836.148649                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4836.148649                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          295                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          295                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1182500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1182500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.426301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.426301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4008.474576                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4008.474576                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       781500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       781500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       735500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       735500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          409                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          409                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2036000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2036000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          587                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          587                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.696763                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.696763                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4977.995110                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4977.995110                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          409                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          409                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1627000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1627000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.696763                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.696763                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3977.995110                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3977.995110                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.388301                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12872799                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1663786                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.737052                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.388301                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.918384                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.918384                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31072607                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31072607                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 284923534000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13770933                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1126604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13243895                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        31381598                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20383768                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12025                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13295                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          131                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23792                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13747144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33021472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4996779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1870475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1598246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41558346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1952640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1408551552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       363648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    212479872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       366848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79558976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       362112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67859136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1771494784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        52316872                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35025728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         66193960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.194987                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.463583                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               54645492     82.55%     82.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10644552     16.08%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 553872      0.84%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 245554      0.37%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 104430      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     60      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           66193960                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27758315507                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         940531595                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4533473                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         807501296                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4406535                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16518626729                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22904444                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2505759755                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4448520                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
