Reading OpenROAD database at '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/64-openroad-repairantennas/1-diodeinsertion/mult8_2bits_1op_e16917.odb'…
Reading library file at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult8_2bits_1op_e16917
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     921
Number of terminals:      34
Number of snets:          2
Number of nets:           338

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 157.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12995.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2078.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 409.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 415.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 571 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 151 unique inst patterns.
[INFO DRT-0084]   Complete 239 groups.
#scanned instances     = 921
#unique  instances     = 157
#stdCellGenAp          = 4245
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 3350
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1140
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:09, memory = 140.06 (MB), peak = 140.06 (MB)

[INFO DRT-0157] Number of guides:     2303

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 862.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 672.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 327.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 23.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1191 vertical wires in 1 frboxes and 695 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 52 vertical wires in 1 frboxes and 173 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 144.31 (MB), peak = 144.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 144.31 (MB), peak = 144.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 168.11 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 153.25 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 153.25 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 170.25 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:01, memory = 172.00 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:01, memory = 186.00 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:02, memory = 178.86 (MB).
    Completing 80% with 54 violations.
    elapsed time = 00:00:02, memory = 197.61 (MB).
    Completing 90% with 54 violations.
    elapsed time = 00:00:03, memory = 199.61 (MB).
    Completing 100% with 75 violations.
    elapsed time = 00:00:03, memory = 199.61 (MB).
[INFO DRT-0199]   Number of violations = 80.
Viol/Layer        met1   met2   met3
Metal Spacing       22      0      7
Recheck              4      1      0
Short               46      0      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 549.24 (MB), peak = 549.24 (MB)
Total wire length = 8627 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4692 um.
Total wire length on LAYER met2 = 3805 um.
Total wire length on LAYER met3 = 72 um.
Total wire length on LAYER met4 = 56 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2180.
Up-via summary (total 2180):

-----------------------
 FR_MASTERSLICE       0
            li1    1140
           met1    1013
           met2      23
           met3       4
           met4       0
-----------------------
                   2180


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 80 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 20% with 80 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 30% with 80 violations.
    elapsed time = 00:00:00, memory = 562.24 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:01, memory = 549.40 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:01, memory = 555.52 (MB).
    Completing 60% with 71 violations.
    elapsed time = 00:00:01, memory = 556.65 (MB).
    Completing 70% with 79 violations.
    elapsed time = 00:00:02, memory = 560.65 (MB).
    Completing 80% with 79 violations.
    elapsed time = 00:00:02, memory = 560.65 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:03, memory = 561.40 (MB).
    Completing 100% with 42 violations.
    elapsed time = 00:00:03, memory = 561.40 (MB).
[INFO DRT-0199]   Number of violations = 42.
Viol/Layer        mcon   met1
Cut Spacing          1      0
Metal Spacing        0      9
Short                0     32
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 561.52 (MB), peak = 562.24 (MB)
Total wire length = 8619 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4652 um.
Total wire length on LAYER met2 = 3831 um.
Total wire length on LAYER met3 = 77 um.
Total wire length on LAYER met4 = 57 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2192.
Up-via summary (total 2192):

-----------------------
 FR_MASTERSLICE       0
            li1    1139
           met1    1026
           met2      23
           met3       4
           met4       0
-----------------------
                   2192


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 561.52 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:00, memory = 561.52 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:00, memory = 563.02 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 563.02 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 563.02 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 563.02 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 563.02 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 563.02 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 563.02 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 563.02 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Metal Spacing        7
Short                5
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 563.02 (MB), peak = 563.02 (MB)
Total wire length = 8641 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4667 um.
Total wire length on LAYER met2 = 3842 um.
Total wire length on LAYER met3 = 71 um.
Total wire length on LAYER met4 = 59 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2197.
Up-via summary (total 2197):

-----------------------
 FR_MASTERSLICE       0
            li1    1139
           met1    1031
           met2      23
           met3       4
           met4       0
-----------------------
                   2197


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 563.02 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 564.40 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 564.40 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 564.40 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 564.40 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 564.40 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 576.27 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 576.27 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 576.27 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 576.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 576.27 (MB), peak = 576.27 (MB)
Total wire length = 8650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4646 um.
Total wire length on LAYER met2 = 3860 um.
Total wire length on LAYER met3 = 83 um.
Total wire length on LAYER met4 = 59 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2221.
Up-via summary (total 2221):

-----------------------
 FR_MASTERSLICE       0
            li1    1139
           met1    1050
           met2      28
           met3       4
           met4       0
-----------------------
                   2221


[INFO DRT-0198] Complete detail routing.
Total wire length = 8650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4646 um.
Total wire length on LAYER met2 = 3860 um.
Total wire length on LAYER met3 = 83 um.
Total wire length on LAYER met4 = 59 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2221.
Up-via summary (total 2221):

-----------------------
 FR_MASTERSLICE       0
            li1    1139
           met1    1050
           met2      28
           met3       4
           met4       0
-----------------------
                   2221


[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:13, memory = 576.27 (MB), peak = 576.27 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Buffer                                    2       7.51
  Timing Repair Buffer                     71     543.02
  Inverter                                  3      11.26
  Multi-Input combinational cell          246    1995.66
  Total                                   921    3632.23
Writing OpenROAD database to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/66-openroad-detailedrouting/mult8_2bits_1op_e16917.odb'…
Writing netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/66-openroad-detailedrouting/mult8_2bits_1op_e16917.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/66-openroad-detailedrouting/mult8_2bits_1op_e16917.pnl.v'…
Writing layout to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/66-openroad-detailedrouting/mult8_2bits_1op_e16917.def'…
Writing timing constraints to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/66-openroad-detailedrouting/mult8_2bits_1op_e16917.sdc'…
