	final_project_soc u0 (
		.clk_clk           (<connected-to-clk_clk>),           //          clk.clk
		.hpi_addr_export   (<connected-to-hpi_addr_export>),   //     hpi_addr.export
		.hpi_cs_export     (<connected-to-hpi_cs_export>),     //       hpi_cs.export
		.hpi_data_in_port  (<connected-to-hpi_data_in_port>),  //     hpi_data.in_port
		.hpi_data_out_port (<connected-to-hpi_data_out_port>), //             .out_port
		.hpi_r_export      (<connected-to-hpi_r_export>),      //        hpi_r.export
		.hpi_reset_export  (<connected-to-hpi_reset_export>),  //    hpi_reset.export
		.hpi_w_export      (<connected-to-hpi_w_export>),      //        hpi_w.export
		.reset_reset_n     (<connected-to-reset_reset_n>),     //        reset.reset_n
		.sdram_clk_clk     (<connected-to-sdram_clk_clk>),     //    sdram_clk.clk
		.sdram_clk_50_clk  (<connected-to-sdram_clk_50_clk>),  // sdram_clk_50.clk
		.sdram_wire_addr   (<connected-to-sdram_wire_addr>),   //   sdram_wire.addr
		.sdram_wire_ba     (<connected-to-sdram_wire_ba>),     //             .ba
		.sdram_wire_cas_n  (<connected-to-sdram_wire_cas_n>),  //             .cas_n
		.sdram_wire_cke    (<connected-to-sdram_wire_cke>),    //             .cke
		.sdram_wire_cs_n   (<connected-to-sdram_wire_cs_n>),   //             .cs_n
		.sdram_wire_dq     (<connected-to-sdram_wire_dq>),     //             .dq
		.sdram_wire_dqm    (<connected-to-sdram_wire_dqm>),    //             .dqm
		.sdram_wire_ras_n  (<connected-to-sdram_wire_ras_n>),  //             .ras_n
		.sdram_wire_we_n   (<connected-to-sdram_wire_we_n>),   //             .we_n
		.tt_cm_b_export    (<connected-to-tt_cm_b_export>),    //      tt_cm_b.export
		.tt_cm_g_export    (<connected-to-tt_cm_g_export>),    //      tt_cm_g.export
		.tt_cm_r_export    (<connected-to-tt_cm_r_export>),    //      tt_cm_r.export
		.tt_cm_x_export    (<connected-to-tt_cm_x_export>),    //      tt_cm_x.export
		.tt_cm_y_export    (<connected-to-tt_cm_y_export>)     //      tt_cm_y.export
	);

