vendor_name = ModelSim
source_file = 1, /home/jacky/fpga/logic_analyzer/src/reset_sync.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/lvds_frontend/lvds_frontend.qip
source_file = 1, /home/jacky/fpga/logic_analyzer/src/lvds_frontend/lvds_frontend.v
source_file = 1, /home/jacky/fpga/logic_analyzer/hps.qsys
source_file = 1, /home/jacky/fpga/logic_analyzer/src/clock_monitor.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/memory_mapped_regs.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/shift_reg.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/capture_channel_mapper.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/capture_compressor.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/sdram_interface.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/sdram_fifo/sdram_fifo.qip
source_file = 1, /home/jacky/fpga/logic_analyzer/src/sdram_fifo/sdram_fifo.v
source_file = 1, /home/jacky/fpga/logic_analyzer/logic_analyzer.sdc
source_file = 1, /home/jacky/fpga/logic_analyzer/src/capture_frontend.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/logic_analyzer.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/hps.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_avalon_mm_bridge.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_default_burst_converter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_pll_reconfig_core.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_pll_reconfig_top.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_reset_controller.sdc
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_reset_controller.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_reset_synchronizer.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_std_synchronizer.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps.pre.xml
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_AC_ROM.hex
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sdc
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0_hps_io.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_inst_ROM.hex
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_pll_capture.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_pll_mem.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0.ppf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0.sdc
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_pll.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/alt_types.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/emif.pre.xml
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sdram_io.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer.pre.c
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer_auto.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer_auto_ac_init.pre.c
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer_auto_inst_init.pre.c
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer_defines.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/system.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/tclrpt.pre.c
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/tclrpt.pre.h
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /opt/altera/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ddio_out_uqe.tdf
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altera_cyclonev_pll.v
source_file = 1, /opt/altera/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, /opt/altera/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, /home/jacky/fpga/logic_analyzer/db/dcfifo_qas1.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/a_graycounter_fu6.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/a_graycounter_bcc.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/altsyncram_92b1.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/alt_synch_pipe_0ol.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/dffpipe_hd9.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/alt_synch_pipe_1ol.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/dffpipe_id9.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/cmpr_1v5.tdf
design_name = logic_analyzer
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, logic_analyzer, 1
instance = comp, \ADC_CONVST~output , ADC_CONVST~output, logic_analyzer, 1
instance = comp, \ADC_SCK~output , ADC_SCK~output, logic_analyzer, 1
instance = comp, \ADC_SDI~output , ADC_SDI~output, logic_analyzer, 1
instance = comp, \HDMI_TX_CLK~output , HDMI_TX_CLK~output, logic_analyzer, 1
instance = comp, \HDMI_TX_DE~output , HDMI_TX_DE~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[0]~output , HDMI_TX_D[0]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[1]~output , HDMI_TX_D[1]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[2]~output , HDMI_TX_D[2]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[3]~output , HDMI_TX_D[3]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[4]~output , HDMI_TX_D[4]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[5]~output , HDMI_TX_D[5]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[6]~output , HDMI_TX_D[6]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[7]~output , HDMI_TX_D[7]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[8]~output , HDMI_TX_D[8]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[9]~output , HDMI_TX_D[9]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[10]~output , HDMI_TX_D[10]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[11]~output , HDMI_TX_D[11]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[12]~output , HDMI_TX_D[12]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[13]~output , HDMI_TX_D[13]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[14]~output , HDMI_TX_D[14]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[15]~output , HDMI_TX_D[15]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[16]~output , HDMI_TX_D[16]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[17]~output , HDMI_TX_D[17]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[18]~output , HDMI_TX_D[18]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[19]~output , HDMI_TX_D[19]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[20]~output , HDMI_TX_D[20]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[21]~output , HDMI_TX_D[21]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[22]~output , HDMI_TX_D[22]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[23]~output , HDMI_TX_D[23]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_HS~output , HDMI_TX_HS~output, logic_analyzer, 1
instance = comp, \HDMI_TX_VS~output , HDMI_TX_VS~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[0]~output , HPS_DDR3_ADDR[0]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[1]~output , HPS_DDR3_ADDR[1]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[2]~output , HPS_DDR3_ADDR[2]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[3]~output , HPS_DDR3_ADDR[3]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[4]~output , HPS_DDR3_ADDR[4]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[5]~output , HPS_DDR3_ADDR[5]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[6]~output , HPS_DDR3_ADDR[6]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[7]~output , HPS_DDR3_ADDR[7]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[8]~output , HPS_DDR3_ADDR[8]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[9]~output , HPS_DDR3_ADDR[9]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[10]~output , HPS_DDR3_ADDR[10]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[11]~output , HPS_DDR3_ADDR[11]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[12]~output , HPS_DDR3_ADDR[12]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[13]~output , HPS_DDR3_ADDR[13]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[14]~output , HPS_DDR3_ADDR[14]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_BA[0]~output , HPS_DDR3_BA[0]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_BA[1]~output , HPS_DDR3_BA[1]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_BA[2]~output , HPS_DDR3_BA[2]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_CAS_N~output , HPS_DDR3_CAS_N~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_CKE~output , HPS_DDR3_CKE~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_CS_N~output , HPS_DDR3_CS_N~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ODT~output , HPS_DDR3_ODT~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_RAS_N~output , HPS_DDR3_RAS_N~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_RESET_N~output , HPS_DDR3_RESET_N~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_WE_N~output , HPS_DDR3_WE_N~output, logic_analyzer, 1
instance = comp, \LED[0]~output , LED[0]~output, logic_analyzer, 1
instance = comp, \LED[1]~output , LED[1]~output, logic_analyzer, 1
instance = comp, \LED[2]~output , LED[2]~output, logic_analyzer, 1
instance = comp, \LED[3]~output , LED[3]~output, logic_analyzer, 1
instance = comp, \LED[4]~output , LED[4]~output, logic_analyzer, 1
instance = comp, \LED[5]~output , LED[5]~output, logic_analyzer, 1
instance = comp, \LED[6]~output , LED[6]~output, logic_analyzer, 1
instance = comp, \LED[7]~output , LED[7]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, logic_analyzer, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, logic_analyzer, 1
instance = comp, \HDMI_I2C_SCL~output , HDMI_I2C_SCL~output, logic_analyzer, 1
instance = comp, \HDMI_I2C_SDA~output , HDMI_I2C_SDA~output, logic_analyzer, 1
instance = comp, \HDMI_I2S~output , HDMI_I2S~output, logic_analyzer, 1
instance = comp, \HDMI_LRCLK~output , HDMI_LRCLK~output, logic_analyzer, 1
instance = comp, \HDMI_MCLK~output , HDMI_MCLK~output, logic_analyzer, 1
instance = comp, \HDMI_SCLK~output , HDMI_SCLK~output, logic_analyzer, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, logic_analyzer, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, logic_analyzer, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, logic_analyzer, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, logic_analyzer, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, logic_analyzer, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, logic_analyzer, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, logic_analyzer, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, logic_analyzer, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, logic_analyzer, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, logic_analyzer, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, logic_analyzer, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, logic_analyzer, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, logic_analyzer, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, logic_analyzer, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, logic_analyzer, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, logic_analyzer, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, logic_analyzer, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, logic_analyzer, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, logic_analyzer, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, logic_analyzer, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, logic_analyzer, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, logic_analyzer, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, logic_analyzer, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, logic_analyzer, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, logic_analyzer, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, logic_analyzer, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, logic_analyzer, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, logic_analyzer, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, logic_analyzer, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, logic_analyzer, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, logic_analyzer, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, logic_analyzer, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, logic_analyzer, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, logic_analyzer, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, logic_analyzer, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, logic_analyzer, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, logic_analyzer, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, logic_analyzer, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, logic_analyzer, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, logic_analyzer, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, logic_analyzer, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, logic_analyzer, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, logic_analyzer, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, logic_analyzer, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, logic_analyzer, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, logic_analyzer, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, logic_analyzer, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, logic_analyzer, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, logic_analyzer, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, logic_analyzer, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, logic_analyzer, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, logic_analyzer, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, logic_analyzer, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, logic_analyzer, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, logic_analyzer, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, logic_analyzer, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, logic_analyzer, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, logic_analyzer, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, logic_analyzer, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, logic_analyzer, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, logic_analyzer, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, logic_analyzer, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, logic_analyzer, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, logic_analyzer, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, logic_analyzer, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, logic_analyzer, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, logic_analyzer, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, logic_analyzer, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, logic_analyzer, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, logic_analyzer, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, logic_analyzer, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll , u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m , u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst , u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \HPS_DDR3_RZQ~input , HPS_DDR3_RZQ~input, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 , u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, logic_analyzer, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk , HPS_DDR3_DM[2]~_s2p_logic_blk, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk , HPS_DDR3_DM[0]~_s2p_logic_blk, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, logic_analyzer, 1
instance = comp, \FPGA_CLK1_50~input , FPGA_CLK1_50~input, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT , u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT, logic_analyzer, 1
instance = comp, \FPGA_CLK1_50~inputCLKENA0 , FPGA_CLK1_50~inputCLKENA0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets , u0|hps_0|fpga_interfaces|clocks_resets, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][89] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][97] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|always4~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|always4~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~21 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~25 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~29 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~33 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~37 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal1~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|reset , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|reset, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~21 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_dprio_init_done~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_dprio_init_done~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_mdio_dis~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_mdio_dis~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|mdio_dis , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|mdio_dis, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mdio_dis , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mdio_dis, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|~QUARTUS_CREATED_VCC~I , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|~QUARTUS_CREATED_VCC~I, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|lcell_inst , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_ser_shift_load~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_ser_shift_load~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|ser_shift_load , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|ser_shift_load, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|m0_read~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|m0_read~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|gnd , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|gnd, logic_analyzer, 1
instance = comp, \mm|Add0~17 , mm|Add0~17, logic_analyzer, 1
instance = comp, \KEY[0]~input , KEY[0]~input, logic_analyzer, 1
instance = comp, \KEY[0]~inputCLKENA0 , KEY[0]~inputCLKENA0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_valid~0 , u0|mm_interconnect_0|cmd_mux_001|src_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[33] , u0|mm_interconnect_0|cmd_mux_001|src_data[33], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 , u0|mm_interconnect_0|cmd_mux_001|src_payload~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|comb~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|comb~0, logic_analyzer, 1
instance = comp, \Add0~1 , Add0~1, logic_analyzer, 1
instance = comp, \reset_pipeline|bufs[0]~feeder , reset_pipeline|bufs[0]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 , u0|mm_interconnect_0|cmd_mux_001|src_payload~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], logic_analyzer, 1
instance = comp, \mm|reg_writedata[0] , mm|reg_writedata[0], logic_analyzer, 1
instance = comp, \mm|Equal2~0 , mm|Equal2~0, logic_analyzer, 1
instance = comp, \mm|req~0 , mm|req~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|always0~1 , mm|always0~1, logic_analyzer, 1
instance = comp, \mm|state~18 , mm|state~18, logic_analyzer, 1
instance = comp, \mm|req~1 , mm|req~1, logic_analyzer, 1
instance = comp, \mm|req , mm|req, logic_analyzer, 1
instance = comp, \mm|Equal2~2 , mm|Equal2~2, logic_analyzer, 1
instance = comp, \mm|buf_req[0][0] , mm|buf_req[0][0], logic_analyzer, 1
instance = comp, \mm|buf_req[0][1] , mm|buf_req[0][1], logic_analyzer, 1
instance = comp, \mm|buf_req[0][2] , mm|buf_req[0][2], logic_analyzer, 1
instance = comp, \mm|reg_write[0] , mm|reg_write[0], logic_analyzer, 1
instance = comp, \reg_CTRL[0] , reg_CTRL[0], logic_analyzer, 1
instance = comp, \comb~0 , comb~0, logic_analyzer, 1
instance = comp, \reset_pipeline|bufs[0] , reset_pipeline|bufs[0], logic_analyzer, 1
instance = comp, \reset_pipeline|bufs[1]~feeder , reset_pipeline|bufs[1]~feeder, logic_analyzer, 1
instance = comp, \reset_pipeline|bufs[1] , reset_pipeline|bufs[1], logic_analyzer, 1
instance = comp, \reset_pipeline|bufs[2] , reset_pipeline|bufs[2], logic_analyzer, 1
instance = comp, \reset_pipeline|rst_out~0 , reset_pipeline|rst_out~0, logic_analyzer, 1
instance = comp, \reset_pipeline|rst_out , reset_pipeline|rst_out, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[52]~DUPLICATE , reg_NUM_SAMPLES[52]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add0~157 , Add0~157, logic_analyzer, 1
instance = comp, \Add0~165 , Add0~165, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[52] , reg_NUM_SAMPLES[52], logic_analyzer, 1
instance = comp, \mm|Equal2~9 , mm|Equal2~9, logic_analyzer, 1
instance = comp, \mm|buf_req[5][0] , mm|buf_req[5][0], logic_analyzer, 1
instance = comp, \mm|buf_req[5][1] , mm|buf_req[5][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][19]~8 , mm|buf_readdata[5][19]~8, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][20] , mm|buf_readdata[5][20], logic_analyzer, 1
instance = comp, \mm|mm_readdata~64 , mm|mm_readdata~64, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][25] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][25], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][27] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][27], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][31] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][31], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[31]~feeder , reg_LIMIT_TRIG_ENTRIES[31]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~1 , mm|Equal2~1, logic_analyzer, 1
instance = comp, \mm|buf_req[9][0] , mm|buf_req[9][0], logic_analyzer, 1
instance = comp, \mm|buf_req[9][1] , mm|buf_req[9][1], logic_analyzer, 1
instance = comp, \mm|buf_req[9][2] , mm|buf_req[9][2], logic_analyzer, 1
instance = comp, \mm|reg_write[9] , mm|reg_write[9], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[31] , reg_LIMIT_TRIG_ENTRIES[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][20]~0 , mm|buf_readdata[9][20]~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][31] , mm|buf_readdata[9][31], logic_analyzer, 1
instance = comp, \Add0~173 , Add0~173, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[53] , reg_NUM_SAMPLES[53], logic_analyzer, 1
instance = comp, \Add0~181 , Add0~181, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[54]~DUPLICATE , reg_NUM_SAMPLES[54]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add0~189 , Add0~189, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[55] , reg_NUM_SAMPLES[55], logic_analyzer, 1
instance = comp, \Add0~197 , Add0~197, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[56] , reg_NUM_SAMPLES[56], logic_analyzer, 1
instance = comp, \Add0~205 , Add0~205, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[57] , reg_NUM_SAMPLES[57], logic_analyzer, 1
instance = comp, \Add0~213 , Add0~213, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[58] , reg_NUM_SAMPLES[58], logic_analyzer, 1
instance = comp, \Add0~221 , Add0~221, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[59] , reg_NUM_SAMPLES[59], logic_analyzer, 1
instance = comp, \Add0~229 , Add0~229, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[60] , reg_NUM_SAMPLES[60], logic_analyzer, 1
instance = comp, \Add0~237 , Add0~237, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[61] , reg_NUM_SAMPLES[61], logic_analyzer, 1
instance = comp, \Add0~245 , Add0~245, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[62] , reg_NUM_SAMPLES[62], logic_analyzer, 1
instance = comp, \Add0~253 , Add0~253, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[63] , reg_NUM_SAMPLES[63], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][31]~feeder , mm|buf_readdata[5][31]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][31] , mm|buf_readdata[5][31], logic_analyzer, 1
instance = comp, \mm|mm_readdata~97 , mm|mm_readdata~97, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[31]~feeder , reg_LIMIT_TRIG_SAMPLES[31]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~8 , mm|Equal2~8, logic_analyzer, 1
instance = comp, \mm|buf_req[6][0] , mm|buf_req[6][0], logic_analyzer, 1
instance = comp, \mm|buf_req[6][1] , mm|buf_req[6][1], logic_analyzer, 1
instance = comp, \mm|buf_req[6][2] , mm|buf_req[6][2], logic_analyzer, 1
instance = comp, \mm|reg_write[6] , mm|reg_write[6], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[31] , reg_LIMIT_TRIG_SAMPLES[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][31]~feeder , mm|buf_readdata[6][31]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][20]~7 , mm|buf_readdata[6][20]~7, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][31] , mm|buf_readdata[6][31], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder4~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder4~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~20 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~30 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~31 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~22 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~40 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~39 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~32 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][92] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][95] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][98] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][99] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][99], logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight , u0|hps_0|fpga_interfaces|hps2fpga_light_weight, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[99] , u0|mm_interconnect_0|cmd_mux|src_data[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|write~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~6 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~49 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector4~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector4~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector4~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector4~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector0~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_START , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_START, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector3~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector3~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[0]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~61 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~21 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[2]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[3]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~57 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~53 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~45 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~41 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~37 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~33 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~29 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~25 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~49 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector1~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_done_final~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_done_final~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~53 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~41 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~57 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~61 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~45 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~33 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~37 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~29 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~21 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~25 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[8]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~14 , u0|mm_interconnect_0|cmd_mux|src_payload~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~15 , u0|mm_interconnect_0|cmd_mux|src_payload~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~10 , u0|mm_interconnect_0|cmd_mux|src_payload~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~13 , u0|mm_interconnect_0|cmd_mux|src_payload~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~11 , u0|mm_interconnect_0|cmd_mux|src_payload~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~9 , u0|mm_interconnect_0|cmd_mux|src_payload~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~8 , u0|mm_interconnect_0|cmd_mux|src_payload~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector2~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector2~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_DONE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_DONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~7 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~6 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~7 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][68] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][66] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add1~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add0~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add0~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add1~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|Add0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][69] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][69] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|comb~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|comb~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|read~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][99] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[99] , u0|mm_interconnect_0|rsp_mux_001|src_data[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[98] , u0|mm_interconnect_0|cmd_mux|src_data[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][98] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[98] , u0|mm_interconnect_0|rsp_mux_001|src_data[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[97] , u0|mm_interconnect_0|cmd_mux|src_data[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][97] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][97] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[97] , u0|mm_interconnect_0|rsp_mux_001|src_data[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[96] , u0|mm_interconnect_0|cmd_mux_001|src_data[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][96] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[96] , u0|mm_interconnect_0|rsp_mux_001|src_data[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[95] , u0|mm_interconnect_0|cmd_mux|src_data[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][95] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[95] , u0|mm_interconnect_0|rsp_mux_001|src_data[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[94] , u0|mm_interconnect_0|cmd_mux|src_data[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][94] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[94] , u0|mm_interconnect_0|rsp_mux_001|src_data[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[93] , u0|mm_interconnect_0|cmd_mux|src_data[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][93] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][93] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[93] , u0|mm_interconnect_0|rsp_mux_001|src_data[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[92] , u0|mm_interconnect_0|cmd_mux_001|src_data[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][92] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[92] , u0|mm_interconnect_0|rsp_mux_001|src_data[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[91] , u0|mm_interconnect_0|cmd_mux|src_data[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[91] , u0|mm_interconnect_0|rsp_mux_001|src_data[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[90] , u0|mm_interconnect_0|cmd_mux_001|src_data[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[90] , u0|mm_interconnect_0|rsp_mux_001|src_data[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[89] , u0|mm_interconnect_0|cmd_mux|src_data[89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][89] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][89] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[89] , u0|mm_interconnect_0|rsp_mux_001|src_data[89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[88] , u0|mm_interconnect_0|cmd_mux|src_data[88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[88] , u0|mm_interconnect_0|cmd_mux_001|src_data[88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[88] , u0|mm_interconnect_0|rsp_mux_001|src_data[88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~17 , u0|mm_interconnect_0|cmd_mux|src_payload~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~20 , u0|mm_interconnect_0|cmd_mux|src_payload~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Add0~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Add0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~22 , u0|mm_interconnect_0|cmd_mux|src_payload~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Add0~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Add0~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_0|lcell_inst , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_0|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_3|lcell_inst , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_3|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[13]~159 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[13]~159, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~15 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~15 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~67 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~16 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~194 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~194, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~45 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~46 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~47 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~52 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~59 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~14 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~30 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~34 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~36 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~40 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~181 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~181, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~44 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~201 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~201, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~39 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~31 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~32 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~33 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~37 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~35 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~38 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~206 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~206, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~41 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~42 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~62 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~60 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~63 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~64 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~65 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~55 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~56 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~66 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~82 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~82, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~179 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~179, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~180 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~180, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~83 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~83, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~19 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~178 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~178, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~81 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~81, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~96 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~96, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~200 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~200, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~92 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~92, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~94 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~94, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~98 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~98, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~95 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~95, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~173 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~173, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~174 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~174, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~93 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~93, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~15 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~99 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~99, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~97 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~97, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~100 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~100, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~75 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~75, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~77 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~77, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~76 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~76, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~172 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~172, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~171 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~171, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~78 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~78, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~79 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~79, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~80 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~80, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~196 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~196, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~177 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~177, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~114 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~114, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~170 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~170, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~144 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~144, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~135 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~135, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~137 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~137, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~183 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~183, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~138 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~138, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~139 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~139, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~118 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~118, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~117 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~117, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~119 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~119, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~210 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~210, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~227 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~227, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~120 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~120, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~147 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~147, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~149 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~149, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~150 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~150, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~151 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~151, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~152 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~152, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~123 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~123, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~125 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~125, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~126 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~126, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~127 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~127, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~129 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~129, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~130 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~130, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~169 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~169, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~153 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~153, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~154 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~154, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~212 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~212, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~211 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~211, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~14 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~48 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~53 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~54 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~88 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~88, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~90 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~90, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~229 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~229, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~168 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~168, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~228 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~228, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~14 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~102 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~102, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~108 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~108, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~101 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~101, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~104 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~104, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~103 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~103, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~18 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~24 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~25 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~204 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~204, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~23 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~26 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~27 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~28 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~14 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~205 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~205, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~84 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~84, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~187 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~187, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~186 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~186, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~85 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~85, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~198 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~198, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~197 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~197, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~131 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~131, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~133 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~133, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~61 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~134 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~134, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~189 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~189, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~222 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~222, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~136 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~136, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~202 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~202, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~203 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~203, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~221 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~221, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~70 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~70, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~71 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~192 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~192, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~72 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~68 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~68, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~74 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~74, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~112 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~112, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~209 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~209, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~113 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~113, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~155 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~155, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~156 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~156, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~157 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~157, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~158 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~158, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~16 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~216 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~216, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~220 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~220, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~115 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~115, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~184 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~184, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~185 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~185, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~116 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~116, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~121 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~121, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~176 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~176, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~223 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~223, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~122 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~122, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~18 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~19 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~20 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~18 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~199 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~199, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~16 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~21 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~22 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~29 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~20 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~33 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~34 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~23 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~24 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~38 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~35 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr50~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr50~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[11]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[11]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4]~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4]~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4]~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4]~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4]~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4]~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6]~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6]~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0]~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0]~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2]~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2]~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0]~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~26 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~27 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4]~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4]~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~30 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~31 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~32 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~33 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[16] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[0]~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[0]~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~60 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~61 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~62 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~63 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~77 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~77, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~82 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~82, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~83 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~83, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~84 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~84, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~89 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~89, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~90 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~90, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~91 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~91, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~92 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~92, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~85 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~85, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~93 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~93, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~94 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~94, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~87 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~87, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[20] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[20], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[21] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[21], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~36 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[12]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[12]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~156 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~156, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~139 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~139, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~140 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~140, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~141 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~141, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~142 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~142, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~143 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~143, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~144 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~144, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~145 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~145, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~146 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~146, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~147 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~147, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~148 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~148, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~149 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~149, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~150 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~150, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~151 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~151, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~152 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~152, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~153 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~153, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~154 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~154, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~155 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~155, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~23 , u0|mm_interconnect_0|cmd_mux|src_payload~23, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[23] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[23], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~179 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~179, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~178 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~178, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~180 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~180, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~162 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~162, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~166 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~166, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~167 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~167, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~168 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~168, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~169 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~169, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~170 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~170, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~171 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~171, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~172 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~172, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~173 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~173, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~174 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~174, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~175 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~175, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~176 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~176, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~185 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~185, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~186 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~186, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~187 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~187, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~188 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~188, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~189 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~189, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~190 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~190, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~191 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~191, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~192 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~192, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~193 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~193, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~194 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~194, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~195 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~195, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~196 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~196, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~24 , u0|mm_interconnect_0|cmd_mux|src_payload~24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[24] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[24], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~163 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~163, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~202 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~202, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~197 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~197, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~203 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~203, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~200 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~200, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~201 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~201, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~198 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~198, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~199 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~199, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~25 , u0|mm_interconnect_0|cmd_mux|src_payload~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[25] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[25], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~221 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~221, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~222 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~222, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~223 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~223, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~204 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~204, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~205 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~205, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~209 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~209, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~210 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~210, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~211 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~211, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~212 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~212, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~213 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~213, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~214 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~214, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~215 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~215, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~216 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~216, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~217 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~217, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~218 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~218, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~219 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~219, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~220 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~220, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[9]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[9]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~26 , u0|mm_interconnect_0|cmd_mux|src_payload~26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[26] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[26], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~242 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~242, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~243 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~243, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~244 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~244, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~224 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~224, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~225 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~225, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~226 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~226, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~227 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~227, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~228 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~228, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~229 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~229, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~230 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~230, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~231 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~231, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~232 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~232, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~234 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~234, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~237 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~237, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~239 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~239, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~240 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~240, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~245 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~245, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~246 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~246, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~247 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~247, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~248 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~248, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~249 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~249, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~250 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~250, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~251 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~251, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~252 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~252, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~253 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~253, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~254 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~254, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~255 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~255, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~256 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~256, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~257 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~257, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~258 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~258, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~259 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~259, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~260 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~260, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~261 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~261, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~262 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~262, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~265 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~265, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~264 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~264, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~263 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~263, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~27 , u0|mm_interconnect_0|cmd_mux|src_payload~27, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~315 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~315, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~266 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~266, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~267 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~267, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~273 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~273, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~274 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~274, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~283 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~283, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~165 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~165, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~307 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~307, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~311 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~311, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~29 , u0|mm_interconnect_0|cmd_mux|src_payload~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~306 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~306, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~289 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~289, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~290 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~290, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~295 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~295, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~296 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~296, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~297 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~297, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~298 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~298, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~299 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~299, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~300 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~300, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~301 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~301, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~302 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~302, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~43 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~46 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~25 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~45 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~26 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~27 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~44 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~47 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~29 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~30 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~28 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~32 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~33 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~42 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~48 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~37 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~38 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~34 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~35 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~36 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~49 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~51 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~50 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~31 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~52 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~39 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~40 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~41 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~53 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~97 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~97, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~63 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~64 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~65 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~66 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~67 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~54 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~68 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~68, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~76 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~76, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~72 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~73 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~73, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~69 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~69, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~70 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~70, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~71 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~74 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~74, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~75 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~75, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~77 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~77, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~59 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~60 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~86 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~86, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~55 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~57 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~56 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~85 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~85, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~87 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~87, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7], logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|fpll , u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|fpll, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG , u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~15 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~92 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~92, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~93 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~93, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~31 , u0|mm_interconnect_0|cmd_mux|src_payload~31, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[31] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[31], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~91 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~91, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~94 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~94, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~88 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~88, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~89 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~89, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~90 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~90, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~78 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~78, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~95 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~95, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~14 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~30 , u0|mm_interconnect_0|cmd_mux|src_payload~30, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[30] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[30], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~79 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~79, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~80 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~80, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~81 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~81, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~82 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~82, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~83 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~83, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~58 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~61 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~62 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~28 , u0|mm_interconnect_0|cmd_mux|src_payload~28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[28] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[28], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~286 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~286, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~287 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~287, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~285 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~285, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~288 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~288, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~275 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~275, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~276 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~276, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~277 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~277, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~278 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~278, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~279 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~279, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~280 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~280, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~281 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~281, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~282 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~282, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~120 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~120, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~121 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~121, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~122 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~122, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~123 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~123, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~124 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~124, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~125 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~125, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~126 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~126, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~129 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~129, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~130 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~130, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~131 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~131, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~132 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~132, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~133 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~133, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~134 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~134, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~127 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~127, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~135 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~135, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~128 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~128, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~136 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~136, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~137 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~137, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~138 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~138, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~103 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~103, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~104 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~104, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~106 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~106, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~107 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~107, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~108 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~108, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~112 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~112, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~113 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~113, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~116 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~116, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~19 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~21 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[19] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[19], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~18 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~98 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~98, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~319 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~319, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~44 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~78 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~78, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0]~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[18] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[18], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~323 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~323, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~74 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~74, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~75 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~75, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~67 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~42 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~43 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~46 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~45 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~47 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~48 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~49 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~50 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~51 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[17] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~52 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~53 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~55 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~35 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~36 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~37 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~38 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~39 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~40 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~41 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0]~feeder , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~23 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~24 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~25 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[16] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~22 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~20 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~14 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~15 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~16 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[0], logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|counter[0].output_counter , u0|pll_capture|altera_pll_i|cyclonev_pll|counter[0].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0 , u0|pll_capture|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0, logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[1]~1 , clk_mon_sample|div_chain[1]~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[1]~feeder , clk_mon_sample|div_chain[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[1] , clk_mon_sample|div_chain[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[2]~0 , clk_mon_sample|div_chain[2]~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[2] , clk_mon_sample|div_chain[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[0] , clk_mon_sample|ctr[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[0]~0 , clk_mon_sample|ctr[0]~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[0]~feeder , clk_mon_sample|ctr[0]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[0]~DUPLICATE , clk_mon_sample|ctr[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~1 , clk_mon_sample|Add0~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[1] , clk_mon_sample|ctr[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~5 , clk_mon_sample|Add0~5, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[2] , clk_mon_sample|ctr[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~9 , clk_mon_sample|Add0~9, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[3] , clk_mon_sample|ctr[3], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~13 , clk_mon_sample|Add0~13, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[4] , clk_mon_sample|ctr[4], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~17 , clk_mon_sample|Add0~17, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[5] , clk_mon_sample|ctr[5], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~21 , clk_mon_sample|Add0~21, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[6] , clk_mon_sample|ctr[6], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~25 , clk_mon_sample|Add0~25, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[7] , clk_mon_sample|ctr[7], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~29 , clk_mon_sample|Add0~29, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[8] , clk_mon_sample|ctr[8], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~33 , clk_mon_sample|Add0~33, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[9] , clk_mon_sample|ctr[9], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~37 , clk_mon_sample|Add0~37, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[10] , clk_mon_sample|ctr[10], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~41 , clk_mon_sample|Add0~41, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[11] , clk_mon_sample|ctr[11], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~45 , clk_mon_sample|Add0~45, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[12] , clk_mon_sample|ctr[12], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~49 , clk_mon_sample|Add0~49, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[13] , clk_mon_sample|ctr[13], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~53 , clk_mon_sample|Add0~53, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[14] , clk_mon_sample|ctr[14], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~57 , clk_mon_sample|Add0~57, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[15] , clk_mon_sample|ctr[15], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~61 , clk_mon_sample|Add0~61, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[16] , clk_mon_sample|ctr[16], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~65 , clk_mon_sample|Add0~65, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[17] , clk_mon_sample|ctr[17], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~69 , clk_mon_sample|Add0~69, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[18] , clk_mon_sample|ctr[18], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~73 , clk_mon_sample|Add0~73, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[19] , clk_mon_sample|ctr[19], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~77 , clk_mon_sample|Add0~77, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[20] , clk_mon_sample|ctr[20], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~81 , clk_mon_sample|Add0~81, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[21] , clk_mon_sample|ctr[21], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~85 , clk_mon_sample|Add0~85, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[22] , clk_mon_sample|ctr[22], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~89 , clk_mon_sample|Add0~89, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[23] , clk_mon_sample|ctr[23], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~93 , clk_mon_sample|Add0~93, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[24] , clk_mon_sample|ctr[24], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~97 , clk_mon_sample|Add0~97, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[25] , clk_mon_sample|ctr[25], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~101 , clk_mon_sample|Add0~101, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[26] , clk_mon_sample|ctr[26], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~105 , clk_mon_sample|Add0~105, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[27] , clk_mon_sample|ctr[27], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~109 , clk_mon_sample|Add0~109, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[28] , clk_mon_sample|ctr[28], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~113 , clk_mon_sample|Add0~113, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[29] , clk_mon_sample|ctr[29], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~117 , clk_mon_sample|Add0~117, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[30] , clk_mon_sample|ctr[30], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~121 , clk_mon_sample|Add0~121, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[31] , clk_mon_sample|ctr[31], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[31]~feeder , clk_mon_sample|ctr_hold[31]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_req[2] , clk_mon_sample|buf_req[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_ack[0]~feeder , clk_mon_sample|buf_ack[0]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_ack[0] , clk_mon_sample|buf_ack[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_ack[1] , clk_mon_sample|buf_ack[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_ack[2] , clk_mon_sample|buf_ack[2], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~49 , clk_mon_data|Add2~49, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[0] , clk_mon_data|ref_ctr[0], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~53 , clk_mon_data|Add2~53, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[1] , clk_mon_data|ref_ctr[1], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~57 , clk_mon_data|Add2~57, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[2] , clk_mon_data|ref_ctr[2], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~37 , clk_mon_data|Add2~37, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[3] , clk_mon_data|ref_ctr[3], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~9 , clk_mon_data|Add2~9, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[4] , clk_mon_data|ref_ctr[4], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~13 , clk_mon_data|Add2~13, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[5] , clk_mon_data|ref_ctr[5], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~17 , clk_mon_data|Add2~17, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[6] , clk_mon_data|ref_ctr[6], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~25 , clk_mon_data|Add2~25, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[7] , clk_mon_data|ref_ctr[7], logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[11]~DUPLICATE , clk_mon_data|ref_ctr[11]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~1 , clk_mon_data|Add2~1, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[8] , clk_mon_data|ref_ctr[8], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~5 , clk_mon_data|Add2~5, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[9] , clk_mon_data|ref_ctr[9], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~29 , clk_mon_data|Add2~29, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[10] , clk_mon_data|ref_ctr[10], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~21 , clk_mon_data|Add2~21, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[11] , clk_mon_data|ref_ctr[11], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~1 , clk_mon_sample|Equal0~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~0 , clk_mon_sample|Equal0~0, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~33 , clk_mon_data|Add2~33, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[12] , clk_mon_data|ref_ctr[12], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~45 , clk_mon_data|Add2~45, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[13]~DUPLICATE , clk_mon_data|ref_ctr[13]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~65 , clk_mon_data|Add2~65, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[14] , clk_mon_data|ref_ctr[14], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~85 , clk_mon_data|Add2~85, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[15]~DUPLICATE , clk_mon_data|ref_ctr[15]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~125 , clk_mon_data|Add2~125, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[16] , clk_mon_data|ref_ctr[16], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~121 , clk_mon_data|Add2~121, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[17] , clk_mon_data|ref_ctr[17], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~117 , clk_mon_data|Add2~117, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[18] , clk_mon_data|ref_ctr[18], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~113 , clk_mon_data|Add2~113, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[19] , clk_mon_data|ref_ctr[19], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~81 , clk_mon_data|Add2~81, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[20] , clk_mon_data|ref_ctr[20], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~97 , clk_mon_data|Add2~97, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[21] , clk_mon_data|ref_ctr[21], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~93 , clk_mon_data|Add2~93, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[22] , clk_mon_data|ref_ctr[22], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~101 , clk_mon_data|Add2~101, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[23]~DUPLICATE , clk_mon_data|ref_ctr[23]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~105 , clk_mon_data|Add2~105, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[24] , clk_mon_data|ref_ctr[24], logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[23] , clk_mon_data|ref_ctr[23], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~109 , clk_mon_data|Add2~109, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[25] , clk_mon_data|ref_ctr[25], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~4 , clk_mon_sample|Equal0~4, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~89 , clk_mon_data|Add2~89, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[26] , clk_mon_data|ref_ctr[26], logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[16]~DUPLICATE , clk_mon_data|ref_ctr[16]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~5 , clk_mon_sample|Equal0~5, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[15] , clk_mon_data|ref_ctr[15], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~6 , clk_mon_sample|Equal0~6, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[13] , clk_mon_data|ref_ctr[13], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~61 , clk_mon_data|Add2~61, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[27] , clk_mon_data|ref_ctr[27], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~69 , clk_mon_data|Add2~69, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[28] , clk_mon_data|ref_ctr[28], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~77 , clk_mon_data|Add2~77, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[29] , clk_mon_data|ref_ctr[29], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~41 , clk_mon_data|Add2~41, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[30] , clk_mon_data|ref_ctr[30], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~2 , clk_mon_sample|Equal0~2, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~73 , clk_mon_data|Add2~73, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[31] , clk_mon_data|ref_ctr[31], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~3 , clk_mon_sample|Equal0~3, logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~7 , clk_mon_sample|Equal0~7, logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~8 , clk_mon_sample|Equal0~8, logic_analyzer, 1
instance = comp, \clk_mon_sample|req~0 , clk_mon_sample|req~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|req , clk_mon_sample|req, logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_req[0] , clk_mon_sample|buf_req[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_req[1]~feeder , clk_mon_sample|buf_req[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_req[1] , clk_mon_sample|buf_req[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[31] , clk_mon_sample|ctr_hold[31], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[31]~feeder , clk_mon_sample|ctr_prev[31]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|always4~0 , clk_mon_sample|always4~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[31] , clk_mon_sample|ctr_prev[31], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[30] , clk_mon_sample|ctr_hold[30], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[30]~feeder , clk_mon_sample|ctr_prev[30]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[30] , clk_mon_sample|ctr_prev[30], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[29]~feeder , clk_mon_sample|ctr_hold[29]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[29] , clk_mon_sample|ctr_hold[29], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[29]~feeder , clk_mon_sample|ctr_prev[29]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[29] , clk_mon_sample|ctr_prev[29], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[28] , clk_mon_sample|ctr_hold[28], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[28]~feeder , clk_mon_sample|ctr_prev[28]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[28] , clk_mon_sample|ctr_prev[28], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[27]~feeder , clk_mon_sample|ctr_hold[27]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[27] , clk_mon_sample|ctr_hold[27], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[27] , clk_mon_sample|ctr_prev[27], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[26] , clk_mon_sample|ctr_hold[26], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[26]~feeder , clk_mon_sample|ctr_prev[26]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[26] , clk_mon_sample|ctr_prev[26], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[25]~feeder , clk_mon_sample|ctr_hold[25]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[25] , clk_mon_sample|ctr_hold[25], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[25]~feeder , clk_mon_sample|ctr_prev[25]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[25] , clk_mon_sample|ctr_prev[25], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[24]~feeder , clk_mon_sample|ctr_hold[24]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[24] , clk_mon_sample|ctr_hold[24], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[24]~feeder , clk_mon_sample|ctr_prev[24]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[24] , clk_mon_sample|ctr_prev[24], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[23] , clk_mon_sample|ctr_hold[23], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[23]~feeder , clk_mon_sample|ctr_prev[23]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[23] , clk_mon_sample|ctr_prev[23], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[22] , clk_mon_sample|ctr_hold[22], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[22]~feeder , clk_mon_sample|ctr_prev[22]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[22] , clk_mon_sample|ctr_prev[22], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[21] , clk_mon_sample|ctr_hold[21], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[21] , clk_mon_sample|ctr_prev[21], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[20]~feeder , clk_mon_sample|ctr_hold[20]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[20] , clk_mon_sample|ctr_hold[20], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[20]~feeder , clk_mon_sample|ctr_prev[20]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[20] , clk_mon_sample|ctr_prev[20], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[19]~feeder , clk_mon_sample|ctr_hold[19]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[19] , clk_mon_sample|ctr_hold[19], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[19]~feeder , clk_mon_sample|ctr_prev[19]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[19] , clk_mon_sample|ctr_prev[19], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[18] , clk_mon_sample|ctr_hold[18], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[18] , clk_mon_sample|ctr_prev[18], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[17]~feeder , clk_mon_sample|ctr_hold[17]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[17]~DUPLICATE , clk_mon_sample|ctr_hold[17]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[17] , clk_mon_sample|ctr_hold[17], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[17]~feeder , clk_mon_sample|ctr_prev[17]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[17] , clk_mon_sample|ctr_prev[17], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[16]~feeder , clk_mon_sample|ctr_hold[16]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[16] , clk_mon_sample|ctr_hold[16], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[16]~feeder , clk_mon_sample|ctr_prev[16]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[16] , clk_mon_sample|ctr_prev[16], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[15] , clk_mon_sample|ctr_hold[15], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[15]~feeder , clk_mon_sample|ctr_prev[15]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[15] , clk_mon_sample|ctr_prev[15], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[14]~feeder , clk_mon_sample|ctr_hold[14]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[14]~DUPLICATE , clk_mon_sample|ctr_hold[14]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[14] , clk_mon_sample|ctr_hold[14], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[14]~feeder , clk_mon_sample|ctr_prev[14]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[14] , clk_mon_sample|ctr_prev[14], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[13]~DUPLICATE , clk_mon_sample|ctr_hold[13]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[13] , clk_mon_sample|ctr_hold[13], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[13] , clk_mon_sample|ctr_prev[13], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[12]~feeder , clk_mon_sample|ctr_hold[12]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[12] , clk_mon_sample|ctr_hold[12], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[12]~feeder , clk_mon_sample|ctr_prev[12]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[12] , clk_mon_sample|ctr_prev[12], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[11]~feeder , clk_mon_sample|ctr_hold[11]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[11] , clk_mon_sample|ctr_hold[11], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[11]~feeder , clk_mon_sample|ctr_prev[11]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[11] , clk_mon_sample|ctr_prev[11], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[10] , clk_mon_sample|ctr_hold[10], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[10] , clk_mon_sample|ctr_prev[10], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[9]~feeder , clk_mon_sample|ctr_hold[9]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[9] , clk_mon_sample|ctr_hold[9], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[9] , clk_mon_sample|ctr_prev[9], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[8]~DUPLICATE , clk_mon_sample|ctr[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[8] , clk_mon_sample|ctr_hold[8], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[8] , clk_mon_sample|ctr_prev[8], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[7]~DUPLICATE , clk_mon_sample|ctr[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[7]~feeder , clk_mon_sample|ctr_hold[7]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[7] , clk_mon_sample|ctr_hold[7], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[7] , clk_mon_sample|ctr_prev[7], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[6]~DUPLICATE , clk_mon_sample|ctr_hold[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[6] , clk_mon_sample|ctr_hold[6], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[6] , clk_mon_sample|ctr_prev[6], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[5]~DUPLICATE , clk_mon_sample|ctr[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[5] , clk_mon_sample|ctr_hold[5], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[5] , clk_mon_sample|ctr_prev[5], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[4]~feeder , clk_mon_sample|ctr_hold[4]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[4] , clk_mon_sample|ctr_hold[4], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[4]~feeder , clk_mon_sample|ctr_prev[4]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[4] , clk_mon_sample|ctr_prev[4], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[3]~DUPLICATE , clk_mon_sample|ctr[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[3] , clk_mon_sample|ctr_hold[3], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[3]~feeder , clk_mon_sample|ctr_prev[3]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[3] , clk_mon_sample|ctr_prev[3], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[2]~DUPLICATE , clk_mon_sample|ctr[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[2]~feeder , clk_mon_sample|ctr_hold[2]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[2] , clk_mon_sample|ctr_hold[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[2]~feeder , clk_mon_sample|ctr_prev[2]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[2] , clk_mon_sample|ctr_prev[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[1] , clk_mon_sample|ctr_hold[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[1]~feeder , clk_mon_sample|ctr_prev[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[1] , clk_mon_sample|ctr_prev[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[0] , clk_mon_sample|ctr_hold[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[0]~feeder , clk_mon_sample|ctr_prev[0]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[0] , clk_mon_sample|ctr_prev[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~1 , clk_mon_sample|Add1~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~5 , clk_mon_sample|Add1~5, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~9 , clk_mon_sample|Add1~9, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~13 , clk_mon_sample|Add1~13, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~17 , clk_mon_sample|Add1~17, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~21 , clk_mon_sample|Add1~21, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~25 , clk_mon_sample|Add1~25, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~29 , clk_mon_sample|Add1~29, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~33 , clk_mon_sample|Add1~33, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~37 , clk_mon_sample|Add1~37, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~41 , clk_mon_sample|Add1~41, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~45 , clk_mon_sample|Add1~45, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~49 , clk_mon_sample|Add1~49, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~53 , clk_mon_sample|Add1~53, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~57 , clk_mon_sample|Add1~57, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~61 , clk_mon_sample|Add1~61, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~65 , clk_mon_sample|Add1~65, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~69 , clk_mon_sample|Add1~69, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~73 , clk_mon_sample|Add1~73, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~77 , clk_mon_sample|Add1~77, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~81 , clk_mon_sample|Add1~81, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~85 , clk_mon_sample|Add1~85, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~89 , clk_mon_sample|Add1~89, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~93 , clk_mon_sample|Add1~93, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~97 , clk_mon_sample|Add1~97, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~101 , clk_mon_sample|Add1~101, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~105 , clk_mon_sample|Add1~105, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~109 , clk_mon_sample|Add1~109, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~113 , clk_mon_sample|Add1~113, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~117 , clk_mon_sample|Add1~117, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~121 , clk_mon_sample|Add1~121, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~125 , clk_mon_sample|Add1~125, logic_analyzer, 1
instance = comp, \clk_mon_sample|count~0 , clk_mon_sample|count~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[0]~1 , clk_mon_sample|count[0]~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[31] , clk_mon_sample|count[31], logic_analyzer, 1
instance = comp, \mm|Equal2~6 , mm|Equal2~6, logic_analyzer, 1
instance = comp, \mm|buf_req[11][0] , mm|buf_req[11][0], logic_analyzer, 1
instance = comp, \mm|buf_req[11][1] , mm|buf_req[11][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][18]~5 , mm|buf_readdata[11][18]~5, logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][31] , mm|buf_readdata[11][31], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[63]~feeder , reg_LIMIT_TRIG_SAMPLES[63]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~7 , mm|Equal2~7, logic_analyzer, 1
instance = comp, \mm|buf_req[7][0] , mm|buf_req[7][0], logic_analyzer, 1
instance = comp, \mm|buf_req[7][1] , mm|buf_req[7][1], logic_analyzer, 1
instance = comp, \mm|buf_req[7][2] , mm|buf_req[7][2], logic_analyzer, 1
instance = comp, \mm|reg_write[7] , mm|reg_write[7], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[63] , reg_LIMIT_TRIG_SAMPLES[63], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][19]~6 , mm|buf_readdata[7][19]~6, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][31] , mm|buf_readdata[7][31], logic_analyzer, 1
instance = comp, \mm|mm_readdata~96 , mm|mm_readdata~96, logic_analyzer, 1
instance = comp, \clk_mon_data|div_chain[1]~1 , clk_mon_data|div_chain[1]~1, logic_analyzer, 1
instance = comp, \clk_mon_data|div_chain[1]~feeder , clk_mon_data|div_chain[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|div_chain[1] , clk_mon_data|div_chain[1], logic_analyzer, 1
instance = comp, \clk_mon_data|div_chain[2]~0 , clk_mon_data|div_chain[2]~0, logic_analyzer, 1
instance = comp, \clk_mon_data|div_chain[2] , clk_mon_data|div_chain[2], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[0] , clk_mon_data|ctr[0], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[0]~0 , clk_mon_data|ctr[0]~0, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[0]~DUPLICATE , clk_mon_data|ctr[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~1 , clk_mon_data|Add0~1, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[1] , clk_mon_data|ctr[1], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~5 , clk_mon_data|Add0~5, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[2] , clk_mon_data|ctr[2], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~9 , clk_mon_data|Add0~9, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[3] , clk_mon_data|ctr[3], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~13 , clk_mon_data|Add0~13, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[4] , clk_mon_data|ctr[4], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~17 , clk_mon_data|Add0~17, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[5] , clk_mon_data|ctr[5], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~21 , clk_mon_data|Add0~21, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[6] , clk_mon_data|ctr[6], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~25 , clk_mon_data|Add0~25, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[7] , clk_mon_data|ctr[7], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~29 , clk_mon_data|Add0~29, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[8] , clk_mon_data|ctr[8], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~33 , clk_mon_data|Add0~33, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[9] , clk_mon_data|ctr[9], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~37 , clk_mon_data|Add0~37, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[10] , clk_mon_data|ctr[10], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~41 , clk_mon_data|Add0~41, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[11] , clk_mon_data|ctr[11], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~45 , clk_mon_data|Add0~45, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[12] , clk_mon_data|ctr[12], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~49 , clk_mon_data|Add0~49, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[13] , clk_mon_data|ctr[13], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~53 , clk_mon_data|Add0~53, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[14] , clk_mon_data|ctr[14], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~57 , clk_mon_data|Add0~57, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[15] , clk_mon_data|ctr[15], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~61 , clk_mon_data|Add0~61, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[16] , clk_mon_data|ctr[16], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~65 , clk_mon_data|Add0~65, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[17] , clk_mon_data|ctr[17], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~69 , clk_mon_data|Add0~69, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[18]~feeder , clk_mon_data|ctr[18]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[18] , clk_mon_data|ctr[18], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~73 , clk_mon_data|Add0~73, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[19] , clk_mon_data|ctr[19], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~77 , clk_mon_data|Add0~77, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[20] , clk_mon_data|ctr[20], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~81 , clk_mon_data|Add0~81, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[21] , clk_mon_data|ctr[21], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~85 , clk_mon_data|Add0~85, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[22] , clk_mon_data|ctr[22], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~89 , clk_mon_data|Add0~89, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[23] , clk_mon_data|ctr[23], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~93 , clk_mon_data|Add0~93, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[24] , clk_mon_data|ctr[24], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~97 , clk_mon_data|Add0~97, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[25] , clk_mon_data|ctr[25], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~101 , clk_mon_data|Add0~101, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[26] , clk_mon_data|ctr[26], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~105 , clk_mon_data|Add0~105, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[27] , clk_mon_data|ctr[27], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~109 , clk_mon_data|Add0~109, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[28] , clk_mon_data|ctr[28], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~113 , clk_mon_data|Add0~113, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[29] , clk_mon_data|ctr[29], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~117 , clk_mon_data|Add0~117, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[30] , clk_mon_data|ctr[30], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~121 , clk_mon_data|Add0~121, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[31] , clk_mon_data|ctr[31], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[31]~feeder , clk_mon_data|ctr_hold[31]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|buf_req[2] , clk_mon_data|buf_req[2], logic_analyzer, 1
instance = comp, \clk_mon_data|buf_ack[0] , clk_mon_data|buf_ack[0], logic_analyzer, 1
instance = comp, \clk_mon_data|buf_ack[1] , clk_mon_data|buf_ack[1], logic_analyzer, 1
instance = comp, \clk_mon_data|buf_ack[2] , clk_mon_data|buf_ack[2], logic_analyzer, 1
instance = comp, \clk_mon_data|req~DUPLICATE , clk_mon_data|req~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|req~0 , clk_mon_data|req~0, logic_analyzer, 1
instance = comp, \clk_mon_data|req , clk_mon_data|req, logic_analyzer, 1
instance = comp, \clk_mon_data|buf_req[0] , clk_mon_data|buf_req[0], logic_analyzer, 1
instance = comp, \clk_mon_data|buf_req[1]~feeder , clk_mon_data|buf_req[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|buf_req[1] , clk_mon_data|buf_req[1], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[31] , clk_mon_data|ctr_hold[31], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[31]~feeder , clk_mon_data|ctr_prev[31]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|always4~0 , clk_mon_data|always4~0, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[31] , clk_mon_data|ctr_prev[31], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[30]~feeder , clk_mon_data|ctr_hold[30]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[30] , clk_mon_data|ctr_hold[30], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[30]~feeder , clk_mon_data|ctr_prev[30]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[30] , clk_mon_data|ctr_prev[30], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[29]~feeder , clk_mon_data|ctr_hold[29]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[29] , clk_mon_data|ctr_hold[29], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[29]~feeder , clk_mon_data|ctr_prev[29]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[29] , clk_mon_data|ctr_prev[29], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[28] , clk_mon_data|ctr_hold[28], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[28]~feeder , clk_mon_data|ctr_prev[28]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[28] , clk_mon_data|ctr_prev[28], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[27] , clk_mon_data|ctr_hold[27], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[27]~feeder , clk_mon_data|ctr_prev[27]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[27] , clk_mon_data|ctr_prev[27], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[26]~feeder , clk_mon_data|ctr_hold[26]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[26] , clk_mon_data|ctr_hold[26], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[26] , clk_mon_data|ctr_prev[26], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[25]~feeder , clk_mon_data|ctr_hold[25]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[25] , clk_mon_data|ctr_hold[25], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[25]~feeder , clk_mon_data|ctr_prev[25]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[25] , clk_mon_data|ctr_prev[25], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[24] , clk_mon_data|ctr_hold[24], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[24] , clk_mon_data|ctr_prev[24], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[23]~feeder , clk_mon_data|ctr_hold[23]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[23] , clk_mon_data|ctr_hold[23], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[23]~feeder , clk_mon_data|ctr_prev[23]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[23] , clk_mon_data|ctr_prev[23], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[22] , clk_mon_data|ctr_hold[22], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[22]~feeder , clk_mon_data|ctr_prev[22]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[22] , clk_mon_data|ctr_prev[22], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[21] , clk_mon_data|ctr_hold[21], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[21]~feeder , clk_mon_data|ctr_prev[21]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[21] , clk_mon_data|ctr_prev[21], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[20]~feeder , clk_mon_data|ctr_hold[20]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[20] , clk_mon_data|ctr_hold[20], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[20]~feeder , clk_mon_data|ctr_prev[20]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[20] , clk_mon_data|ctr_prev[20], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[19] , clk_mon_data|ctr_hold[19], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[19] , clk_mon_data|ctr_prev[19], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[18]~feeder , clk_mon_data|ctr_hold[18]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[18] , clk_mon_data|ctr_hold[18], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[18]~feeder , clk_mon_data|ctr_prev[18]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[18] , clk_mon_data|ctr_prev[18], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[17]~feeder , clk_mon_data|ctr_hold[17]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[17] , clk_mon_data|ctr_hold[17], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[17]~feeder , clk_mon_data|ctr_prev[17]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[17] , clk_mon_data|ctr_prev[17], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[16]~feeder , clk_mon_data|ctr_hold[16]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[16] , clk_mon_data|ctr_hold[16], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[16] , clk_mon_data|ctr_prev[16], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[15] , clk_mon_data|ctr_hold[15], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[15] , clk_mon_data|ctr_prev[15], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[14] , clk_mon_data|ctr_hold[14], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[14] , clk_mon_data|ctr_prev[14], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[13]~feeder , clk_mon_data|ctr_hold[13]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[13] , clk_mon_data|ctr_hold[13], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[13] , clk_mon_data|ctr_prev[13], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[12] , clk_mon_data|ctr_hold[12], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[12]~feeder , clk_mon_data|ctr_prev[12]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[12] , clk_mon_data|ctr_prev[12], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[11]~feeder , clk_mon_data|ctr_hold[11]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[11] , clk_mon_data|ctr_hold[11], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[11]~feeder , clk_mon_data|ctr_prev[11]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[11] , clk_mon_data|ctr_prev[11], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[10]~feeder , clk_mon_data|ctr_hold[10]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[10] , clk_mon_data|ctr_hold[10], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[10]~feeder , clk_mon_data|ctr_prev[10]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[10] , clk_mon_data|ctr_prev[10], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[9] , clk_mon_data|ctr_hold[9], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[9]~feeder , clk_mon_data|ctr_prev[9]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[9] , clk_mon_data|ctr_prev[9], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[8] , clk_mon_data|ctr_hold[8], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[8] , clk_mon_data|ctr_prev[8], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[7]~feeder , clk_mon_data|ctr_hold[7]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[7] , clk_mon_data|ctr_hold[7], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[7]~feeder , clk_mon_data|ctr_prev[7]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[7] , clk_mon_data|ctr_prev[7], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[6] , clk_mon_data|ctr_hold[6], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[6]~feeder , clk_mon_data|ctr_prev[6]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[6] , clk_mon_data|ctr_prev[6], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[5] , clk_mon_data|ctr_hold[5], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[5]~feeder , clk_mon_data|ctr_prev[5]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[5] , clk_mon_data|ctr_prev[5], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[4]~feeder , clk_mon_data|ctr_hold[4]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[4] , clk_mon_data|ctr_hold[4], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[4] , clk_mon_data|ctr_prev[4], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[3] , clk_mon_data|ctr_hold[3], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[3] , clk_mon_data|ctr_prev[3], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[2]~feeder , clk_mon_data|ctr_hold[2]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[2] , clk_mon_data|ctr_hold[2], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[2] , clk_mon_data|ctr_prev[2], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[1]~feeder , clk_mon_data|ctr_hold[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[1] , clk_mon_data|ctr_hold[1], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[1] , clk_mon_data|ctr_prev[1], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[0] , clk_mon_data|ctr_hold[0], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[0]~feeder , clk_mon_data|ctr_prev[0]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[0] , clk_mon_data|ctr_prev[0], logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~1 , clk_mon_data|Add1~1, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~5 , clk_mon_data|Add1~5, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~9 , clk_mon_data|Add1~9, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~13 , clk_mon_data|Add1~13, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~17 , clk_mon_data|Add1~17, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~21 , clk_mon_data|Add1~21, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~25 , clk_mon_data|Add1~25, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~29 , clk_mon_data|Add1~29, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~33 , clk_mon_data|Add1~33, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~37 , clk_mon_data|Add1~37, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~41 , clk_mon_data|Add1~41, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~45 , clk_mon_data|Add1~45, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~49 , clk_mon_data|Add1~49, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~53 , clk_mon_data|Add1~53, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~57 , clk_mon_data|Add1~57, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~61 , clk_mon_data|Add1~61, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~65 , clk_mon_data|Add1~65, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~69 , clk_mon_data|Add1~69, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~73 , clk_mon_data|Add1~73, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~77 , clk_mon_data|Add1~77, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~81 , clk_mon_data|Add1~81, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~85 , clk_mon_data|Add1~85, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~89 , clk_mon_data|Add1~89, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~93 , clk_mon_data|Add1~93, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~97 , clk_mon_data|Add1~97, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~101 , clk_mon_data|Add1~101, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~105 , clk_mon_data|Add1~105, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~109 , clk_mon_data|Add1~109, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~113 , clk_mon_data|Add1~113, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~117 , clk_mon_data|Add1~117, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~121 , clk_mon_data|Add1~121, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~125 , clk_mon_data|Add1~125, logic_analyzer, 1
instance = comp, \clk_mon_data|count~0 , clk_mon_data|count~0, logic_analyzer, 1
instance = comp, \clk_mon_data|count[0]~1 , clk_mon_data|count[0]~1, logic_analyzer, 1
instance = comp, \clk_mon_data|count[31] , clk_mon_data|count[31], logic_analyzer, 1
instance = comp, \mm|Equal2~5 , mm|Equal2~5, logic_analyzer, 1
instance = comp, \mm|buf_req[12][0] , mm|buf_req[12][0], logic_analyzer, 1
instance = comp, \mm|buf_req[12][1] , mm|buf_req[12][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][18]~4 , mm|buf_readdata[12][18]~4, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][31] , mm|buf_readdata[12][31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][19]~1 , mm|buf_readdata[0][19]~1, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][31] , mm|buf_readdata[0][31], logic_analyzer, 1
instance = comp, \Add1~1 , Add1~1, logic_analyzer, 1
instance = comp, \reg_CTRL[26]~feeder , reg_CTRL[26]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[26] , reg_CTRL[26], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 , u0|mm_interconnect_0|cmd_mux_001|src_payload~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], logic_analyzer, 1
instance = comp, \mm|reg_writedata[18] , mm|reg_writedata[18], logic_analyzer, 1
instance = comp, \reg_CTRL[18] , reg_CTRL[18], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 , u0|mm_interconnect_0|cmd_mux_001|src_payload~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], logic_analyzer, 1
instance = comp, \mm|reg_writedata[17] , mm|reg_writedata[17], logic_analyzer, 1
instance = comp, \reg_CTRL[17] , reg_CTRL[17], logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[0]~4 , channel_mapper|valid_ctr[0]~4, logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[0] , channel_mapper|valid_ctr[0], logic_analyzer, 1
instance = comp, \reg_CTRL[16] , reg_CTRL[16], logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[1]~3 , channel_mapper|valid_ctr[1]~3, logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[1] , channel_mapper|valid_ctr[1], logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[2]~0 , channel_mapper|valid_ctr[2]~0, logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[2] , channel_mapper|valid_ctr[2], logic_analyzer, 1
instance = comp, \channel_mapper|Equal3~0 , channel_mapper|Equal3~0, logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[3]~1 , channel_mapper|valid_ctr[3]~1, logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[3] , channel_mapper|valid_ctr[3], logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[4]~2 , channel_mapper|valid_ctr[4]~2, logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[4] , channel_mapper|valid_ctr[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux248~0 , channel_mapper|Mux248~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux248~1 , channel_mapper|Mux248~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_valid~DUPLICATE , channel_mapper|out_valid~DUPLICATE, logic_analyzer, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[0]~feeder , frontend|sr_gen_loop[1].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \reset_frontend|bufs[0]~feeder , reset_frontend|bufs[0]~feeder, logic_analyzer, 1
instance = comp, \reset_frontend|bufs[0] , reset_frontend|bufs[0], logic_analyzer, 1
instance = comp, \reset_frontend|bufs[1] , reset_frontend|bufs[1], logic_analyzer, 1
instance = comp, \reset_frontend|bufs[2] , reset_frontend|bufs[2], logic_analyzer, 1
instance = comp, \reset_frontend|rst_out~0 , reset_frontend|rst_out~0, logic_analyzer, 1
instance = comp, \reset_frontend|rst_out , reset_frontend|rst_out, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[0] , frontend|sr_gen_loop[1].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[1] , frontend|sr_gen_loop[1].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[2]~feeder , frontend|sr_gen_loop[1].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[2] , frontend|sr_gen_loop[1].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[3] , frontend|sr_gen_loop[1].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[4] , frontend|sr_gen_loop[1].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[5]~feeder , frontend|sr_gen_loop[1].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[5] , frontend|sr_gen_loop[1].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[1].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[6]~feeder , frontend|sr_gen_loop[1].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[6] , frontend|sr_gen_loop[1].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[14]~feeder , channel_mapper|out_data[14]~feeder, logic_analyzer, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[0] , frontend|sr_gen_loop[0].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[1] , frontend|sr_gen_loop[0].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[2]~feeder , frontend|sr_gen_loop[0].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[2] , frontend|sr_gen_loop[0].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[3] , frontend|sr_gen_loop[0].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[4]~feeder , frontend|sr_gen_loop[0].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[0].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[5]~feeder , frontend|sr_gen_loop[0].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[5] , frontend|sr_gen_loop[0].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[0].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[6]~feeder , frontend|sr_gen_loop[0].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[6] , frontend|sr_gen_loop[0].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|Decoder0~0 , channel_mapper|Decoder0~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[6] , channel_mapper|out_data[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[10]~0 , channel_mapper|out_data[10]~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[14] , channel_mapper|out_data[14], logic_analyzer, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[0] , frontend|sr_gen_loop[3].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[1]~feeder , frontend|sr_gen_loop[3].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[3].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[2] , frontend|sr_gen_loop[3].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[3]~feeder , frontend|sr_gen_loop[3].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[3] , frontend|sr_gen_loop[3].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[4]~feeder , frontend|sr_gen_loop[3].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[4] , frontend|sr_gen_loop[3].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[5] , frontend|sr_gen_loop[3].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[3].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[6] , frontend|sr_gen_loop[3].sr|out[6], logic_analyzer, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[0]~feeder , frontend|sr_gen_loop[2].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[0] , frontend|sr_gen_loop[2].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[1] , frontend|sr_gen_loop[2].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[2]~feeder , frontend|sr_gen_loop[2].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[2] , frontend|sr_gen_loop[2].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[3]~feeder , frontend|sr_gen_loop[2].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[3] , frontend|sr_gen_loop[2].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[4]~feeder , frontend|sr_gen_loop[2].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[2].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[5] , frontend|sr_gen_loop[2].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[6]~feeder , frontend|sr_gen_loop[2].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[6] , frontend|sr_gen_loop[2].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[6] , frontend|sr_gen_loop[2].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|Mux233~0 , channel_mapper|Mux233~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[22] , channel_mapper|out_data[22], logic_analyzer, 1
instance = comp, \channel_mapper|Mux225~0 , channel_mapper|Mux225~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[30] , channel_mapper|out_data[30], logic_analyzer, 1
instance = comp, \reset_compressor|bufs[0]~feeder , reset_compressor|bufs[0]~feeder, logic_analyzer, 1
instance = comp, \comb~3 , comb~3, logic_analyzer, 1
instance = comp, \reset_compressor|bufs[0] , reset_compressor|bufs[0], logic_analyzer, 1
instance = comp, \reset_compressor|bufs[1]~feeder , reset_compressor|bufs[1]~feeder, logic_analyzer, 1
instance = comp, \reset_compressor|bufs[1] , reset_compressor|bufs[1], logic_analyzer, 1
instance = comp, \reset_compressor|bufs[2] , reset_compressor|bufs[2], logic_analyzer, 1
instance = comp, \reset_compressor|rst_out~0 , reset_compressor|rst_out~0, logic_analyzer, 1
instance = comp, \reset_compressor|rst_out , reset_compressor|rst_out, logic_analyzer, 1
instance = comp, \channel_mapper|out_valid , channel_mapper|out_valid, logic_analyzer, 1
instance = comp, \comb~2 , comb~2, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[30] , compressor|prev_wr_data[30], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[57]~2 , channel_mapper|out_data[57]~2, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[3]~feeder , frontend|sr_gen_loop[2].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[3] , frontend|sr_gen_loop[2].sr|out[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[0].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[3]~feeder , frontend|sr_gen_loop[0].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[3] , frontend|sr_gen_loop[0].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[3] , channel_mapper|out_data[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[3]~feeder , frontend|sr_gen_loop[1].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[3] , frontend|sr_gen_loop[1].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[11]~feeder , channel_mapper|out_data[11]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[11] , channel_mapper|out_data[11], logic_analyzer, 1
instance = comp, \channel_mapper|Mux236~0 , channel_mapper|Mux236~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[19]~DUPLICATE , channel_mapper|out_data[19]~DUPLICATE, logic_analyzer, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[0] , frontend|sr_gen_loop[4].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[1] , frontend|sr_gen_loop[4].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[2]~feeder , frontend|sr_gen_loop[4].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[2] , frontend|sr_gen_loop[4].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[3]~feeder , frontend|sr_gen_loop[4].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[3] , frontend|sr_gen_loop[4].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[3] , frontend|sr_gen_loop[4].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[57]~1 , channel_mapper|out_data[57]~1, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[3]~feeder , frontend|sr_gen_loop[3].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[3] , frontend|sr_gen_loop[3].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[19] , channel_mapper|out_data[19], logic_analyzer, 1
instance = comp, \channel_mapper|Mux228~0 , channel_mapper|Mux228~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[27] , channel_mapper|out_data[27], logic_analyzer, 1
instance = comp, \channel_mapper|Mux220~0 , channel_mapper|Mux220~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[35] , channel_mapper|out_data[35], logic_analyzer, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[0] , frontend|sr_gen_loop[5].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[1] , frontend|sr_gen_loop[5].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[2] , frontend|sr_gen_loop[5].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[3]~feeder , frontend|sr_gen_loop[5].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[3] , frontend|sr_gen_loop[5].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[3] , frontend|sr_gen_loop[5].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux212~0 , channel_mapper|Mux212~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[43] , channel_mapper|out_data[43], logic_analyzer, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[0] , frontend|sr_gen_loop[6].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[1]~feeder , frontend|sr_gen_loop[6].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[1] , frontend|sr_gen_loop[6].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[2]~feeder , frontend|sr_gen_loop[6].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[2] , frontend|sr_gen_loop[6].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[3]~feeder , frontend|sr_gen_loop[6].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[3] , frontend|sr_gen_loop[6].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[3] , frontend|sr_gen_loop[6].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux204~0 , channel_mapper|Mux204~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[51] , channel_mapper|out_data[51], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[51]~feeder , compressor|prev_wr_data[51]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[51] , compressor|prev_wr_data[51], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[1].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[5]~feeder , frontend|sr_gen_loop[1].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[5] , frontend|sr_gen_loop[1].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[13]~feeder , channel_mapper|out_data[13]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[5]~feeder , frontend|sr_gen_loop[0].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[5] , frontend|sr_gen_loop[0].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[5] , channel_mapper|out_data[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[13] , channel_mapper|out_data[13], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[2].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[5]~feeder , frontend|sr_gen_loop[2].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[5] , frontend|sr_gen_loop[2].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux234~0 , channel_mapper|Mux234~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[21] , channel_mapper|out_data[21], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[5]~feeder , frontend|sr_gen_loop[3].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[5] , frontend|sr_gen_loop[3].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux226~0 , channel_mapper|Mux226~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[29]~DUPLICATE , channel_mapper|out_data[29]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[29] , compressor|prev_wr_data[29], logic_analyzer, 1
instance = comp, \compressor|Equal0~51 , compressor|Equal0~51, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[2] , frontend|sr_gen_loop[0].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[2]~feeder , channel_mapper|out_data[2]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[2]~DUPLICATE , channel_mapper|out_data[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[2]~feeder , compressor|prev_wr_data[2]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[2] , compressor|prev_wr_data[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[0] , frontend|sr_gen_loop[0].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[0]~feeder , channel_mapper|out_data[0]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[0]~DUPLICATE , channel_mapper|out_data[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[0] , compressor|prev_wr_data[0], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[5]~DUPLICATE , compressor|prev_wr_data[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Equal0~53 , compressor|Equal0~53, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[27] , compressor|prev_wr_data[27], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[14] , compressor|prev_wr_data[14], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[1]~feeder , frontend|sr_gen_loop[0].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[1] , frontend|sr_gen_loop[0].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[1] , channel_mapper|out_data[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[1].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[1]~feeder , frontend|sr_gen_loop[1].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[1] , frontend|sr_gen_loop[1].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[9]~feeder , channel_mapper|out_data[9]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[1]~DUPLICATE , channel_mapper|out_data[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[9] , channel_mapper|out_data[9], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[2].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[1]~feeder , frontend|sr_gen_loop[2].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[1] , frontend|sr_gen_loop[2].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux238~0 , channel_mapper|Mux238~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[17] , channel_mapper|out_data[17], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[1] , frontend|sr_gen_loop[3].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[1]~feeder , frontend|sr_gen_loop[3].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[1] , frontend|sr_gen_loop[3].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux230~0 , channel_mapper|Mux230~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[25] , channel_mapper|out_data[25], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[25] , compressor|prev_wr_data[25], logic_analyzer, 1
instance = comp, \compressor|Equal0~52 , compressor|Equal0~52, logic_analyzer, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[0]~feeder , frontend|sr_gen_loop[7].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[0] , frontend|sr_gen_loop[7].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[1]~feeder , frontend|sr_gen_loop[7].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[1] , frontend|sr_gen_loop[7].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[1]~feeder , frontend|sr_gen_loop[7].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[1] , frontend|sr_gen_loop[7].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[17]~DUPLICATE , channel_mapper|out_data[17]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[1]~feeder , frontend|sr_gen_loop[4].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[1] , frontend|sr_gen_loop[4].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux222~0 , channel_mapper|Mux222~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[33]~DUPLICATE , channel_mapper|out_data[33]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[1]~feeder , frontend|sr_gen_loop[5].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[1] , frontend|sr_gen_loop[5].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[33] , channel_mapper|out_data[33], logic_analyzer, 1
instance = comp, \channel_mapper|Mux214~0 , channel_mapper|Mux214~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[41] , channel_mapper|out_data[41], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[1] , frontend|sr_gen_loop[6].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux206~0 , channel_mapper|Mux206~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[49]~DUPLICATE , channel_mapper|out_data[49]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux198~0 , channel_mapper|Mux198~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[57]~DUPLICATE , channel_mapper|out_data[57]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[57]~feeder , compressor|prev_wr_data[57]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[57]~DUPLICATE , compressor|prev_wr_data[57]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[4]~feeder , frontend|sr_gen_loop[6].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[4] , frontend|sr_gen_loop[6].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[5] , frontend|sr_gen_loop[6].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[5]~feeder , frontend|sr_gen_loop[6].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[5] , frontend|sr_gen_loop[6].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[29] , channel_mapper|out_data[29], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[4] , frontend|sr_gen_loop[4].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[5]~feeder , frontend|sr_gen_loop[4].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[5] , frontend|sr_gen_loop[4].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[5]~feeder , frontend|sr_gen_loop[4].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[5] , frontend|sr_gen_loop[4].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[21]~DUPLICATE , channel_mapper|out_data[21]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux218~0 , channel_mapper|Mux218~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[37] , channel_mapper|out_data[37], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[5].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[4] , frontend|sr_gen_loop[5].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[5]~feeder , frontend|sr_gen_loop[5].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[5] , frontend|sr_gen_loop[5].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[5]~feeder , frontend|sr_gen_loop[5].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[5] , frontend|sr_gen_loop[5].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux210~0 , channel_mapper|Mux210~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[45] , channel_mapper|out_data[45], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[37]~DUPLICATE , channel_mapper|out_data[37]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux202~0 , channel_mapper|Mux202~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[53] , channel_mapper|out_data[53], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[53] , compressor|prev_wr_data[53], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[6] , frontend|sr_gen_loop[0].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[7]~feeder , frontend|sr_gen_loop[0].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[7] , frontend|sr_gen_loop[0].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[7]~feeder , frontend|sr_gen_loop[0].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[7] , frontend|sr_gen_loop[0].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[7] , channel_mapper|out_data[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[6] , frontend|sr_gen_loop[1].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[7]~feeder , frontend|sr_gen_loop[1].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|shift[7] , frontend|sr_gen_loop[1].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[7]~feeder , frontend|sr_gen_loop[1].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[7] , frontend|sr_gen_loop[1].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[15]~feeder , channel_mapper|out_data[15]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[15] , channel_mapper|out_data[15], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[7]~feeder , frontend|sr_gen_loop[2].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[7] , frontend|sr_gen_loop[2].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[7]~feeder , frontend|sr_gen_loop[2].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[7] , frontend|sr_gen_loop[2].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux232~0 , channel_mapper|Mux232~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[23]~DUPLICATE , channel_mapper|out_data[23]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[6] , frontend|sr_gen_loop[3].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[7]~feeder , frontend|sr_gen_loop[3].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[7] , frontend|sr_gen_loop[3].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[7]~feeder , frontend|sr_gen_loop[3].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[7] , frontend|sr_gen_loop[3].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux224~0 , channel_mapper|Mux224~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[31] , channel_mapper|out_data[31], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[6] , frontend|sr_gen_loop[4].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|shift[7] , frontend|sr_gen_loop[4].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[7]~feeder , frontend|sr_gen_loop[4].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[7] , frontend|sr_gen_loop[4].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[23] , channel_mapper|out_data[23], logic_analyzer, 1
instance = comp, \channel_mapper|Mux216~0 , channel_mapper|Mux216~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[39] , channel_mapper|out_data[39], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[6] , frontend|sr_gen_loop[5].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|shift[7] , frontend|sr_gen_loop[5].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[7] , frontend|sr_gen_loop[5].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux208~0 , channel_mapper|Mux208~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[47] , channel_mapper|out_data[47], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[6]~feeder , frontend|sr_gen_loop[6].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[6] , frontend|sr_gen_loop[6].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[7]~feeder , frontend|sr_gen_loop[6].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|shift[7] , frontend|sr_gen_loop[6].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[7] , frontend|sr_gen_loop[6].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux200~0 , channel_mapper|Mux200~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[55] , channel_mapper|out_data[55], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[55]~feeder , compressor|prev_wr_data[55]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[55] , compressor|prev_wr_data[55], logic_analyzer, 1
instance = comp, \compressor|Equal0~50 , compressor|Equal0~50, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[6]~DUPLICATE , channel_mapper|out_data[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[6] , compressor|prev_wr_data[6], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[13] , compressor|prev_wr_data[13], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[11] , compressor|prev_wr_data[11], logic_analyzer, 1
instance = comp, \compressor|Equal0~54 , compressor|Equal0~54, logic_analyzer, 1
instance = comp, \compressor|Equal0~55 , compressor|Equal0~55, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[49] , channel_mapper|out_data[49], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[57] , channel_mapper|out_data[57], logic_analyzer, 1
instance = comp, \channel_mapper|Mux190~0 , channel_mapper|Mux190~0, logic_analyzer, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[0] , frontend|sr_gen_loop[8].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[1]~feeder , frontend|sr_gen_loop[8].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[1] , frontend|sr_gen_loop[8].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[1]~feeder , frontend|sr_gen_loop[8].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[1] , frontend|sr_gen_loop[8].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[65] , channel_mapper|out_data[65], logic_analyzer, 1
instance = comp, \channel_mapper|Mux182~0 , channel_mapper|Mux182~0, logic_analyzer, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[0] , frontend|sr_gen_loop[9].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[9].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[1]~feeder , frontend|sr_gen_loop[9].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[1] , frontend|sr_gen_loop[9].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[73]~DUPLICATE , channel_mapper|out_data[73]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux174~0 , channel_mapper|Mux174~0, logic_analyzer, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[0]~feeder , frontend|sr_gen_loop[10].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[0] , frontend|sr_gen_loop[10].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[1] , frontend|sr_gen_loop[10].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[1] , frontend|sr_gen_loop[10].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[81]~DUPLICATE , channel_mapper|out_data[81]~DUPLICATE, logic_analyzer, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[0] , frontend|sr_gen_loop[26].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[1]~feeder , frontend|sr_gen_loop[26].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[26].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[1] , frontend|sr_gen_loop[26].sr|out[1], logic_analyzer, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[0] , frontend|sr_gen_loop[24].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[1]~feeder , frontend|sr_gen_loop[24].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[1] , frontend|sr_gen_loop[24].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[1]~feeder , frontend|sr_gen_loop[24].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[1] , frontend|sr_gen_loop[24].sr|out[1], logic_analyzer, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[0]~feeder , frontend|sr_gen_loop[22].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[0] , frontend|sr_gen_loop[22].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[1]~feeder , frontend|sr_gen_loop[22].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[22].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[1] , frontend|sr_gen_loop[22].sr|out[1], logic_analyzer, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[0] , frontend|sr_gen_loop[21].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[1]~feeder , frontend|sr_gen_loop[21].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[1] , frontend|sr_gen_loop[21].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[1]~feeder , frontend|sr_gen_loop[21].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[1] , frontend|sr_gen_loop[21].sr|out[1], logic_analyzer, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[0]~feeder , frontend|sr_gen_loop[17].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[0] , frontend|sr_gen_loop[17].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[1]~feeder , frontend|sr_gen_loop[17].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[1] , frontend|sr_gen_loop[17].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[1] , frontend|sr_gen_loop[17].sr|out[1], logic_analyzer, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[0] , frontend|sr_gen_loop[16].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[1]~feeder , frontend|sr_gen_loop[16].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[1] , frontend|sr_gen_loop[16].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[1] , frontend|sr_gen_loop[16].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux166~0 , channel_mapper|Mux166~0, logic_analyzer, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[0] , frontend|sr_gen_loop[11].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[1] , frontend|sr_gen_loop[11].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[1]~feeder , frontend|sr_gen_loop[11].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[1] , frontend|sr_gen_loop[11].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[89] , channel_mapper|out_data[89], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[65]~DUPLICATE , channel_mapper|out_data[65]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux158~0 , channel_mapper|Mux158~0, logic_analyzer, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[0]~feeder , frontend|sr_gen_loop[12].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[0] , frontend|sr_gen_loop[12].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[1]~feeder , frontend|sr_gen_loop[12].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[12].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[1]~feeder , frontend|sr_gen_loop[12].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[1] , frontend|sr_gen_loop[12].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[97] , channel_mapper|out_data[97], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[73] , channel_mapper|out_data[73], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[89]~DUPLICATE , channel_mapper|out_data[89]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux150~0 , channel_mapper|Mux150~0, logic_analyzer, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[0]~feeder , frontend|sr_gen_loop[13].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[0] , frontend|sr_gen_loop[13].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[1] , frontend|sr_gen_loop[13].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[1] , frontend|sr_gen_loop[13].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[105] , channel_mapper|out_data[105], logic_analyzer, 1
instance = comp, \channel_mapper|Mux142~0 , channel_mapper|Mux142~0, logic_analyzer, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[0]~feeder , frontend|sr_gen_loop[14].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[0] , frontend|sr_gen_loop[14].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[1] , frontend|sr_gen_loop[14].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[1]~feeder , frontend|sr_gen_loop[14].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[1] , frontend|sr_gen_loop[14].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[113]~DUPLICATE , channel_mapper|out_data[113]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[113] , channel_mapper|out_data[113], logic_analyzer, 1
instance = comp, \channel_mapper|Mux134~0 , channel_mapper|Mux134~0, logic_analyzer, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[0]~feeder , frontend|sr_gen_loop[15].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[0] , frontend|sr_gen_loop[15].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[1]~feeder , frontend|sr_gen_loop[15].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[15].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[1]~feeder , frontend|sr_gen_loop[15].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[1] , frontend|sr_gen_loop[15].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[121]~DUPLICATE , channel_mapper|out_data[121]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[97]~DUPLICATE , channel_mapper|out_data[97]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux126~0 , channel_mapper|Mux126~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux126~1 , channel_mapper|Mux126~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[129] , channel_mapper|out_data[129], logic_analyzer, 1
instance = comp, \channel_mapper|Mux118~0 , channel_mapper|Mux118~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux118~1 , channel_mapper|Mux118~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[137] , channel_mapper|out_data[137], logic_analyzer, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[0] , frontend|sr_gen_loop[19].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[1]~feeder , frontend|sr_gen_loop[19].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[1] , frontend|sr_gen_loop[19].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[1] , frontend|sr_gen_loop[19].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[121] , channel_mapper|out_data[121], logic_analyzer, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[0] , frontend|sr_gen_loop[18].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[1] , frontend|sr_gen_loop[18].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[1] , frontend|sr_gen_loop[18].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[81] , channel_mapper|out_data[81], logic_analyzer, 1
instance = comp, \channel_mapper|Mux110~0 , channel_mapper|Mux110~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux110~1 , channel_mapper|Mux110~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[145] , channel_mapper|out_data[145], logic_analyzer, 1
instance = comp, \channel_mapper|Mux102~0 , channel_mapper|Mux102~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux102~1 , channel_mapper|Mux102~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[153] , channel_mapper|out_data[153], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[129]~DUPLICATE , channel_mapper|out_data[129]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux94~0 , channel_mapper|Mux94~0, logic_analyzer, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[0] , frontend|sr_gen_loop[20].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[1]~feeder , frontend|sr_gen_loop[20].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[1] , frontend|sr_gen_loop[20].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[1]~feeder , frontend|sr_gen_loop[20].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[1] , frontend|sr_gen_loop[20].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux94~1 , channel_mapper|Mux94~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[161]~feeder , channel_mapper|out_data[161]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[161] , channel_mapper|out_data[161], logic_analyzer, 1
instance = comp, \channel_mapper|Mux86~0 , channel_mapper|Mux86~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux86~1 , channel_mapper|Mux86~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[169] , channel_mapper|out_data[169], logic_analyzer, 1
instance = comp, \channel_mapper|Mux78~0 , channel_mapper|Mux78~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux78~1 , channel_mapper|Mux78~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[177]~DUPLICATE , channel_mapper|out_data[177]~DUPLICATE, logic_analyzer, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[0]~feeder , frontend|sr_gen_loop[23].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[0] , frontend|sr_gen_loop[23].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[1]~feeder , frontend|sr_gen_loop[23].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[1] , frontend|sr_gen_loop[23].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[1] , frontend|sr_gen_loop[23].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux70~0 , channel_mapper|Mux70~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux70~1 , channel_mapper|Mux70~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[185] , channel_mapper|out_data[185], logic_analyzer, 1
instance = comp, \channel_mapper|Mux62~0 , channel_mapper|Mux62~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux62~1 , channel_mapper|Mux62~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[193] , channel_mapper|out_data[193], logic_analyzer, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[0] , frontend|sr_gen_loop[25].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[1]~feeder , frontend|sr_gen_loop[25].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[25].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[1]~feeder , frontend|sr_gen_loop[25].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[1] , frontend|sr_gen_loop[25].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux54~0 , channel_mapper|Mux54~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux54~1 , channel_mapper|Mux54~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[201] , channel_mapper|out_data[201], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[177] , channel_mapper|out_data[177], logic_analyzer, 1
instance = comp, \channel_mapper|Mux46~0 , channel_mapper|Mux46~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux46~1 , channel_mapper|Mux46~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[209] , channel_mapper|out_data[209], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[1] , frontend|sr_gen_loop[25].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[2]~feeder , frontend|sr_gen_loop[25].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[2] , frontend|sr_gen_loop[25].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[3] , frontend|sr_gen_loop[25].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[4]~feeder , frontend|sr_gen_loop[25].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[4] , frontend|sr_gen_loop[25].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[5] , frontend|sr_gen_loop[25].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[6] , frontend|sr_gen_loop[25].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[7]~feeder , frontend|sr_gen_loop[25].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|shift[7] , frontend|sr_gen_loop[25].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[7]~feeder , frontend|sr_gen_loop[25].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[7] , frontend|sr_gen_loop[25].sr|out[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[2]~feeder , frontend|sr_gen_loop[7].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[2] , frontend|sr_gen_loop[7].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[3] , frontend|sr_gen_loop[7].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[4]~feeder , frontend|sr_gen_loop[7].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[4] , frontend|sr_gen_loop[7].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[5] , frontend|sr_gen_loop[7].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[6]~feeder , frontend|sr_gen_loop[7].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[6] , frontend|sr_gen_loop[7].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[7] , frontend|sr_gen_loop[7].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[7]~feeder , frontend|sr_gen_loop[7].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[7] , frontend|sr_gen_loop[7].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux192~0 , channel_mapper|Mux192~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[63] , channel_mapper|out_data[63], logic_analyzer, 1
instance = comp, \channel_mapper|Mux184~0 , channel_mapper|Mux184~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[8].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[2]~feeder , frontend|sr_gen_loop[8].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[2] , frontend|sr_gen_loop[8].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[3] , frontend|sr_gen_loop[8].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[4] , frontend|sr_gen_loop[8].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[5]~feeder , frontend|sr_gen_loop[8].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[5] , frontend|sr_gen_loop[8].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[6]~feeder , frontend|sr_gen_loop[8].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[6] , frontend|sr_gen_loop[8].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[7] , frontend|sr_gen_loop[8].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[7]~feeder , frontend|sr_gen_loop[8].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[7] , frontend|sr_gen_loop[8].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[71] , channel_mapper|out_data[71], logic_analyzer, 1
instance = comp, \channel_mapper|Mux176~0 , channel_mapper|Mux176~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[1] , frontend|sr_gen_loop[9].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[2]~feeder , frontend|sr_gen_loop[9].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[2] , frontend|sr_gen_loop[9].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[3]~feeder , frontend|sr_gen_loop[9].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[3] , frontend|sr_gen_loop[9].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[4]~feeder , frontend|sr_gen_loop[9].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[4] , frontend|sr_gen_loop[9].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[5]~feeder , frontend|sr_gen_loop[9].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[5] , frontend|sr_gen_loop[9].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[6] , frontend|sr_gen_loop[9].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[7]~feeder , frontend|sr_gen_loop[9].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[7] , frontend|sr_gen_loop[9].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[7]~feeder , frontend|sr_gen_loop[9].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[7] , frontend|sr_gen_loop[9].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[79] , channel_mapper|out_data[79], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[2]~feeder , frontend|sr_gen_loop[19].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[2] , frontend|sr_gen_loop[19].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[3]~feeder , frontend|sr_gen_loop[19].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[3] , frontend|sr_gen_loop[19].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[4]~feeder , frontend|sr_gen_loop[19].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[4] , frontend|sr_gen_loop[19].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[5] , frontend|sr_gen_loop[19].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[6] , frontend|sr_gen_loop[19].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[7]~feeder , frontend|sr_gen_loop[19].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[7] , frontend|sr_gen_loop[19].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[7]~feeder , frontend|sr_gen_loop[19].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[7] , frontend|sr_gen_loop[19].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux168~0 , channel_mapper|Mux168~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[2]~feeder , frontend|sr_gen_loop[10].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[2] , frontend|sr_gen_loop[10].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[3]~feeder , frontend|sr_gen_loop[10].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[3] , frontend|sr_gen_loop[10].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[4]~feeder , frontend|sr_gen_loop[10].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[10].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[5]~feeder , frontend|sr_gen_loop[10].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[5] , frontend|sr_gen_loop[10].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[6]~feeder , frontend|sr_gen_loop[10].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[6] , frontend|sr_gen_loop[10].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[7]~feeder , frontend|sr_gen_loop[10].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[7] , frontend|sr_gen_loop[10].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[7]~feeder , frontend|sr_gen_loop[10].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[7] , frontend|sr_gen_loop[10].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[87] , channel_mapper|out_data[87], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[31]~DUPLICATE , channel_mapper|out_data[31]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux160~0 , channel_mapper|Mux160~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[2] , frontend|sr_gen_loop[11].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[3]~feeder , frontend|sr_gen_loop[11].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[11].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[4]~feeder , frontend|sr_gen_loop[11].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[4] , frontend|sr_gen_loop[11].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[5]~feeder , frontend|sr_gen_loop[11].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[11].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[6] , frontend|sr_gen_loop[11].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[7]~feeder , frontend|sr_gen_loop[11].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[7] , frontend|sr_gen_loop[11].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[7]~feeder , frontend|sr_gen_loop[11].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[7] , frontend|sr_gen_loop[11].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[95]~DUPLICATE , channel_mapper|out_data[95]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux152~0 , channel_mapper|Mux152~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[1] , frontend|sr_gen_loop[12].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[2] , frontend|sr_gen_loop[12].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[3] , frontend|sr_gen_loop[12].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[4]~feeder , frontend|sr_gen_loop[12].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[4] , frontend|sr_gen_loop[12].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[5]~feeder , frontend|sr_gen_loop[12].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[5] , frontend|sr_gen_loop[12].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[6]~feeder , frontend|sr_gen_loop[12].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[6] , frontend|sr_gen_loop[12].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[7] , frontend|sr_gen_loop[12].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[7]~feeder , frontend|sr_gen_loop[12].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[7] , frontend|sr_gen_loop[12].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[103] , channel_mapper|out_data[103], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[87]~DUPLICATE , channel_mapper|out_data[87]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[95] , channel_mapper|out_data[95], logic_analyzer, 1
instance = comp, \channel_mapper|Mux144~0 , channel_mapper|Mux144~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[2]~feeder , frontend|sr_gen_loop[13].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[2] , frontend|sr_gen_loop[13].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[3] , frontend|sr_gen_loop[13].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[4] , frontend|sr_gen_loop[13].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[13].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[13].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[7] , frontend|sr_gen_loop[13].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[7]~feeder , frontend|sr_gen_loop[13].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[7] , frontend|sr_gen_loop[13].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[111] , channel_mapper|out_data[111], logic_analyzer, 1
instance = comp, \channel_mapper|Mux136~0 , channel_mapper|Mux136~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[2]~feeder , frontend|sr_gen_loop[14].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[2] , frontend|sr_gen_loop[14].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[3] , frontend|sr_gen_loop[14].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[4]~feeder , frontend|sr_gen_loop[14].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[4] , frontend|sr_gen_loop[14].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[5]~feeder , frontend|sr_gen_loop[14].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[5] , frontend|sr_gen_loop[14].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[6]~feeder , frontend|sr_gen_loop[14].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[6] , frontend|sr_gen_loop[14].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[7] , frontend|sr_gen_loop[14].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[7]~feeder , frontend|sr_gen_loop[14].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[7] , frontend|sr_gen_loop[14].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[119] , channel_mapper|out_data[119], logic_analyzer, 1
instance = comp, \channel_mapper|Mux128~0 , channel_mapper|Mux128~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[1] , frontend|sr_gen_loop[15].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[2]~feeder , frontend|sr_gen_loop[15].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[2] , frontend|sr_gen_loop[15].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[3] , frontend|sr_gen_loop[15].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[4] , frontend|sr_gen_loop[15].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[5]~feeder , frontend|sr_gen_loop[15].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[5] , frontend|sr_gen_loop[15].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[6]~feeder , frontend|sr_gen_loop[15].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[6] , frontend|sr_gen_loop[15].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[7] , frontend|sr_gen_loop[15].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[7]~feeder , frontend|sr_gen_loop[15].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[7] , frontend|sr_gen_loop[15].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[127] , channel_mapper|out_data[127], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[2] , frontend|sr_gen_loop[17].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[3]~feeder , frontend|sr_gen_loop[17].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[3] , frontend|sr_gen_loop[17].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[4]~feeder , frontend|sr_gen_loop[17].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[17].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[5]~feeder , frontend|sr_gen_loop[17].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[5] , frontend|sr_gen_loop[17].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[6]~feeder , frontend|sr_gen_loop[17].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[17].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[7] , frontend|sr_gen_loop[17].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[7]~feeder , frontend|sr_gen_loop[17].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[7] , frontend|sr_gen_loop[17].sr|out[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[2]~feeder , frontend|sr_gen_loop[16].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[2] , frontend|sr_gen_loop[16].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[3] , frontend|sr_gen_loop[16].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[4]~feeder , frontend|sr_gen_loop[16].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[4] , frontend|sr_gen_loop[16].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[5]~feeder , frontend|sr_gen_loop[16].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[5] , frontend|sr_gen_loop[16].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[6]~feeder , frontend|sr_gen_loop[16].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[16].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[7] , frontend|sr_gen_loop[16].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[7]~feeder , frontend|sr_gen_loop[16].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[7] , frontend|sr_gen_loop[16].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux120~0 , channel_mapper|Mux120~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux120~1 , channel_mapper|Mux120~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[135] , channel_mapper|out_data[135], logic_analyzer, 1
instance = comp, \channel_mapper|Mux112~0 , channel_mapper|Mux112~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux112~1 , channel_mapper|Mux112~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[143]~DUPLICATE , channel_mapper|out_data[143]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[2]~feeder , frontend|sr_gen_loop[18].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[2] , frontend|sr_gen_loop[18].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[3] , frontend|sr_gen_loop[18].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[4]~feeder , frontend|sr_gen_loop[18].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[4] , frontend|sr_gen_loop[18].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[5]~feeder , frontend|sr_gen_loop[18].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[5] , frontend|sr_gen_loop[18].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[6]~feeder , frontend|sr_gen_loop[18].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[6] , frontend|sr_gen_loop[18].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|shift[7] , frontend|sr_gen_loop[18].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[7]~feeder , frontend|sr_gen_loop[18].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[7] , frontend|sr_gen_loop[18].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[143] , channel_mapper|out_data[143], logic_analyzer, 1
instance = comp, \channel_mapper|Mux104~0 , channel_mapper|Mux104~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux104~1 , channel_mapper|Mux104~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[151]~DUPLICATE , channel_mapper|out_data[151]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux96~0 , channel_mapper|Mux96~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux96~1 , channel_mapper|Mux96~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[159] , channel_mapper|out_data[159], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[21].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[2]~feeder , frontend|sr_gen_loop[21].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[21].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[3]~feeder , frontend|sr_gen_loop[21].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[21].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[4] , frontend|sr_gen_loop[21].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[5] , frontend|sr_gen_loop[21].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[6] , frontend|sr_gen_loop[21].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[7] , frontend|sr_gen_loop[21].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[7] , frontend|sr_gen_loop[21].sr|out[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[2] , frontend|sr_gen_loop[20].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[3] , frontend|sr_gen_loop[20].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[4] , frontend|sr_gen_loop[20].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[5] , frontend|sr_gen_loop[20].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[6]~feeder , frontend|sr_gen_loop[20].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[20].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[7] , frontend|sr_gen_loop[20].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[7] , frontend|sr_gen_loop[20].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[151] , channel_mapper|out_data[151], logic_analyzer, 1
instance = comp, \channel_mapper|Mux88~0 , channel_mapper|Mux88~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux88~1 , channel_mapper|Mux88~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[167] , channel_mapper|out_data[167], logic_analyzer, 1
instance = comp, \channel_mapper|Mux80~0 , channel_mapper|Mux80~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux80~1 , channel_mapper|Mux80~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[175] , channel_mapper|out_data[175], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[1] , frontend|sr_gen_loop[22].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[2] , frontend|sr_gen_loop[22].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[3]~feeder , frontend|sr_gen_loop[22].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[22].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[4]~feeder , frontend|sr_gen_loop[22].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[4] , frontend|sr_gen_loop[22].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[5]~feeder , frontend|sr_gen_loop[22].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[22].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[6] , frontend|sr_gen_loop[22].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[7] , frontend|sr_gen_loop[22].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[7] , frontend|sr_gen_loop[22].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux72~0 , channel_mapper|Mux72~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux72~1 , channel_mapper|Mux72~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[183] , channel_mapper|out_data[183], logic_analyzer, 1
instance = comp, \channel_mapper|Mux64~0 , channel_mapper|Mux64~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[2]~feeder , frontend|sr_gen_loop[23].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[2] , frontend|sr_gen_loop[23].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[3]~feeder , frontend|sr_gen_loop[23].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[23].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[4]~feeder , frontend|sr_gen_loop[23].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[4] , frontend|sr_gen_loop[23].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[5]~feeder , frontend|sr_gen_loop[23].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[5] , frontend|sr_gen_loop[23].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[6]~feeder , frontend|sr_gen_loop[23].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[6] , frontend|sr_gen_loop[23].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[7] , frontend|sr_gen_loop[23].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[7]~feeder , frontend|sr_gen_loop[23].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[7] , frontend|sr_gen_loop[23].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux64~1 , channel_mapper|Mux64~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[191] , channel_mapper|out_data[191], logic_analyzer, 1
instance = comp, \channel_mapper|Mux56~0 , channel_mapper|Mux56~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[2] , frontend|sr_gen_loop[24].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[24].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[24].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[24].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[6] , frontend|sr_gen_loop[24].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[7]~feeder , frontend|sr_gen_loop[24].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[7] , frontend|sr_gen_loop[24].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[7]~feeder , frontend|sr_gen_loop[24].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[7] , frontend|sr_gen_loop[24].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux56~1 , channel_mapper|Mux56~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[199] , channel_mapper|out_data[199], logic_analyzer, 1
instance = comp, \channel_mapper|Mux48~0 , channel_mapper|Mux48~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux48~1 , channel_mapper|Mux48~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[207] , channel_mapper|out_data[207], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[207] , compressor|prev_wr_data[207], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[1] , frontend|sr_gen_loop[26].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[2] , frontend|sr_gen_loop[26].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[3]~feeder , frontend|sr_gen_loop[26].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[3] , frontend|sr_gen_loop[26].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[3] , frontend|sr_gen_loop[26].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[43]~DUPLICATE , channel_mapper|out_data[43]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[3] , frontend|sr_gen_loop[7].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux196~0 , channel_mapper|Mux196~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[59] , channel_mapper|out_data[59], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[35]~DUPLICATE , channel_mapper|out_data[35]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux188~0 , channel_mapper|Mux188~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[3]~feeder , frontend|sr_gen_loop[8].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[3] , frontend|sr_gen_loop[8].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[67] , channel_mapper|out_data[67], logic_analyzer, 1
instance = comp, \channel_mapper|Mux180~0 , channel_mapper|Mux180~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[3]~feeder , frontend|sr_gen_loop[9].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[3] , frontend|sr_gen_loop[9].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[75] , channel_mapper|out_data[75], logic_analyzer, 1
instance = comp, \channel_mapper|Mux172~0 , channel_mapper|Mux172~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[3] , frontend|sr_gen_loop[10].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[83] , channel_mapper|out_data[83], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[3] , frontend|sr_gen_loop[24].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[3] , frontend|sr_gen_loop[24].sr|out[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[3] , frontend|sr_gen_loop[16].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux164~0 , channel_mapper|Mux164~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[3] , frontend|sr_gen_loop[11].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[3]~feeder , frontend|sr_gen_loop[11].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[3] , frontend|sr_gen_loop[11].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[91] , channel_mapper|out_data[91], logic_analyzer, 1
instance = comp, \channel_mapper|Mux156~0 , channel_mapper|Mux156~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[12].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[3]~feeder , frontend|sr_gen_loop[12].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[3] , frontend|sr_gen_loop[12].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[99] , channel_mapper|out_data[99], logic_analyzer, 1
instance = comp, \channel_mapper|Mux148~0 , channel_mapper|Mux148~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[3]~feeder , frontend|sr_gen_loop[13].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[3] , frontend|sr_gen_loop[13].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[107] , channel_mapper|out_data[107], logic_analyzer, 1
instance = comp, \channel_mapper|Mux140~0 , channel_mapper|Mux140~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[3]~feeder , frontend|sr_gen_loop[14].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[3] , frontend|sr_gen_loop[14].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[115] , channel_mapper|out_data[115], logic_analyzer, 1
instance = comp, \channel_mapper|Mux132~0 , channel_mapper|Mux132~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[15].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[3]~feeder , frontend|sr_gen_loop[15].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[3] , frontend|sr_gen_loop[15].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[123] , channel_mapper|out_data[123], logic_analyzer, 1
instance = comp, \channel_mapper|Mux124~0 , channel_mapper|Mux124~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux124~1 , channel_mapper|Mux124~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[131]~DUPLICATE , channel_mapper|out_data[131]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[3]~feeder , frontend|sr_gen_loop[19].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[3] , frontend|sr_gen_loop[19].sr|out[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[3] , frontend|sr_gen_loop[18].sr|out[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[3]~feeder , frontend|sr_gen_loop[17].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[3] , frontend|sr_gen_loop[17].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux116~0 , channel_mapper|Mux116~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux116~1 , channel_mapper|Mux116~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[139]~DUPLICATE , channel_mapper|out_data[139]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux108~0 , channel_mapper|Mux108~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux108~1 , channel_mapper|Mux108~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[147] , channel_mapper|out_data[147], logic_analyzer, 1
instance = comp, \channel_mapper|Mux100~0 , channel_mapper|Mux100~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux100~1 , channel_mapper|Mux100~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[155] , channel_mapper|out_data[155], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[3] , frontend|sr_gen_loop[21].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[3] , frontend|sr_gen_loop[21].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[131] , channel_mapper|out_data[131], logic_analyzer, 1
instance = comp, \channel_mapper|Mux92~0 , channel_mapper|Mux92~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[3]~feeder , frontend|sr_gen_loop[20].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[3] , frontend|sr_gen_loop[20].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux92~1 , channel_mapper|Mux92~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[163] , channel_mapper|out_data[163], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[139] , channel_mapper|out_data[139], logic_analyzer, 1
instance = comp, \channel_mapper|Mux84~0 , channel_mapper|Mux84~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux84~1 , channel_mapper|Mux84~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[171] , channel_mapper|out_data[171], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[3] , frontend|sr_gen_loop[22].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[3] , frontend|sr_gen_loop[22].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux76~0 , channel_mapper|Mux76~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux76~1 , channel_mapper|Mux76~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[179] , channel_mapper|out_data[179], logic_analyzer, 1
instance = comp, \channel_mapper|Mux68~0 , channel_mapper|Mux68~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|shift[3] , frontend|sr_gen_loop[23].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[3] , frontend|sr_gen_loop[23].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux68~1 , channel_mapper|Mux68~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[187] , channel_mapper|out_data[187], logic_analyzer, 1
instance = comp, \channel_mapper|Mux60~0 , channel_mapper|Mux60~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux60~1 , channel_mapper|Mux60~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[195]~DUPLICATE , channel_mapper|out_data[195]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[3]~feeder , frontend|sr_gen_loop[25].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[3] , frontend|sr_gen_loop[25].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[195] , channel_mapper|out_data[195], logic_analyzer, 1
instance = comp, \channel_mapper|Mux52~0 , channel_mapper|Mux52~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux52~1 , channel_mapper|Mux52~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[203]~DUPLICATE , channel_mapper|out_data[203]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux44~0 , channel_mapper|Mux44~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux44~1 , channel_mapper|Mux44~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[211] , channel_mapper|out_data[211], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[211] , compressor|prev_wr_data[211], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[209] , compressor|prev_wr_data[209], logic_analyzer, 1
instance = comp, \compressor|Equal0~56 , compressor|Equal0~56, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[6] , frontend|sr_gen_loop[5].sr|out[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[6]~feeder , frontend|sr_gen_loop[4].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[6] , frontend|sr_gen_loop[4].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|Mux217~0 , channel_mapper|Mux217~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[38]~DUPLICATE , channel_mapper|out_data[38]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux209~0 , channel_mapper|Mux209~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[46] , channel_mapper|out_data[46], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[7].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[6]~feeder , frontend|sr_gen_loop[7].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[6] , frontend|sr_gen_loop[7].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[38] , channel_mapper|out_data[38], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[6] , frontend|sr_gen_loop[6].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|Mux201~0 , channel_mapper|Mux201~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[54] , channel_mapper|out_data[54], logic_analyzer, 1
instance = comp, \channel_mapper|Mux193~0 , channel_mapper|Mux193~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[62] , channel_mapper|out_data[62], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[7].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[5]~feeder , frontend|sr_gen_loop[7].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[5] , frontend|sr_gen_loop[7].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux194~0 , channel_mapper|Mux194~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[61] , channel_mapper|out_data[61], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[61] , compressor|prev_wr_data[61], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[59] , compressor|prev_wr_data[59], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[62] , compressor|prev_wr_data[62], logic_analyzer, 1
instance = comp, \compressor|Equal0~49 , compressor|Equal0~49, logic_analyzer, 1
instance = comp, \channel_mapper|Mux186~0 , channel_mapper|Mux186~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[5] , frontend|sr_gen_loop[8].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[69]~DUPLICATE , channel_mapper|out_data[69]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux178~0 , channel_mapper|Mux178~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[9].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[5] , frontend|sr_gen_loop[9].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[77] , channel_mapper|out_data[77], logic_analyzer, 1
instance = comp, \channel_mapper|Mux170~0 , channel_mapper|Mux170~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[10].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[5]~feeder , frontend|sr_gen_loop[10].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[5] , frontend|sr_gen_loop[10].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[85]~DUPLICATE , channel_mapper|out_data[85]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[5]~feeder , frontend|sr_gen_loop[25].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[5] , frontend|sr_gen_loop[25].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[77]~DUPLICATE , channel_mapper|out_data[77]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[17].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[5]~feeder , frontend|sr_gen_loop[17].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[5] , frontend|sr_gen_loop[17].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[85] , channel_mapper|out_data[85], logic_analyzer, 1
instance = comp, \channel_mapper|Mux162~0 , channel_mapper|Mux162~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|shift[5] , frontend|sr_gen_loop[11].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[5] , frontend|sr_gen_loop[11].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[93] , channel_mapper|out_data[93], logic_analyzer, 1
instance = comp, \channel_mapper|Mux154~0 , channel_mapper|Mux154~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[5]~feeder , frontend|sr_gen_loop[12].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[5] , frontend|sr_gen_loop[12].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[101]~DUPLICATE , channel_mapper|out_data[101]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[101] , channel_mapper|out_data[101], logic_analyzer, 1
instance = comp, \channel_mapper|Mux146~0 , channel_mapper|Mux146~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[5] , frontend|sr_gen_loop[13].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[5]~feeder , frontend|sr_gen_loop[13].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[5] , frontend|sr_gen_loop[13].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[109]~DUPLICATE , channel_mapper|out_data[109]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux138~0 , channel_mapper|Mux138~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[5]~feeder , frontend|sr_gen_loop[14].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[5] , frontend|sr_gen_loop[14].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[117] , channel_mapper|out_data[117], logic_analyzer, 1
instance = comp, \channel_mapper|Mux130~0 , channel_mapper|Mux130~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[5]~feeder , frontend|sr_gen_loop[15].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[5] , frontend|sr_gen_loop[15].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[125] , channel_mapper|out_data[125], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[69] , channel_mapper|out_data[69], logic_analyzer, 1
instance = comp, \channel_mapper|Mux122~0 , channel_mapper|Mux122~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[5]~feeder , frontend|sr_gen_loop[16].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[5] , frontend|sr_gen_loop[16].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux122~1 , channel_mapper|Mux122~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[133] , channel_mapper|out_data[133], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[109] , channel_mapper|out_data[109], logic_analyzer, 1
instance = comp, \channel_mapper|Mux114~0 , channel_mapper|Mux114~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux114~1 , channel_mapper|Mux114~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[141] , channel_mapper|out_data[141], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[5] , frontend|sr_gen_loop[24].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[5] , frontend|sr_gen_loop[24].sr|out[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[5] , frontend|sr_gen_loop[22].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[5] , frontend|sr_gen_loop[22].sr|out[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[5] , frontend|sr_gen_loop[19].sr|out[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[5]~feeder , frontend|sr_gen_loop[18].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[5] , frontend|sr_gen_loop[18].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux106~0 , channel_mapper|Mux106~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux106~1 , channel_mapper|Mux106~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[149]~DUPLICATE , channel_mapper|out_data[149]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux98~0 , channel_mapper|Mux98~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux98~1 , channel_mapper|Mux98~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[157] , channel_mapper|out_data[157], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[149] , channel_mapper|out_data[149], logic_analyzer, 1
instance = comp, \channel_mapper|Mux90~0 , channel_mapper|Mux90~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[20].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[5]~feeder , frontend|sr_gen_loop[20].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[5] , frontend|sr_gen_loop[20].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux90~1 , channel_mapper|Mux90~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[165] , channel_mapper|out_data[165], logic_analyzer, 1
instance = comp, \channel_mapper|Mux82~0 , channel_mapper|Mux82~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[21].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[5] , frontend|sr_gen_loop[21].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux82~1 , channel_mapper|Mux82~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[173] , channel_mapper|out_data[173], logic_analyzer, 1
instance = comp, \channel_mapper|Mux74~0 , channel_mapper|Mux74~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux74~1 , channel_mapper|Mux74~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[181] , channel_mapper|out_data[181], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[5] , frontend|sr_gen_loop[23].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux66~0 , channel_mapper|Mux66~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux66~1 , channel_mapper|Mux66~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[189]~DUPLICATE , channel_mapper|out_data[189]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux58~0 , channel_mapper|Mux58~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux58~1 , channel_mapper|Mux58~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[197] , channel_mapper|out_data[197], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[189] , channel_mapper|out_data[189], logic_analyzer, 1
instance = comp, \channel_mapper|Mux50~0 , channel_mapper|Mux50~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux50~1 , channel_mapper|Mux50~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[205] , channel_mapper|out_data[205], logic_analyzer, 1
instance = comp, \channel_mapper|Mux42~0 , channel_mapper|Mux42~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[26].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[4] , frontend|sr_gen_loop[26].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[5] , frontend|sr_gen_loop[26].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[5]~feeder , frontend|sr_gen_loop[26].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[5] , frontend|sr_gen_loop[26].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux42~1 , channel_mapper|Mux42~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[213] , channel_mapper|out_data[213], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[213] , compressor|prev_wr_data[213], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[26].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[7]~feeder , frontend|sr_gen_loop[26].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[7] , frontend|sr_gen_loop[26].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[7]~feeder , frontend|sr_gen_loop[26].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[7] , frontend|sr_gen_loop[26].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux40~0 , channel_mapper|Mux40~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux40~1 , channel_mapper|Mux40~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[215]~DUPLICATE , channel_mapper|out_data[215]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[215]~feeder , compressor|prev_wr_data[215]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[215] , compressor|prev_wr_data[215], logic_analyzer, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[0]~feeder , frontend|sr_gen_loop[27].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[0] , frontend|sr_gen_loop[27].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[1]~feeder , frontend|sr_gen_loop[27].sr|shift[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[1] , frontend|sr_gen_loop[27].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[1]~feeder , frontend|sr_gen_loop[27].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[1] , frontend|sr_gen_loop[27].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux38~0 , channel_mapper|Mux38~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux38~1 , channel_mapper|Mux38~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[217]~DUPLICATE , channel_mapper|out_data[217]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[217] , compressor|prev_wr_data[217], logic_analyzer, 1
instance = comp, \compressor|Equal0~46 , compressor|Equal0~46, logic_analyzer, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[0] , frontend|sr_gen_loop[30].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[1]~DUPLICATE , frontend|sr_gen_loop[30].sr|shift[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[1]~feeder , frontend|sr_gen_loop[30].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[1] , frontend|sr_gen_loop[30].sr|out[1], logic_analyzer, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[0]~feeder , frontend|sr_gen_loop[29].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[0] , frontend|sr_gen_loop[29].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[1] , frontend|sr_gen_loop[29].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[1]~feeder , frontend|sr_gen_loop[29].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[1] , frontend|sr_gen_loop[29].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[217] , channel_mapper|out_data[217], logic_analyzer, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[0] , frontend|sr_gen_loop[28].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[1] , frontend|sr_gen_loop[28].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[1] , frontend|sr_gen_loop[28].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux30~0 , channel_mapper|Mux30~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux30~1 , channel_mapper|Mux30~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[225] , channel_mapper|out_data[225], logic_analyzer, 1
instance = comp, \channel_mapper|Mux22~0 , channel_mapper|Mux22~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux22~1 , channel_mapper|Mux22~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[233] , channel_mapper|out_data[233], logic_analyzer, 1
instance = comp, \channel_mapper|Mux14~0 , channel_mapper|Mux14~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux14~1 , channel_mapper|Mux14~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[241] , channel_mapper|out_data[241], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[241] , compressor|prev_wr_data[241], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[2]~feeder , frontend|sr_gen_loop[29].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[2] , frontend|sr_gen_loop[29].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[3] , frontend|sr_gen_loop[29].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[4]~feeder , frontend|sr_gen_loop[29].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[4] , frontend|sr_gen_loop[29].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[5]~feeder , frontend|sr_gen_loop[29].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[5] , frontend|sr_gen_loop[29].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[6] , frontend|sr_gen_loop[29].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[7] , frontend|sr_gen_loop[29].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[7] , frontend|sr_gen_loop[29].sr|out[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[2]~feeder , frontend|sr_gen_loop[27].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[2] , frontend|sr_gen_loop[27].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[3]~feeder , frontend|sr_gen_loop[27].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[3] , frontend|sr_gen_loop[27].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[4] , frontend|sr_gen_loop[27].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[5] , frontend|sr_gen_loop[27].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[6] , frontend|sr_gen_loop[27].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[7]~feeder , frontend|sr_gen_loop[27].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|shift[7] , frontend|sr_gen_loop[27].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[7] , frontend|sr_gen_loop[27].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[215] , channel_mapper|out_data[215], logic_analyzer, 1
instance = comp, \channel_mapper|Mux32~0 , channel_mapper|Mux32~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux32~1 , channel_mapper|Mux32~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[223] , channel_mapper|out_data[223], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[2] , frontend|sr_gen_loop[28].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[3]~feeder , frontend|sr_gen_loop[28].sr|shift[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[3] , frontend|sr_gen_loop[28].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[28].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[5] , frontend|sr_gen_loop[28].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[6]~feeder , frontend|sr_gen_loop[28].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[6] , frontend|sr_gen_loop[28].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[7]~feeder , frontend|sr_gen_loop[28].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[7] , frontend|sr_gen_loop[28].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[7] , frontend|sr_gen_loop[28].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|Mux24~0 , channel_mapper|Mux24~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux24~1 , channel_mapper|Mux24~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[231] , channel_mapper|out_data[231], logic_analyzer, 1
instance = comp, \channel_mapper|Mux16~0 , channel_mapper|Mux16~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux16~1 , channel_mapper|Mux16~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[239] , channel_mapper|out_data[239], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[239] , compressor|prev_wr_data[239], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[5] , frontend|sr_gen_loop[28].sr|out[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[5]~feeder , frontend|sr_gen_loop[27].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[5] , frontend|sr_gen_loop[27].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux34~0 , channel_mapper|Mux34~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux34~1 , channel_mapper|Mux34~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[221] , channel_mapper|out_data[221], logic_analyzer, 1
instance = comp, \channel_mapper|Mux26~0 , channel_mapper|Mux26~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux26~1 , channel_mapper|Mux26~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[229] , channel_mapper|out_data[229], logic_analyzer, 1
instance = comp, \channel_mapper|Mux18~0 , channel_mapper|Mux18~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[5] , frontend|sr_gen_loop[29].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux18~1 , channel_mapper|Mux18~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[237] , channel_mapper|out_data[237], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[237] , compressor|prev_wr_data[237], logic_analyzer, 1
instance = comp, \compressor|Equal0~43 , compressor|Equal0~43, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[1] , frontend|sr_gen_loop[30].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[2]~feeder , frontend|sr_gen_loop[30].sr|shift[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[2] , frontend|sr_gen_loop[30].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[3] , frontend|sr_gen_loop[30].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[3] , frontend|sr_gen_loop[30].sr|out[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[3] , frontend|sr_gen_loop[28].sr|out[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[3]~feeder , frontend|sr_gen_loop[27].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[3] , frontend|sr_gen_loop[27].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux36~0 , channel_mapper|Mux36~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux36~1 , channel_mapper|Mux36~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[219] , channel_mapper|out_data[219], logic_analyzer, 1
instance = comp, \channel_mapper|Mux28~0 , channel_mapper|Mux28~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux28~1 , channel_mapper|Mux28~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[227] , channel_mapper|out_data[227], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[3] , frontend|sr_gen_loop[29].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[203] , channel_mapper|out_data[203], logic_analyzer, 1
instance = comp, \channel_mapper|Mux20~0 , channel_mapper|Mux20~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux20~1 , channel_mapper|Mux20~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[235] , channel_mapper|out_data[235], logic_analyzer, 1
instance = comp, \channel_mapper|Mux12~0 , channel_mapper|Mux12~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux12~1 , channel_mapper|Mux12~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[243]~DUPLICATE , channel_mapper|out_data[243]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[243] , compressor|prev_wr_data[243], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[4] , frontend|sr_gen_loop[30].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[5]~feeder , frontend|sr_gen_loop[30].sr|shift[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[5] , frontend|sr_gen_loop[30].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[5]~feeder , frontend|sr_gen_loop[30].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[5] , frontend|sr_gen_loop[30].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[181]~DUPLICATE , channel_mapper|out_data[181]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux10~0 , channel_mapper|Mux10~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux10~1 , channel_mapper|Mux10~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[245] , channel_mapper|out_data[245], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[245] , compressor|prev_wr_data[245], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[5]~DUPLICATE , frontend|sr_gen_loop[30].sr|shift[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[6]~feeder , frontend|sr_gen_loop[30].sr|shift[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[6] , frontend|sr_gen_loop[30].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[7] , frontend|sr_gen_loop[30].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[7] , frontend|sr_gen_loop[30].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[183]~DUPLICATE , channel_mapper|out_data[183]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux8~0 , channel_mapper|Mux8~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux8~1 , channel_mapper|Mux8~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[247]~DUPLICATE , channel_mapper|out_data[247]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[247] , compressor|prev_wr_data[247], logic_analyzer, 1
instance = comp, \compressor|Equal0~42 , compressor|Equal0~42, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[225]~DUPLICATE , channel_mapper|out_data[225]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[225] , compressor|prev_wr_data[225], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[227] , compressor|prev_wr_data[227], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[229] , compressor|prev_wr_data[229], logic_analyzer, 1
instance = comp, \compressor|Equal0~45 , compressor|Equal0~45, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[231] , compressor|prev_wr_data[231], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[233] , compressor|prev_wr_data[233], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[235]~feeder , compressor|prev_wr_data[235]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[235] , compressor|prev_wr_data[235], logic_analyzer, 1
instance = comp, \compressor|Equal0~44 , compressor|Equal0~44, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[223]~DUPLICATE , channel_mapper|out_data[223]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[221]~DUPLICATE , compressor|prev_wr_data[221]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[223]~feeder , compressor|prev_wr_data[223]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[223] , compressor|prev_wr_data[223], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[219] , compressor|prev_wr_data[219], logic_analyzer, 1
instance = comp, \compressor|Equal0~47 , compressor|Equal0~47, logic_analyzer, 1
instance = comp, \compressor|Equal0~48 , compressor|Equal0~48, logic_analyzer, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[0]~feeder , frontend|sr_gen_loop[31].sr|shift[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[0] , frontend|sr_gen_loop[31].sr|shift[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[1] , frontend|sr_gen_loop[31].sr|shift[1], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[2] , frontend|sr_gen_loop[31].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[3]~DUPLICATE , frontend|sr_gen_loop[31].sr|shift[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[4]~feeder , frontend|sr_gen_loop[31].sr|shift[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[4] , frontend|sr_gen_loop[31].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[5] , frontend|sr_gen_loop[31].sr|shift[5], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[5]~feeder , frontend|sr_gen_loop[31].sr|out[5]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[5] , frontend|sr_gen_loop[31].sr|out[5], logic_analyzer, 1
instance = comp, \channel_mapper|Mux2~0 , channel_mapper|Mux2~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux2~1 , channel_mapper|Mux2~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[253] , channel_mapper|out_data[253], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[253]~feeder , compressor|prev_wr_data[253]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[253] , compressor|prev_wr_data[253], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[253]~DUPLICATE , channel_mapper|out_data[253]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[243] , channel_mapper|out_data[243], logic_analyzer, 1
instance = comp, \channel_mapper|Mux4~0 , channel_mapper|Mux4~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[3] , frontend|sr_gen_loop[31].sr|shift[3], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[3]~feeder , frontend|sr_gen_loop[31].sr|out[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[3] , frontend|sr_gen_loop[31].sr|out[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux4~1 , channel_mapper|Mux4~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[251] , channel_mapper|out_data[251], logic_analyzer, 1
instance = comp, \channel_mapper|Mux6~0 , channel_mapper|Mux6~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[1]~feeder , frontend|sr_gen_loop[31].sr|out[1]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[1] , frontend|sr_gen_loop[31].sr|out[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux6~1 , channel_mapper|Mux6~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[249] , channel_mapper|out_data[249], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[249]~DUPLICATE , compressor|prev_wr_data[249]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[251] , compressor|prev_wr_data[251], logic_analyzer, 1
instance = comp, \compressor|Equal0~40 , compressor|Equal0~40, logic_analyzer, 1
instance = comp, \channel_mapper|Mux185~0 , channel_mapper|Mux185~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[8].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[6] , frontend|sr_gen_loop[8].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[70] , channel_mapper|out_data[70], logic_analyzer, 1
instance = comp, \channel_mapper|Mux177~0 , channel_mapper|Mux177~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[9].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[6] , frontend|sr_gen_loop[9].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[78]~DUPLICATE , channel_mapper|out_data[78]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux169~0 , channel_mapper|Mux169~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[10].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[6] , frontend|sr_gen_loop[10].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[86] , channel_mapper|out_data[86], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[78] , channel_mapper|out_data[78], logic_analyzer, 1
instance = comp, \channel_mapper|Mux161~0 , channel_mapper|Mux161~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[6]~feeder , frontend|sr_gen_loop[11].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[6] , frontend|sr_gen_loop[11].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[94] , channel_mapper|out_data[94], logic_analyzer, 1
instance = comp, \channel_mapper|Mux153~0 , channel_mapper|Mux153~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[6]~feeder , frontend|sr_gen_loop[12].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[6] , frontend|sr_gen_loop[12].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[102] , channel_mapper|out_data[102], logic_analyzer, 1
instance = comp, \channel_mapper|Mux145~0 , channel_mapper|Mux145~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[6] , frontend|sr_gen_loop[13].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[6]~feeder , frontend|sr_gen_loop[13].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[6] , frontend|sr_gen_loop[13].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[110] , channel_mapper|out_data[110], logic_analyzer, 1
instance = comp, \channel_mapper|Mux137~0 , channel_mapper|Mux137~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[14].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[6] , frontend|sr_gen_loop[14].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[118]~DUPLICATE , channel_mapper|out_data[118]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[30].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[6]~feeder , frontend|sr_gen_loop[30].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[6] , frontend|sr_gen_loop[30].sr|out[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[22].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[6] , frontend|sr_gen_loop[22].sr|out[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[6]~feeder , frontend|sr_gen_loop[18].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[6] , frontend|sr_gen_loop[18].sr|out[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[6] , frontend|sr_gen_loop[17].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[6] , frontend|sr_gen_loop[17].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|Mux129~0 , channel_mapper|Mux129~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[15].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[6]~feeder , frontend|sr_gen_loop[15].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[6] , frontend|sr_gen_loop[15].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[126] , channel_mapper|out_data[126], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[6] , frontend|sr_gen_loop[16].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[6] , frontend|sr_gen_loop[16].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[118] , channel_mapper|out_data[118], logic_analyzer, 1
instance = comp, \channel_mapper|Mux121~0 , channel_mapper|Mux121~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux121~1 , channel_mapper|Mux121~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[134]~feeder , channel_mapper|out_data[134]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[134]~DUPLICATE , channel_mapper|out_data[134]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux113~0 , channel_mapper|Mux113~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux113~1 , channel_mapper|Mux113~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[142] , channel_mapper|out_data[142], logic_analyzer, 1
instance = comp, \channel_mapper|Mux105~0 , channel_mapper|Mux105~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux105~1 , channel_mapper|Mux105~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[150]~DUPLICATE , channel_mapper|out_data[150]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[134] , channel_mapper|out_data[134], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[6]~feeder , frontend|sr_gen_loop[19].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[6] , frontend|sr_gen_loop[19].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[142]~DUPLICATE , channel_mapper|out_data[142]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[150] , channel_mapper|out_data[150], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[94]~DUPLICATE , channel_mapper|out_data[94]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux97~0 , channel_mapper|Mux97~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux97~1 , channel_mapper|Mux97~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[158] , channel_mapper|out_data[158], logic_analyzer, 1
instance = comp, \channel_mapper|Mux89~0 , channel_mapper|Mux89~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|shift[6] , frontend|sr_gen_loop[20].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[6]~feeder , frontend|sr_gen_loop[20].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[6] , frontend|sr_gen_loop[20].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|Mux89~1 , channel_mapper|Mux89~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[166]~DUPLICATE , channel_mapper|out_data[166]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[110]~DUPLICATE , channel_mapper|out_data[110]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux81~0 , channel_mapper|Mux81~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[6] , frontend|sr_gen_loop[21].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|Mux81~1 , channel_mapper|Mux81~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[174] , channel_mapper|out_data[174], logic_analyzer, 1
instance = comp, \channel_mapper|Mux73~0 , channel_mapper|Mux73~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux73~1 , channel_mapper|Mux73~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[182]~DUPLICATE , channel_mapper|out_data[182]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[6] , frontend|sr_gen_loop[29].sr|out[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[6]~feeder , frontend|sr_gen_loop[25].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[6] , frontend|sr_gen_loop[25].sr|out[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[6] , frontend|sr_gen_loop[24].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[166] , channel_mapper|out_data[166], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[182] , channel_mapper|out_data[182], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[6]~feeder , frontend|sr_gen_loop[23].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[6] , frontend|sr_gen_loop[23].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|Mux65~0 , channel_mapper|Mux65~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux65~1 , channel_mapper|Mux65~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[190] , channel_mapper|out_data[190], logic_analyzer, 1
instance = comp, \channel_mapper|Mux57~0 , channel_mapper|Mux57~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux57~1 , channel_mapper|Mux57~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[198] , channel_mapper|out_data[198], logic_analyzer, 1
instance = comp, \channel_mapper|Mux49~0 , channel_mapper|Mux49~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux49~1 , channel_mapper|Mux49~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[206]~DUPLICATE , channel_mapper|out_data[206]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[6]~feeder , frontend|sr_gen_loop[27].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[6] , frontend|sr_gen_loop[27].sr|out[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[6] , frontend|sr_gen_loop[26].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[6] , frontend|sr_gen_loop[26].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[206] , channel_mapper|out_data[206], logic_analyzer, 1
instance = comp, \channel_mapper|Mux41~0 , channel_mapper|Mux41~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux41~1 , channel_mapper|Mux41~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[214] , channel_mapper|out_data[214], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[190]~DUPLICATE , channel_mapper|out_data[190]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux33~0 , channel_mapper|Mux33~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux33~1 , channel_mapper|Mux33~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[222]~DUPLICATE , channel_mapper|out_data[222]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[28].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[6]~feeder , frontend|sr_gen_loop[28].sr|out[6]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[6] , frontend|sr_gen_loop[28].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[198]~DUPLICATE , channel_mapper|out_data[198]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[222] , channel_mapper|out_data[222], logic_analyzer, 1
instance = comp, \channel_mapper|Mux25~0 , channel_mapper|Mux25~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux25~1 , channel_mapper|Mux25~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[230] , channel_mapper|out_data[230], logic_analyzer, 1
instance = comp, \channel_mapper|Mux17~0 , channel_mapper|Mux17~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux17~1 , channel_mapper|Mux17~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[238] , channel_mapper|out_data[238], logic_analyzer, 1
instance = comp, \channel_mapper|Mux9~0 , channel_mapper|Mux9~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux9~1 , channel_mapper|Mux9~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[246]~DUPLICATE , channel_mapper|out_data[246]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux1~0 , channel_mapper|Mux1~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[6] , frontend|sr_gen_loop[31].sr|shift[6], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[6] , frontend|sr_gen_loop[31].sr|out[6], logic_analyzer, 1
instance = comp, \channel_mapper|Mux1~1 , channel_mapper|Mux1~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[254] , channel_mapper|out_data[254], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[254] , compressor|prev_wr_data[254], logic_analyzer, 1
instance = comp, \compressor|Equal0~41 , compressor|Equal0~41, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[109] , compressor|prev_wr_data[109], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[113]~DUPLICATE , compressor|prev_wr_data[113]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[111] , compressor|prev_wr_data[111], logic_analyzer, 1
instance = comp, \compressor|Equal0~61 , compressor|Equal0~61, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[119]~DUPLICATE , compressor|prev_wr_data[119]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[115] , compressor|prev_wr_data[115], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[117]~feeder , compressor|prev_wr_data[117]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[117] , compressor|prev_wr_data[117], logic_analyzer, 1
instance = comp, \compressor|Equal0~59 , compressor|Equal0~59, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[123] , compressor|prev_wr_data[123], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[125] , compressor|prev_wr_data[125], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[121] , compressor|prev_wr_data[121], logic_analyzer, 1
instance = comp, \compressor|Equal0~58 , compressor|Equal0~58, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[126] , compressor|prev_wr_data[126], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[127] , compressor|prev_wr_data[127], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[205]~DUPLICATE , compressor|prev_wr_data[205]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Equal0~57 , compressor|Equal0~57, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[103] , compressor|prev_wr_data[103], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[105] , compressor|prev_wr_data[105], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[107] , compressor|prev_wr_data[107], logic_analyzer, 1
instance = comp, \compressor|Equal0~60 , compressor|Equal0~60, logic_analyzer, 1
instance = comp, \compressor|Equal0~62 , compressor|Equal0~62, logic_analyzer, 1
instance = comp, \compressor|Equal0~63 , compressor|Equal0~63, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[2].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[2]~feeder , frontend|sr_gen_loop[2].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[2] , frontend|sr_gen_loop[2].sr|out[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[2]~feeder , frontend|sr_gen_loop[1].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[2] , frontend|sr_gen_loop[1].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[10]~feeder , channel_mapper|out_data[10]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[10] , channel_mapper|out_data[10], logic_analyzer, 1
instance = comp, \channel_mapper|Mux237~0 , channel_mapper|Mux237~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[18] , channel_mapper|out_data[18], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[18]~DUPLICATE , channel_mapper|out_data[18]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[3].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[2]~feeder , frontend|sr_gen_loop[3].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[2] , frontend|sr_gen_loop[3].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux229~0 , channel_mapper|Mux229~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[26] , channel_mapper|out_data[26], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[2]~feeder , frontend|sr_gen_loop[4].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[2] , frontend|sr_gen_loop[4].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux221~0 , channel_mapper|Mux221~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[34]~DUPLICATE , channel_mapper|out_data[34]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[34] , channel_mapper|out_data[34], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[2] , frontend|sr_gen_loop[5].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux213~0 , channel_mapper|Mux213~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[42]~feeder , channel_mapper|out_data[42]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[42] , channel_mapper|out_data[42], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[2]~feeder , frontend|sr_gen_loop[6].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[2] , frontend|sr_gen_loop[6].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux205~0 , channel_mapper|Mux205~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[50] , channel_mapper|out_data[50], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[2]~feeder , frontend|sr_gen_loop[7].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[2] , frontend|sr_gen_loop[7].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux197~0 , channel_mapper|Mux197~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[58] , channel_mapper|out_data[58], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[2] , channel_mapper|out_data[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux189~0 , channel_mapper|Mux189~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[2] , frontend|sr_gen_loop[8].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[66] , channel_mapper|out_data[66], logic_analyzer, 1
instance = comp, \channel_mapper|Mux181~0 , channel_mapper|Mux181~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[9].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[2]~feeder , frontend|sr_gen_loop[9].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[2] , frontend|sr_gen_loop[9].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[74] , channel_mapper|out_data[74], logic_analyzer, 1
instance = comp, \channel_mapper|Mux173~0 , channel_mapper|Mux173~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[2]~feeder , frontend|sr_gen_loop[10].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[2] , frontend|sr_gen_loop[10].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[82]~DUPLICATE , channel_mapper|out_data[82]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[82] , channel_mapper|out_data[82], logic_analyzer, 1
instance = comp, \channel_mapper|Mux165~0 , channel_mapper|Mux165~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[2]~feeder , frontend|sr_gen_loop[11].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[2] , frontend|sr_gen_loop[11].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[90] , channel_mapper|out_data[90], logic_analyzer, 1
instance = comp, \channel_mapper|Mux157~0 , channel_mapper|Mux157~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[12].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[2] , frontend|sr_gen_loop[12].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[98]~DUPLICATE , channel_mapper|out_data[98]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[98]~feeder , compressor|prev_wr_data[98]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[98] , compressor|prev_wr_data[98], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[94] , compressor|prev_wr_data[94], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[0] , channel_mapper|out_data[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[0]~feeder , frontend|sr_gen_loop[4].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[0] , frontend|sr_gen_loop[4].sr|out[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[0]~feeder , frontend|sr_gen_loop[2].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[0] , frontend|sr_gen_loop[2].sr|out[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[0]~feeder , frontend|sr_gen_loop[1].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[0] , frontend|sr_gen_loop[1].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[8]~feeder , channel_mapper|out_data[8]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[8]~DUPLICATE , channel_mapper|out_data[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux239~0 , channel_mapper|Mux239~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[16]~DUPLICATE , channel_mapper|out_data[16]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[0]~feeder , frontend|sr_gen_loop[3].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[0] , frontend|sr_gen_loop[3].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|Mux231~0 , channel_mapper|Mux231~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[24]~DUPLICATE , channel_mapper|out_data[24]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux223~0 , channel_mapper|Mux223~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[32]~DUPLICATE , channel_mapper|out_data[32]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[32] , channel_mapper|out_data[32], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[0]~feeder , frontend|sr_gen_loop[5].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[0] , frontend|sr_gen_loop[5].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|Mux215~0 , channel_mapper|Mux215~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[40]~DUPLICATE , channel_mapper|out_data[40]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[40] , channel_mapper|out_data[40], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[0]~feeder , frontend|sr_gen_loop[7].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[0] , frontend|sr_gen_loop[7].sr|out[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[0]~feeder , frontend|sr_gen_loop[6].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[0] , frontend|sr_gen_loop[6].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|Mux207~0 , channel_mapper|Mux207~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[48] , channel_mapper|out_data[48], logic_analyzer, 1
instance = comp, \channel_mapper|Mux199~0 , channel_mapper|Mux199~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[56]~DUPLICATE , channel_mapper|out_data[56]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[56] , channel_mapper|out_data[56], logic_analyzer, 1
instance = comp, \channel_mapper|Mux191~0 , channel_mapper|Mux191~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[0]~feeder , frontend|sr_gen_loop[8].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[0] , frontend|sr_gen_loop[8].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[64] , channel_mapper|out_data[64], logic_analyzer, 1
instance = comp, \channel_mapper|Mux183~0 , channel_mapper|Mux183~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[0]~feeder , frontend|sr_gen_loop[9].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[0] , frontend|sr_gen_loop[9].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[72] , channel_mapper|out_data[72], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[16] , channel_mapper|out_data[16], logic_analyzer, 1
instance = comp, \channel_mapper|Mux175~0 , channel_mapper|Mux175~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[0]~feeder , frontend|sr_gen_loop[10].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[0] , frontend|sr_gen_loop[10].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[80] , channel_mapper|out_data[80], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[72]~DUPLICATE , channel_mapper|out_data[72]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[24] , channel_mapper|out_data[24], logic_analyzer, 1
instance = comp, \channel_mapper|Mux167~0 , channel_mapper|Mux167~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[0]~feeder , frontend|sr_gen_loop[11].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[0] , frontend|sr_gen_loop[11].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[88]~DUPLICATE , channel_mapper|out_data[88]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux159~0 , channel_mapper|Mux159~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[0]~feeder , frontend|sr_gen_loop[12].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[0] , frontend|sr_gen_loop[12].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[96] , channel_mapper|out_data[96], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[96] , compressor|prev_wr_data[96], logic_analyzer, 1
instance = comp, \compressor|Equal0~86 , compressor|Equal0~86, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[0]~feeder , frontend|sr_gen_loop[16].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[0] , frontend|sr_gen_loop[16].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|Mux151~0 , channel_mapper|Mux151~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[0]~feeder , frontend|sr_gen_loop[13].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[0] , frontend|sr_gen_loop[13].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[104] , channel_mapper|out_data[104], logic_analyzer, 1
instance = comp, \channel_mapper|Mux143~0 , channel_mapper|Mux143~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[0]~feeder , frontend|sr_gen_loop[14].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[0] , frontend|sr_gen_loop[14].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[112]~DUPLICATE , channel_mapper|out_data[112]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[112] , channel_mapper|out_data[112], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[104]~DUPLICATE , channel_mapper|out_data[104]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux135~0 , channel_mapper|Mux135~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[0]~feeder , frontend|sr_gen_loop[15].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[0] , frontend|sr_gen_loop[15].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[120] , channel_mapper|out_data[120], logic_analyzer, 1
instance = comp, \channel_mapper|Mux127~0 , channel_mapper|Mux127~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux127~1 , channel_mapper|Mux127~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[128] , channel_mapper|out_data[128], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[128]~feeder , compressor|prev_wr_data[128]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[128] , compressor|prev_wr_data[128], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[118] , compressor|prev_wr_data[118], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[58]~DUPLICATE , channel_mapper|out_data[58]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[98] , channel_mapper|out_data[98], logic_analyzer, 1
instance = comp, \channel_mapper|Mux149~0 , channel_mapper|Mux149~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[13].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[2]~feeder , frontend|sr_gen_loop[13].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[2] , frontend|sr_gen_loop[13].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[106] , channel_mapper|out_data[106], logic_analyzer, 1
instance = comp, \channel_mapper|Mux141~0 , channel_mapper|Mux141~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[2]~feeder , frontend|sr_gen_loop[14].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[2] , frontend|sr_gen_loop[14].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[114] , channel_mapper|out_data[114], logic_analyzer, 1
instance = comp, \channel_mapper|Mux133~0 , channel_mapper|Mux133~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[15].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[2]~feeder , frontend|sr_gen_loop[15].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[2] , frontend|sr_gen_loop[15].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[122] , channel_mapper|out_data[122], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[122] , compressor|prev_wr_data[122], logic_analyzer, 1
instance = comp, \compressor|Equal0~84 , compressor|Equal0~84, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[110] , compressor|prev_wr_data[110], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[114] , compressor|prev_wr_data[114], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[106]~DUPLICATE , channel_mapper|out_data[106]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[106] , compressor|prev_wr_data[106], logic_analyzer, 1
instance = comp, \compressor|Equal0~85 , compressor|Equal0~85, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|shift[4] , frontend|sr_gen_loop[0].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[4]~feeder , frontend|sr_gen_loop[0].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[0].sr|out[4] , frontend|sr_gen_loop[0].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[4]~DUPLICATE , channel_mapper|out_data[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[5].sr|out[4] , frontend|sr_gen_loop[5].sr|out[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[4]~feeder , frontend|sr_gen_loop[1].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[1].sr|out[4] , frontend|sr_gen_loop[1].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[12]~feeder , channel_mapper|out_data[12]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[12] , channel_mapper|out_data[12], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[3].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[3].sr|out[4] , frontend|sr_gen_loop[3].sr|out[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|shift[4] , frontend|sr_gen_loop[2].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[4]~feeder , frontend|sr_gen_loop[2].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[2].sr|out[4] , frontend|sr_gen_loop[2].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux235~0 , channel_mapper|Mux235~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[20] , channel_mapper|out_data[20], logic_analyzer, 1
instance = comp, \channel_mapper|Mux227~0 , channel_mapper|Mux227~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[28] , channel_mapper|out_data[28], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[4]~feeder , frontend|sr_gen_loop[4].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[4].sr|out[4] , frontend|sr_gen_loop[4].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux219~0 , channel_mapper|Mux219~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[36] , channel_mapper|out_data[36], logic_analyzer, 1
instance = comp, \channel_mapper|Mux211~0 , channel_mapper|Mux211~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[44] , channel_mapper|out_data[44], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[4]~feeder , frontend|sr_gen_loop[6].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[6].sr|out[4] , frontend|sr_gen_loop[6].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux203~0 , channel_mapper|Mux203~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[52]~DUPLICATE , channel_mapper|out_data[52]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[52] , channel_mapper|out_data[52], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[4]~feeder , frontend|sr_gen_loop[7].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[7].sr|out[4] , frontend|sr_gen_loop[7].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[44]~DUPLICATE , channel_mapper|out_data[44]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux195~0 , channel_mapper|Mux195~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[60] , channel_mapper|out_data[60], logic_analyzer, 1
instance = comp, \channel_mapper|Mux187~0 , channel_mapper|Mux187~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[4]~feeder , frontend|sr_gen_loop[8].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[8].sr|out[4] , frontend|sr_gen_loop[8].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[68] , channel_mapper|out_data[68], logic_analyzer, 1
instance = comp, \channel_mapper|Mux179~0 , channel_mapper|Mux179~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[4]~feeder , frontend|sr_gen_loop[9].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[9].sr|out[4] , frontend|sr_gen_loop[9].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[76] , channel_mapper|out_data[76], logic_analyzer, 1
instance = comp, \channel_mapper|Mux171~0 , channel_mapper|Mux171~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|shift[4] , frontend|sr_gen_loop[10].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[4]~feeder , frontend|sr_gen_loop[10].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[10].sr|out[4] , frontend|sr_gen_loop[10].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[84] , channel_mapper|out_data[84], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[68]~DUPLICATE , channel_mapper|out_data[68]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux163~0 , channel_mapper|Mux163~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[4]~feeder , frontend|sr_gen_loop[11].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[11].sr|out[4] , frontend|sr_gen_loop[11].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[92] , channel_mapper|out_data[92], logic_analyzer, 1
instance = comp, \channel_mapper|Mux155~0 , channel_mapper|Mux155~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[12].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[4]~feeder , frontend|sr_gen_loop[12].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[12].sr|out[4] , frontend|sr_gen_loop[12].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[100]~DUPLICATE , channel_mapper|out_data[100]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[76]~DUPLICATE , channel_mapper|out_data[76]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux147~0 , channel_mapper|Mux147~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[13].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[4]~feeder , frontend|sr_gen_loop[13].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[13].sr|out[4] , frontend|sr_gen_loop[13].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[108] , channel_mapper|out_data[108], logic_analyzer, 1
instance = comp, \channel_mapper|Mux139~0 , channel_mapper|Mux139~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[14].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[4]~feeder , frontend|sr_gen_loop[14].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[14].sr|out[4] , frontend|sr_gen_loop[14].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[116] , channel_mapper|out_data[116], logic_analyzer, 1
instance = comp, \channel_mapper|Mux131~0 , channel_mapper|Mux131~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[4]~feeder , frontend|sr_gen_loop[15].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[15].sr|out[4] , frontend|sr_gen_loop[15].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[124] , channel_mapper|out_data[124], logic_analyzer, 1
instance = comp, \channel_mapper|Mux123~0 , channel_mapper|Mux123~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[4]~feeder , frontend|sr_gen_loop[16].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[4] , frontend|sr_gen_loop[16].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux123~1 , channel_mapper|Mux123~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[132] , channel_mapper|out_data[132], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[132] , compressor|prev_wr_data[132], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[134] , compressor|prev_wr_data[134], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[16].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[2]~feeder , frontend|sr_gen_loop[16].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[16].sr|out[2] , frontend|sr_gen_loop[16].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux125~0 , channel_mapper|Mux125~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux125~1 , channel_mapper|Mux125~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[130]~DUPLICATE , channel_mapper|out_data[130]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[130] , compressor|prev_wr_data[130], logic_analyzer, 1
instance = comp, \compressor|Equal0~83 , compressor|Equal0~83, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[104]~feeder , compressor|prev_wr_data[104]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[104] , compressor|prev_wr_data[104], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[102] , compressor|prev_wr_data[102], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[100] , compressor|prev_wr_data[100], logic_analyzer, 1
instance = comp, \compressor|Equal0~87 , compressor|Equal0~87, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[4] , frontend|sr_gen_loop[17].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[4]~feeder , frontend|sr_gen_loop[17].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[4] , frontend|sr_gen_loop[17].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[108]~DUPLICATE , channel_mapper|out_data[108]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux115~0 , channel_mapper|Mux115~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux115~1 , channel_mapper|Mux115~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[140] , channel_mapper|out_data[140], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[140]~DUPLICATE , compressor|prev_wr_data[140]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[0] , frontend|sr_gen_loop[17].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|Mux119~0 , channel_mapper|Mux119~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux119~1 , channel_mapper|Mux119~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[136]~DUPLICATE , channel_mapper|out_data[136]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[136] , compressor|prev_wr_data[136], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[17].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[2]~feeder , frontend|sr_gen_loop[17].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[17].sr|out[2] , frontend|sr_gen_loop[17].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[130] , channel_mapper|out_data[130], logic_analyzer, 1
instance = comp, \channel_mapper|Mux117~0 , channel_mapper|Mux117~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux117~1 , channel_mapper|Mux117~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[138]~DUPLICATE , channel_mapper|out_data[138]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[138]~feeder , compressor|prev_wr_data[138]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[138] , compressor|prev_wr_data[138], logic_analyzer, 1
instance = comp, \compressor|Equal0~82 , compressor|Equal0~82, logic_analyzer, 1
instance = comp, \compressor|Equal0~88 , compressor|Equal0~88, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[0]~feeder , frontend|sr_gen_loop[26].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[0] , frontend|sr_gen_loop[26].sr|out[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[0] , frontend|sr_gen_loop[24].sr|out[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[0]~feeder , frontend|sr_gen_loop[22].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[0] , frontend|sr_gen_loop[22].sr|out[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[0] , frontend|sr_gen_loop[18].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|Mux111~0 , channel_mapper|Mux111~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux111~1 , channel_mapper|Mux111~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[144] , channel_mapper|out_data[144], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[0]~feeder , frontend|sr_gen_loop[20].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[0] , frontend|sr_gen_loop[20].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[144]~DUPLICATE , channel_mapper|out_data[144]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[0]~feeder , frontend|sr_gen_loop[19].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[0] , frontend|sr_gen_loop[19].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|Mux103~0 , channel_mapper|Mux103~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux103~1 , channel_mapper|Mux103~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[152] , channel_mapper|out_data[152], logic_analyzer, 1
instance = comp, \channel_mapper|Mux95~0 , channel_mapper|Mux95~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux95~1 , channel_mapper|Mux95~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[160] , channel_mapper|out_data[160], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[0] , frontend|sr_gen_loop[21].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[136] , channel_mapper|out_data[136], logic_analyzer, 1
instance = comp, \channel_mapper|Mux87~0 , channel_mapper|Mux87~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux87~1 , channel_mapper|Mux87~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[168]~DUPLICATE , channel_mapper|out_data[168]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux79~0 , channel_mapper|Mux79~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux79~1 , channel_mapper|Mux79~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[176] , channel_mapper|out_data[176], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[0] , frontend|sr_gen_loop[23].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[168] , channel_mapper|out_data[168], logic_analyzer, 1
instance = comp, \channel_mapper|Mux71~0 , channel_mapper|Mux71~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux71~1 , channel_mapper|Mux71~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[184]~DUPLICATE , channel_mapper|out_data[184]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux63~0 , channel_mapper|Mux63~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux63~1 , channel_mapper|Mux63~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[192] , channel_mapper|out_data[192], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[0]~feeder , frontend|sr_gen_loop[25].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[0] , frontend|sr_gen_loop[25].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[184] , channel_mapper|out_data[184], logic_analyzer, 1
instance = comp, \channel_mapper|Mux55~0 , channel_mapper|Mux55~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux55~1 , channel_mapper|Mux55~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[200] , channel_mapper|out_data[200], logic_analyzer, 1
instance = comp, \channel_mapper|Mux47~0 , channel_mapper|Mux47~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux47~1 , channel_mapper|Mux47~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[208]~DUPLICATE , channel_mapper|out_data[208]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[208] , compressor|prev_wr_data[208], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[2]~feeder , frontend|sr_gen_loop[26].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[2] , frontend|sr_gen_loop[26].sr|out[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[2] , frontend|sr_gen_loop[24].sr|out[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[2]~feeder , frontend|sr_gen_loop[20].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[2] , frontend|sr_gen_loop[20].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux109~0 , channel_mapper|Mux109~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[2] , frontend|sr_gen_loop[18].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux109~1 , channel_mapper|Mux109~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[146]~DUPLICATE , channel_mapper|out_data[146]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[2]~feeder , frontend|sr_gen_loop[19].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[2] , frontend|sr_gen_loop[19].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[138] , channel_mapper|out_data[138], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[146] , channel_mapper|out_data[146], logic_analyzer, 1
instance = comp, \channel_mapper|Mux101~0 , channel_mapper|Mux101~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux101~1 , channel_mapper|Mux101~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[154]~DUPLICATE , channel_mapper|out_data[154]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux93~0 , channel_mapper|Mux93~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux93~1 , channel_mapper|Mux93~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[162] , channel_mapper|out_data[162], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[2]~feeder , frontend|sr_gen_loop[23].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[2] , frontend|sr_gen_loop[23].sr|out[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[2]~feeder , frontend|sr_gen_loop[22].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[2] , frontend|sr_gen_loop[22].sr|out[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[2] , frontend|sr_gen_loop[21].sr|shift[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[2]~feeder , frontend|sr_gen_loop[21].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[2] , frontend|sr_gen_loop[21].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[154] , channel_mapper|out_data[154], logic_analyzer, 1
instance = comp, \channel_mapper|Mux85~0 , channel_mapper|Mux85~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux85~1 , channel_mapper|Mux85~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[170] , channel_mapper|out_data[170], logic_analyzer, 1
instance = comp, \channel_mapper|Mux77~0 , channel_mapper|Mux77~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux77~1 , channel_mapper|Mux77~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[178] , channel_mapper|out_data[178], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[170]~DUPLICATE , channel_mapper|out_data[170]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux69~0 , channel_mapper|Mux69~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux69~1 , channel_mapper|Mux69~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[186] , channel_mapper|out_data[186], logic_analyzer, 1
instance = comp, \channel_mapper|Mux61~0 , channel_mapper|Mux61~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux61~1 , channel_mapper|Mux61~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[194] , channel_mapper|out_data[194], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[2] , frontend|sr_gen_loop[25].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux53~0 , channel_mapper|Mux53~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux53~1 , channel_mapper|Mux53~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[202] , channel_mapper|out_data[202], logic_analyzer, 1
instance = comp, \channel_mapper|Mux45~0 , channel_mapper|Mux45~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux45~1 , channel_mapper|Mux45~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[210] , channel_mapper|out_data[210], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[210] , compressor|prev_wr_data[210], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[214] , compressor|prev_wr_data[214], logic_analyzer, 1
instance = comp, \compressor|Equal0~68 , compressor|Equal0~68, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[186] , compressor|prev_wr_data[186], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[4]~feeder , frontend|sr_gen_loop[23].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[23].sr|out[4] , frontend|sr_gen_loop[23].sr|out[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[21].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[21].sr|out[4] , frontend|sr_gen_loop[21].sr|out[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[19].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[4]~feeder , frontend|sr_gen_loop[19].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[19].sr|out[4] , frontend|sr_gen_loop[19].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[116]~DUPLICATE , channel_mapper|out_data[116]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux107~0 , channel_mapper|Mux107~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[18].sr|out[4] , frontend|sr_gen_loop[18].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux107~1 , channel_mapper|Mux107~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[148] , channel_mapper|out_data[148], logic_analyzer, 1
instance = comp, \channel_mapper|Mux99~0 , channel_mapper|Mux99~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux99~1 , channel_mapper|Mux99~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[156]~DUPLICATE , channel_mapper|out_data[156]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[100] , channel_mapper|out_data[100], logic_analyzer, 1
instance = comp, \channel_mapper|Mux91~0 , channel_mapper|Mux91~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[20].sr|out[4] , frontend|sr_gen_loop[20].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux91~1 , channel_mapper|Mux91~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[164]~DUPLICATE , channel_mapper|out_data[164]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux83~0 , channel_mapper|Mux83~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux83~1 , channel_mapper|Mux83~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[172] , channel_mapper|out_data[172], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[156] , channel_mapper|out_data[156], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[22].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[4]~feeder , frontend|sr_gen_loop[22].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[22].sr|out[4] , frontend|sr_gen_loop[22].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux75~0 , channel_mapper|Mux75~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux75~1 , channel_mapper|Mux75~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[180]~DUPLICATE , channel_mapper|out_data[180]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux67~0 , channel_mapper|Mux67~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux67~1 , channel_mapper|Mux67~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[188]~DUPLICATE , channel_mapper|out_data[188]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[184] , compressor|prev_wr_data[184], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[188]~feeder , compressor|prev_wr_data[188]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[188] , compressor|prev_wr_data[188], logic_analyzer, 1
instance = comp, \compressor|Equal0~73 , compressor|Equal0~73, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[178] , compressor|prev_wr_data[178], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[180] , compressor|prev_wr_data[180], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[182]~feeder , compressor|prev_wr_data[182]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[182] , compressor|prev_wr_data[182], logic_analyzer, 1
instance = comp, \compressor|Equal0~72 , compressor|Equal0~72, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[192] , compressor|prev_wr_data[192], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[190] , compressor|prev_wr_data[190], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[194] , compressor|prev_wr_data[194], logic_analyzer, 1
instance = comp, \compressor|Equal0~71 , compressor|Equal0~71, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[200] , compressor|prev_wr_data[200], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|shift[4] , frontend|sr_gen_loop[24].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[24].sr|out[4] , frontend|sr_gen_loop[24].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[164] , channel_mapper|out_data[164], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[188] , channel_mapper|out_data[188], logic_analyzer, 1
instance = comp, \channel_mapper|Mux59~0 , channel_mapper|Mux59~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux59~1 , channel_mapper|Mux59~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[196] , channel_mapper|out_data[196], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[196] , compressor|prev_wr_data[196], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[198] , compressor|prev_wr_data[198], logic_analyzer, 1
instance = comp, \compressor|Equal0~70 , compressor|Equal0~70, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[206] , compressor|prev_wr_data[206], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[25].sr|out[4] , frontend|sr_gen_loop[25].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[196]~DUPLICATE , channel_mapper|out_data[196]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux51~0 , channel_mapper|Mux51~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux51~1 , channel_mapper|Mux51~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[204]~DUPLICATE , channel_mapper|out_data[204]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[204] , compressor|prev_wr_data[204], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[202]~DUPLICATE , channel_mapper|out_data[202]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[202] , compressor|prev_wr_data[202], logic_analyzer, 1
instance = comp, \compressor|Equal0~69 , compressor|Equal0~69, logic_analyzer, 1
instance = comp, \compressor|Equal0~74 , compressor|Equal0~74, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[48] , compressor|prev_wr_data[48], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[46] , compressor|prev_wr_data[46], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[44] , compressor|prev_wr_data[44], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[46]~DUPLICATE , channel_mapper|out_data[46]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Equal0~89 , compressor|Equal0~89, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[40] , compressor|prev_wr_data[40], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[38] , compressor|prev_wr_data[38], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[42] , compressor|prev_wr_data[42], logic_analyzer, 1
instance = comp, \compressor|Equal0~90 , compressor|Equal0~90, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[26] , compressor|prev_wr_data[26], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[24] , compressor|prev_wr_data[24], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[22] , compressor|prev_wr_data[22], logic_analyzer, 1
instance = comp, \compressor|Equal0~92 , compressor|Equal0~92, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[4] , channel_mapper|out_data[4], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[8] , compressor|prev_wr_data[8], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[10] , compressor|prev_wr_data[10], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[4] , compressor|prev_wr_data[4], logic_analyzer, 1
instance = comp, \compressor|Equal0~93 , compressor|Equal0~93, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[16] , compressor|prev_wr_data[16], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[18]~DUPLICATE , compressor|prev_wr_data[18]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[20]~DUPLICATE , compressor|prev_wr_data[20]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Equal0~94 , compressor|Equal0~94, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[32] , compressor|prev_wr_data[32], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[34] , compressor|prev_wr_data[34], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[36] , compressor|prev_wr_data[36], logic_analyzer, 1
instance = comp, \compressor|Equal0~91 , compressor|Equal0~91, logic_analyzer, 1
instance = comp, \compressor|Equal0~95 , compressor|Equal0~95, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[170]~feeder , compressor|prev_wr_data[170]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[170] , compressor|prev_wr_data[170], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[168]~DUPLICATE , compressor|prev_wr_data[168]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[166] , compressor|prev_wr_data[166], logic_analyzer, 1
instance = comp, \compressor|Equal0~76 , compressor|Equal0~76, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[142] , compressor|prev_wr_data[142], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[144] , compressor|prev_wr_data[144], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[146] , compressor|prev_wr_data[146], logic_analyzer, 1
instance = comp, \compressor|Equal0~79 , compressor|Equal0~79, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[156]~feeder , compressor|prev_wr_data[156]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[156] , compressor|prev_wr_data[156], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[158]~feeder , compressor|prev_wr_data[158]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[158] , compressor|prev_wr_data[158], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[154] , compressor|prev_wr_data[154], logic_analyzer, 1
instance = comp, \compressor|Equal0~78 , compressor|Equal0~78, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[160] , compressor|prev_wr_data[160], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[164]~DUPLICATE , compressor|prev_wr_data[164]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[162] , compressor|prev_wr_data[162], logic_analyzer, 1
instance = comp, \compressor|Equal0~77 , compressor|Equal0~77, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[172] , compressor|prev_wr_data[172], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[174] , compressor|prev_wr_data[174], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[176] , compressor|prev_wr_data[176], logic_analyzer, 1
instance = comp, \compressor|Equal0~75 , compressor|Equal0~75, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[148] , compressor|prev_wr_data[148], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[152] , compressor|prev_wr_data[152], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[150] , compressor|prev_wr_data[150], logic_analyzer, 1
instance = comp, \compressor|Equal0~80 , compressor|Equal0~80, logic_analyzer, 1
instance = comp, \compressor|Equal0~81 , compressor|Equal0~81, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[92] , compressor|prev_wr_data[92], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[88] , compressor|prev_wr_data[88], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[90] , compressor|prev_wr_data[90], logic_analyzer, 1
instance = comp, \compressor|Equal0~96 , compressor|Equal0~96, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[82] , compressor|prev_wr_data[82], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[86] , compressor|prev_wr_data[86], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[84]~DUPLICATE , compressor|prev_wr_data[84]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Equal0~97 , compressor|Equal0~97, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[68] , compressor|prev_wr_data[68], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[66] , compressor|prev_wr_data[66], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[64] , compressor|prev_wr_data[64], logic_analyzer, 1
instance = comp, \compressor|Equal0~101 , compressor|Equal0~101, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[70] , compressor|prev_wr_data[70], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[72] , compressor|prev_wr_data[72], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[74] , compressor|prev_wr_data[74], logic_analyzer, 1
instance = comp, \compressor|Equal0~99 , compressor|Equal0~99, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[80]~feeder , compressor|prev_wr_data[80]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[80]~DUPLICATE , compressor|prev_wr_data[80]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[78]~feeder , compressor|prev_wr_data[78]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[78] , compressor|prev_wr_data[78], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[76] , compressor|prev_wr_data[76], logic_analyzer, 1
instance = comp, \compressor|Equal0~98 , compressor|Equal0~98, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[50] , compressor|prev_wr_data[50], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[58] , compressor|prev_wr_data[58], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[54]~feeder , compressor|prev_wr_data[54]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[54] , compressor|prev_wr_data[54], logic_analyzer, 1
instance = comp, \compressor|Equal0~100 , compressor|Equal0~100, logic_analyzer, 1
instance = comp, \compressor|Equal0~102 , compressor|Equal0~102, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[30].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[2]~feeder , frontend|sr_gen_loop[30].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[2] , frontend|sr_gen_loop[30].sr|out[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[2]~feeder , frontend|sr_gen_loop[28].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[2] , frontend|sr_gen_loop[28].sr|out[2], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[2]~feeder , frontend|sr_gen_loop[27].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[2] , frontend|sr_gen_loop[27].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux37~0 , channel_mapper|Mux37~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux37~1 , channel_mapper|Mux37~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[218] , channel_mapper|out_data[218], logic_analyzer, 1
instance = comp, \channel_mapper|Mux29~0 , channel_mapper|Mux29~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux29~1 , channel_mapper|Mux29~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[226] , channel_mapper|out_data[226], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[29].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[2]~feeder , frontend|sr_gen_loop[29].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[2] , frontend|sr_gen_loop[29].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux21~0 , channel_mapper|Mux21~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux21~1 , channel_mapper|Mux21~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[234] , channel_mapper|out_data[234], logic_analyzer, 1
instance = comp, \channel_mapper|Mux13~0 , channel_mapper|Mux13~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux13~1 , channel_mapper|Mux13~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[242]~DUPLICATE , channel_mapper|out_data[242]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[242] , compressor|prev_wr_data[242], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[246] , channel_mapper|out_data[246], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[246] , compressor|prev_wr_data[246], logic_analyzer, 1
instance = comp, \compressor|Equal0~64 , compressor|Equal0~64, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[234]~DUPLICATE , channel_mapper|out_data[234]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[234] , compressor|prev_wr_data[234], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[230] , compressor|prev_wr_data[230], logic_analyzer, 1
instance = comp, \compressor|Equal0~66 , compressor|Equal0~66, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[238] , compressor|prev_wr_data[238], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[226] , compressor|prev_wr_data[226], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[222]~DUPLICATE , compressor|prev_wr_data[222]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[218] , compressor|prev_wr_data[218], logic_analyzer, 1
instance = comp, \compressor|Equal0~65 , compressor|Equal0~65, logic_analyzer, 1
instance = comp, \compressor|Equal0~67 , compressor|Equal0~67, logic_analyzer, 1
instance = comp, \compressor|Equal0~103 , compressor|Equal0~103, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[6]~DUPLICATE , frontend|sr_gen_loop[31].sr|shift[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[7]~feeder , frontend|sr_gen_loop[31].sr|shift[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[7] , frontend|sr_gen_loop[31].sr|shift[7], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[7]~feeder , frontend|sr_gen_loop[31].sr|out[7]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[7] , frontend|sr_gen_loop[31].sr|out[7], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[247] , channel_mapper|out_data[247], logic_analyzer, 1
instance = comp, \channel_mapper|Mux0~0 , channel_mapper|Mux0~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux0~1 , channel_mapper|Mux0~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[255] , channel_mapper|out_data[255], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[255] , compressor|prev_wr_data[255], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[31].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[4] , frontend|sr_gen_loop[31].sr|out[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[4]~feeder , frontend|sr_gen_loop[27].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[4] , frontend|sr_gen_loop[27].sr|out[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[26].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[4]~feeder , frontend|sr_gen_loop[26].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[26].sr|out[4] , frontend|sr_gen_loop[26].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[180] , channel_mapper|out_data[180], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[204] , channel_mapper|out_data[204], logic_analyzer, 1
instance = comp, \channel_mapper|Mux43~0 , channel_mapper|Mux43~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux43~1 , channel_mapper|Mux43~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[212] , channel_mapper|out_data[212], logic_analyzer, 1
instance = comp, \channel_mapper|Mux35~0 , channel_mapper|Mux35~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux35~1 , channel_mapper|Mux35~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[220] , channel_mapper|out_data[220], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[4]~feeder , frontend|sr_gen_loop[30].sr|out[4]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[4] , frontend|sr_gen_loop[30].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux27~0 , channel_mapper|Mux27~0, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|shift[4] , frontend|sr_gen_loop[28].sr|shift[4], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[4] , frontend|sr_gen_loop[28].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux27~1 , channel_mapper|Mux27~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[228] , channel_mapper|out_data[228], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[212]~DUPLICATE , channel_mapper|out_data[212]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|shift[4]~DUPLICATE , frontend|sr_gen_loop[29].sr|shift[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[4] , frontend|sr_gen_loop[29].sr|out[4], logic_analyzer, 1
instance = comp, \channel_mapper|Mux19~0 , channel_mapper|Mux19~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux19~1 , channel_mapper|Mux19~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[236] , channel_mapper|out_data[236], logic_analyzer, 1
instance = comp, \channel_mapper|Mux11~0 , channel_mapper|Mux11~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux11~1 , channel_mapper|Mux11~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[244]~DUPLICATE , channel_mapper|out_data[244]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[236]~DUPLICATE , channel_mapper|out_data[236]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux3~0 , channel_mapper|Mux3~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux3~1 , channel_mapper|Mux3~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[252] , channel_mapper|out_data[252], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[252] , compressor|prev_wr_data[252], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[0]~feeder , frontend|sr_gen_loop[31].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[0] , frontend|sr_gen_loop[31].sr|out[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[30].sr|out[0] , frontend|sr_gen_loop[30].sr|out[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[28].sr|out[0] , frontend|sr_gen_loop[28].sr|out[0], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[27].sr|out[0] , frontend|sr_gen_loop[27].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[88] , channel_mapper|out_data[88], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[208] , channel_mapper|out_data[208], logic_analyzer, 1
instance = comp, \channel_mapper|Mux39~0 , channel_mapper|Mux39~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux39~1 , channel_mapper|Mux39~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[216] , channel_mapper|out_data[216], logic_analyzer, 1
instance = comp, \channel_mapper|Mux31~0 , channel_mapper|Mux31~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux31~1 , channel_mapper|Mux31~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[224] , channel_mapper|out_data[224], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[0]~feeder , frontend|sr_gen_loop[29].sr|out[0]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[29].sr|out[0] , frontend|sr_gen_loop[29].sr|out[0], logic_analyzer, 1
instance = comp, \channel_mapper|Mux23~0 , channel_mapper|Mux23~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux23~1 , channel_mapper|Mux23~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[232] , channel_mapper|out_data[232], logic_analyzer, 1
instance = comp, \channel_mapper|Mux15~0 , channel_mapper|Mux15~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux15~1 , channel_mapper|Mux15~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[240] , channel_mapper|out_data[240], logic_analyzer, 1
instance = comp, \channel_mapper|Mux7~0 , channel_mapper|Mux7~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux7~1 , channel_mapper|Mux7~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[248] , channel_mapper|out_data[248], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[248] , compressor|prev_wr_data[248], logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|shift[2]~DUPLICATE , frontend|sr_gen_loop[31].sr|shift[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[2]~feeder , frontend|sr_gen_loop[31].sr|out[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|sr_gen_loop[31].sr|out[2] , frontend|sr_gen_loop[31].sr|out[2], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[242] , channel_mapper|out_data[242], logic_analyzer, 1
instance = comp, \channel_mapper|Mux5~0 , channel_mapper|Mux5~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux5~1 , channel_mapper|Mux5~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[250] , channel_mapper|out_data[250], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[250] , compressor|prev_wr_data[250], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[250]~DUPLICATE , channel_mapper|out_data[250]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Equal0~0 , compressor|Equal0~0, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[244] , compressor|prev_wr_data[244], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[240] , compressor|prev_wr_data[240], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[236] , compressor|prev_wr_data[236], logic_analyzer, 1
instance = comp, \compressor|Equal0~2 , compressor|Equal0~2, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[232] , compressor|prev_wr_data[232], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[228]~DUPLICATE , compressor|prev_wr_data[228]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[224] , compressor|prev_wr_data[224], logic_analyzer, 1
instance = comp, \compressor|Equal0~1 , compressor|Equal0~1, logic_analyzer, 1
instance = comp, \compressor|Equal0~3 , compressor|Equal0~3, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[195] , compressor|prev_wr_data[195], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[193] , compressor|prev_wr_data[193], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[197]~DUPLICATE , compressor|prev_wr_data[197]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Equal0~6 , compressor|Equal0~6, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[175] , compressor|prev_wr_data[175], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[179] , compressor|prev_wr_data[179], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[177]~feeder , compressor|prev_wr_data[177]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[177] , compressor|prev_wr_data[177], logic_analyzer, 1
instance = comp, \compressor|Equal0~8 , compressor|Equal0~8, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[220]~DUPLICATE , compressor|prev_wr_data[220]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[212] , compressor|prev_wr_data[212], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[216]~feeder , compressor|prev_wr_data[216]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[216] , compressor|prev_wr_data[216], logic_analyzer, 1
instance = comp, \compressor|Equal0~4 , compressor|Equal0~4, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[189] , compressor|prev_wr_data[189], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[191]~feeder , compressor|prev_wr_data[191]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[191] , compressor|prev_wr_data[191], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[187] , compressor|prev_wr_data[187], logic_analyzer, 1
instance = comp, \compressor|Equal0~7 , compressor|Equal0~7, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[183]~DUPLICATE , compressor|prev_wr_data[183]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[181] , compressor|prev_wr_data[181], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[185] , compressor|prev_wr_data[185], logic_analyzer, 1
instance = comp, \compressor|Equal0~9 , compressor|Equal0~9, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[199] , compressor|prev_wr_data[199], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[201]~DUPLICATE , channel_mapper|out_data[201]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[201] , compressor|prev_wr_data[201], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[203] , compressor|prev_wr_data[203], logic_analyzer, 1
instance = comp, \compressor|Equal0~5 , compressor|Equal0~5, logic_analyzer, 1
instance = comp, \compressor|Equal0~10 , compressor|Equal0~10, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[83] , compressor|prev_wr_data[83], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[85] , compressor|prev_wr_data[85], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[81] , compressor|prev_wr_data[81], logic_analyzer, 1
instance = comp, \compressor|Equal0~32 , compressor|Equal0~32, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[43] , compressor|prev_wr_data[43], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[39] , compressor|prev_wr_data[39], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[41] , compressor|prev_wr_data[41], logic_analyzer, 1
instance = comp, \compressor|Equal0~25 , compressor|Equal0~25, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[37] , compressor|prev_wr_data[37], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[35] , compressor|prev_wr_data[35], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[33] , compressor|prev_wr_data[33], logic_analyzer, 1
instance = comp, \compressor|Equal0~26 , compressor|Equal0~26, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[12] , compressor|prev_wr_data[12], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[15] , compressor|prev_wr_data[15], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[9] , compressor|prev_wr_data[9], logic_analyzer, 1
instance = comp, \compressor|Equal0~30 , compressor|Equal0~30, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[1] , compressor|prev_wr_data[1], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[7] , compressor|prev_wr_data[7], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[3]~DUPLICATE , compressor|prev_wr_data[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Equal0~29 , compressor|Equal0~29, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[23] , compressor|prev_wr_data[23], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[31] , compressor|prev_wr_data[31], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[28] , compressor|prev_wr_data[28], logic_analyzer, 1
instance = comp, \compressor|Equal0~27 , compressor|Equal0~27, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[17] , compressor|prev_wr_data[17], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[19]~feeder , compressor|prev_wr_data[19]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[19] , compressor|prev_wr_data[19], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[21] , compressor|prev_wr_data[21], logic_analyzer, 1
instance = comp, \compressor|Equal0~28 , compressor|Equal0~28, logic_analyzer, 1
instance = comp, \compressor|Equal0~31 , compressor|Equal0~31, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[67]~DUPLICATE , compressor|prev_wr_data[67]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[65]~DUPLICATE , compressor|prev_wr_data[65]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[63] , compressor|prev_wr_data[63], logic_analyzer, 1
instance = comp, \compressor|Equal0~35 , compressor|Equal0~35, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[60] , compressor|prev_wr_data[60], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[52] , compressor|prev_wr_data[52], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[56] , compressor|prev_wr_data[56], logic_analyzer, 1
instance = comp, \compressor|Equal0~37 , compressor|Equal0~37, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[73] , compressor|prev_wr_data[73], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[69] , compressor|prev_wr_data[69], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[71] , compressor|prev_wr_data[71], logic_analyzer, 1
instance = comp, \compressor|Equal0~34 , compressor|Equal0~34, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[47] , compressor|prev_wr_data[47], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[45] , compressor|prev_wr_data[45], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[49]~DUPLICATE , compressor|prev_wr_data[49]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Equal0~36 , compressor|Equal0~36, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[75] , compressor|prev_wr_data[75], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[79] , compressor|prev_wr_data[79], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[77] , compressor|prev_wr_data[77], logic_analyzer, 1
instance = comp, \compressor|Equal0~33 , compressor|Equal0~33, logic_analyzer, 1
instance = comp, \compressor|Equal0~38 , compressor|Equal0~38, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[131] , compressor|prev_wr_data[131], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[129] , compressor|prev_wr_data[129], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[124] , compressor|prev_wr_data[124], logic_analyzer, 1
instance = comp, \compressor|Equal0~19 , compressor|Equal0~19, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[101] , compressor|prev_wr_data[101], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[99] , compressor|prev_wr_data[99], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[108] , compressor|prev_wr_data[108], logic_analyzer, 1
instance = comp, \compressor|Equal0~21 , compressor|Equal0~21, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[112] , compressor|prev_wr_data[112], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[116] , compressor|prev_wr_data[116], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[120] , compressor|prev_wr_data[120], logic_analyzer, 1
instance = comp, \compressor|Equal0~20 , compressor|Equal0~20, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[97] , compressor|prev_wr_data[97], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[95] , compressor|prev_wr_data[95], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[93] , compressor|prev_wr_data[93], logic_analyzer, 1
instance = comp, \compressor|Equal0~23 , compressor|Equal0~23, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[135]~DUPLICATE , channel_mapper|out_data[135]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[135]~feeder , compressor|prev_wr_data[135]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[135] , compressor|prev_wr_data[135], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[133] , compressor|prev_wr_data[133], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[137] , compressor|prev_wr_data[137], logic_analyzer, 1
instance = comp, \compressor|Equal0~18 , compressor|Equal0~18, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[89] , compressor|prev_wr_data[89], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[91] , compressor|prev_wr_data[91], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[87] , compressor|prev_wr_data[87], logic_analyzer, 1
instance = comp, \compressor|Equal0~22 , compressor|Equal0~22, logic_analyzer, 1
instance = comp, \compressor|Equal0~24 , compressor|Equal0~24, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[163] , compressor|prev_wr_data[163], logic_analyzer, 1
instance = comp, \channel_mapper|out_data[167]~DUPLICATE , channel_mapper|out_data[167]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[167] , compressor|prev_wr_data[167], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[165]~feeder , compressor|prev_wr_data[165]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[165] , compressor|prev_wr_data[165], logic_analyzer, 1
instance = comp, \compressor|Equal0~12 , compressor|Equal0~12, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[149] , compressor|prev_wr_data[149], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[145] , compressor|prev_wr_data[145], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[147] , compressor|prev_wr_data[147], logic_analyzer, 1
instance = comp, \compressor|Equal0~16 , compressor|Equal0~16, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[169] , compressor|prev_wr_data[169], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[171] , compressor|prev_wr_data[171], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[173]~feeder , compressor|prev_wr_data[173]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[173] , compressor|prev_wr_data[173], logic_analyzer, 1
instance = comp, \compressor|Equal0~11 , compressor|Equal0~11, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[143] , compressor|prev_wr_data[143], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[141] , compressor|prev_wr_data[141], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[139] , compressor|prev_wr_data[139], logic_analyzer, 1
instance = comp, \compressor|Equal0~15 , compressor|Equal0~15, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[157]~DUPLICATE , channel_mapper|out_data[157]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[157] , compressor|prev_wr_data[157], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[159] , compressor|prev_wr_data[159], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[161]~feeder , compressor|prev_wr_data[161]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[161] , compressor|prev_wr_data[161], logic_analyzer, 1
instance = comp, \compressor|Equal0~13 , compressor|Equal0~13, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[151] , compressor|prev_wr_data[151], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[153]~feeder , compressor|prev_wr_data[153]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[153] , compressor|prev_wr_data[153], logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[155] , compressor|prev_wr_data[155], logic_analyzer, 1
instance = comp, \compressor|Equal0~14 , compressor|Equal0~14, logic_analyzer, 1
instance = comp, \compressor|Equal0~17 , compressor|Equal0~17, logic_analyzer, 1
instance = comp, \compressor|Equal0~39 , compressor|Equal0~39, logic_analyzer, 1
instance = comp, \compressor|Equal0~104 , compressor|Equal0~104, logic_analyzer, 1
instance = comp, \compressor|prev_wr_same , compressor|prev_wr_same, logic_analyzer, 1
instance = comp, \compressor|out_valid~0 , compressor|out_valid~0, logic_analyzer, 1
instance = comp, \compressor|out_valid , compressor|out_valid, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|valid_wrreq~0 , sdram_iface|fifo|dcfifo_component|auto_generated|valid_wrreq~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , u0|pll_mem|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , u0|pll_mem|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|general[0].gpll~PLL_RECONFIG , u0|pll_mem|altera_pll_i|general[0].gpll~PLL_RECONFIG, logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , u0|pll_mem|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|outclk_wire[0]~CLKENA0 , u0|pll_mem|altera_pll_i|outclk_wire[0]~CLKENA0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[4] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[4], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[7] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[7], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7], logic_analyzer, 1
instance = comp, \sdram_iface|fill_terminate_buf[0]~0 , sdram_iface|fill_terminate_buf[0]~0, logic_analyzer, 1
instance = comp, \reset_sdram|bufs[0]~feeder , reset_sdram|bufs[0]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 , u0|mm_interconnect_0|cmd_mux_001|src_payload~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], logic_analyzer, 1
instance = comp, \mm|reg_writedata[1]~feeder , mm|reg_writedata[1]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[1] , mm|reg_writedata[1], logic_analyzer, 1
instance = comp, \reg_CTRL[1] , reg_CTRL[1], logic_analyzer, 1
instance = comp, \comb~1 , comb~1, logic_analyzer, 1
instance = comp, \reset_sdram|bufs[0] , reset_sdram|bufs[0], logic_analyzer, 1
instance = comp, \reset_sdram|bufs[1] , reset_sdram|bufs[1], logic_analyzer, 1
instance = comp, \reset_sdram|bufs[2] , reset_sdram|bufs[2], logic_analyzer, 1
instance = comp, \reset_sdram|rst_out~0 , reset_sdram|rst_out~0, logic_analyzer, 1
instance = comp, \reset_sdram|rst_out , reset_sdram|rst_out, logic_analyzer, 1
instance = comp, \sdram_iface|fill_terminate_buf[0] , sdram_iface|fill_terminate_buf[0], logic_analyzer, 1
instance = comp, \sdram_iface|fill_terminate_buf[1] , sdram_iface|fill_terminate_buf[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[1] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|valid_rdreq~1 , sdram_iface|fifo|dcfifo_component|auto_generated|valid_rdreq~1, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[1] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[0] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[3] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[3], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[0] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[3] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[3], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|Add0~1 , sdram_iface|Add0~1, logic_analyzer, 1
instance = comp, \~GND , ~GND, logic_analyzer, 1
instance = comp, \sdram_iface|fill_launch_buf[0] , sdram_iface|fill_launch_buf[0], logic_analyzer, 1
instance = comp, \sdram_iface|fill_launch_buf[1]~DUPLICATE , sdram_iface|fill_launch_buf[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address~0 , sdram_iface|sdram_address~0, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[0] , sdram_iface|sdram_address[0], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~5 , sdram_iface|Add0~5, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[1] , sdram_iface|sdram_address[1], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~9 , sdram_iface|Add0~9, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[2] , sdram_iface|sdram_address[2], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~13 , sdram_iface|Add0~13, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[3] , sdram_iface|sdram_address[3], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~17 , sdram_iface|Add0~17, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[4] , sdram_iface|sdram_address[4], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~21 , sdram_iface|Add0~21, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[5] , sdram_iface|sdram_address[5], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~25 , sdram_iface|Add0~25, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[6] , sdram_iface|sdram_address[6], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~29 , sdram_iface|Add0~29, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[7] , sdram_iface|sdram_address[7], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~33 , sdram_iface|Add0~33, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[8] , sdram_iface|sdram_address[8], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~37 , sdram_iface|Add0~37, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[9] , sdram_iface|sdram_address[9], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~41 , sdram_iface|Add0~41, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[10] , sdram_iface|sdram_address[10], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~45 , sdram_iface|Add0~45, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[11] , sdram_iface|sdram_address[11], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~49 , sdram_iface|Add0~49, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[12] , sdram_iface|sdram_address[12], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~53 , sdram_iface|Add0~53, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[13] , sdram_iface|sdram_address[13], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~57 , sdram_iface|Add0~57, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[14] , sdram_iface|sdram_address[14], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~61 , sdram_iface|Add0~61, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[15] , sdram_iface|sdram_address[15], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~65 , sdram_iface|Add0~65, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[16] , sdram_iface|sdram_address[16], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~69 , sdram_iface|Add0~69, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[17] , sdram_iface|sdram_address[17], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~73 , sdram_iface|Add0~73, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[18] , sdram_iface|sdram_address[18], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~77 , sdram_iface|Add0~77, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[19] , sdram_iface|sdram_address[19], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~81 , sdram_iface|Add0~81, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[20] , sdram_iface|sdram_address[20], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~85 , sdram_iface|Add0~85, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[21] , sdram_iface|sdram_address[21], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~89 , sdram_iface|Add0~89, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[22] , sdram_iface|sdram_address[22], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~93 , sdram_iface|Add0~93, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[23] , sdram_iface|sdram_address[23], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~97 , sdram_iface|Add0~97, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[24] , sdram_iface|sdram_address[24], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~101 , sdram_iface|Add0~101, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[25] , sdram_iface|sdram_address[25], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~105 , sdram_iface|Add0~105, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[26] , sdram_iface|sdram_address[26], logic_analyzer, 1
instance = comp, \sdram_iface|Equal0~0 , sdram_iface|Equal0~0, logic_analyzer, 1
instance = comp, \sdram_iface|Equal0~3 , sdram_iface|Equal0~3, logic_analyzer, 1
instance = comp, \sdram_iface|Equal0~2 , sdram_iface|Equal0~2, logic_analyzer, 1
instance = comp, \sdram_iface|Equal0~1 , sdram_iface|Equal0~1, logic_analyzer, 1
instance = comp, \sdram_iface|Equal0~4 , sdram_iface|Equal0~4, logic_analyzer, 1
instance = comp, \sdram_iface|Equal0~5 , sdram_iface|Equal0~5, logic_analyzer, 1
instance = comp, \sdram_iface|state~0 , sdram_iface|state~0, logic_analyzer, 1
instance = comp, \sdram_iface|fill_launch_buf[1] , sdram_iface|fill_launch_buf[1], logic_analyzer, 1
instance = comp, \sdram_iface|state , sdram_iface|state, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , sdram_iface|fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[8] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[8], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[8] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[8], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[7] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[7], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[6] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[6], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , sdram_iface|fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_write~0 , sdram_iface|sdram_write~0, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_write , sdram_iface|sdram_write, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[0] , compressor|ctr_repeat[0], logic_analyzer, 1
instance = comp, \compressor|Add0~1 , compressor|Add0~1, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[0]~DUPLICATE , compressor|ctr_repeat[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[0]~feeder , compressor|out_data[0]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[98]~0 , compressor|out_data[98]~0, logic_analyzer, 1
instance = comp, \compressor|out_data[0] , compressor|out_data[0], logic_analyzer, 1
instance = comp, \mem_wr_data[0]~0 , mem_wr_data[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[2] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[2], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ram_address_a[7] , sdram_iface|fifo|dcfifo_component|auto_generated|ram_address_a[7], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[1]~DUPLICATE , compressor|ctr_repeat[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~5 , compressor|Add0~5, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[1] , compressor|ctr_repeat[1], logic_analyzer, 1
instance = comp, \compressor|out_data[1]~feeder , compressor|out_data[1]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[1] , compressor|out_data[1], logic_analyzer, 1
instance = comp, \mem_wr_data[1]~1 , mem_wr_data[1]~1, logic_analyzer, 1
instance = comp, \compressor|Add0~9 , compressor|Add0~9, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[2] , compressor|ctr_repeat[2], logic_analyzer, 1
instance = comp, \compressor|out_data[2]~feeder , compressor|out_data[2]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[2] , compressor|out_data[2], logic_analyzer, 1
instance = comp, \mem_wr_data[2]~2 , mem_wr_data[2]~2, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[3] , compressor|ctr_repeat[3], logic_analyzer, 1
instance = comp, \compressor|Add0~13 , compressor|Add0~13, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[3]~DUPLICATE , compressor|ctr_repeat[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[3]~feeder , compressor|out_data[3]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[3] , compressor|prev_wr_data[3], logic_analyzer, 1
instance = comp, \compressor|out_data[3] , compressor|out_data[3], logic_analyzer, 1
instance = comp, \mem_wr_data[3]~3 , mem_wr_data[3]~3, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[4]~DUPLICATE , compressor|ctr_repeat[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~17 , compressor|Add0~17, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[4] , compressor|ctr_repeat[4], logic_analyzer, 1
instance = comp, \compressor|out_data[4]~feeder , compressor|out_data[4]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[4] , compressor|out_data[4], logic_analyzer, 1
instance = comp, \mem_wr_data[4]~4 , mem_wr_data[4]~4, logic_analyzer, 1
instance = comp, \compressor|Add0~21 , compressor|Add0~21, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[5] , compressor|ctr_repeat[5], logic_analyzer, 1
instance = comp, \compressor|out_data[5]~feeder , compressor|out_data[5]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[5] , compressor|prev_wr_data[5], logic_analyzer, 1
instance = comp, \compressor|out_data[5] , compressor|out_data[5], logic_analyzer, 1
instance = comp, \mem_wr_data[5]~5 , mem_wr_data[5]~5, logic_analyzer, 1
instance = comp, \compressor|Add0~25 , compressor|Add0~25, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[6] , compressor|ctr_repeat[6], logic_analyzer, 1
instance = comp, \compressor|out_data[6]~feeder , compressor|out_data[6]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[6] , compressor|out_data[6], logic_analyzer, 1
instance = comp, \mem_wr_data[6]~6 , mem_wr_data[6]~6, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[7]~DUPLICATE , compressor|ctr_repeat[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~29 , compressor|Add0~29, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[7] , compressor|ctr_repeat[7], logic_analyzer, 1
instance = comp, \compressor|out_data[7]~feeder , compressor|out_data[7]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[7] , compressor|out_data[7], logic_analyzer, 1
instance = comp, \mem_wr_data[7]~7 , mem_wr_data[7]~7, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[8] , channel_mapper|out_data[8], logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[8] , compressor|ctr_repeat[8], logic_analyzer, 1
instance = comp, \compressor|Add0~33 , compressor|Add0~33, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[8]~DUPLICATE , compressor|ctr_repeat[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[8]~feeder , compressor|out_data[8]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[8]~DUPLICATE , compressor|prev_wr_data[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[8] , compressor|out_data[8], logic_analyzer, 1
instance = comp, \mem_wr_data[8]~8 , mem_wr_data[8]~8, logic_analyzer, 1
instance = comp, \compressor|Add0~37 , compressor|Add0~37, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[9] , compressor|ctr_repeat[9], logic_analyzer, 1
instance = comp, \compressor|out_data[9]~feeder , compressor|out_data[9]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[9] , compressor|out_data[9], logic_analyzer, 1
instance = comp, \mem_wr_data[9]~9 , mem_wr_data[9]~9, logic_analyzer, 1
instance = comp, \compressor|Add0~41 , compressor|Add0~41, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[10] , compressor|ctr_repeat[10], logic_analyzer, 1
instance = comp, \compressor|out_data[10]~feeder , compressor|out_data[10]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[10]~DUPLICATE , compressor|prev_wr_data[10]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[10] , compressor|out_data[10], logic_analyzer, 1
instance = comp, \mem_wr_data[10]~10 , mem_wr_data[10]~10, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[11]~DUPLICATE , compressor|ctr_repeat[11]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~45 , compressor|Add0~45, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[11] , compressor|ctr_repeat[11], logic_analyzer, 1
instance = comp, \compressor|out_data[11]~feeder , compressor|out_data[11]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[11] , compressor|out_data[11], logic_analyzer, 1
instance = comp, \mem_wr_data[11]~11 , mem_wr_data[11]~11, logic_analyzer, 1
instance = comp, \compressor|Add0~49 , compressor|Add0~49, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[12] , compressor|ctr_repeat[12], logic_analyzer, 1
instance = comp, \compressor|out_data[12]~feeder , compressor|out_data[12]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[12] , compressor|out_data[12], logic_analyzer, 1
instance = comp, \mem_wr_data[12]~12 , mem_wr_data[12]~12, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[13] , compressor|ctr_repeat[13], logic_analyzer, 1
instance = comp, \compressor|Add0~53 , compressor|Add0~53, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[13]~DUPLICATE , compressor|ctr_repeat[13]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[13]~feeder , compressor|out_data[13]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[13] , compressor|out_data[13], logic_analyzer, 1
instance = comp, \mem_wr_data[13]~13 , mem_wr_data[13]~13, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[14]~DUPLICATE , compressor|ctr_repeat[14]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~57 , compressor|Add0~57, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[14] , compressor|ctr_repeat[14], logic_analyzer, 1
instance = comp, \compressor|out_data[14]~feeder , compressor|out_data[14]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[14] , compressor|out_data[14], logic_analyzer, 1
instance = comp, \mem_wr_data[14]~14 , mem_wr_data[14]~14, logic_analyzer, 1
instance = comp, \compressor|Add0~61 , compressor|Add0~61, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[15] , compressor|ctr_repeat[15], logic_analyzer, 1
instance = comp, \compressor|out_data[15]~feeder , compressor|out_data[15]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[15] , compressor|out_data[15], logic_analyzer, 1
instance = comp, \mem_wr_data[15]~15 , mem_wr_data[15]~15, logic_analyzer, 1
instance = comp, \compressor|Add0~65 , compressor|Add0~65, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[16] , compressor|ctr_repeat[16], logic_analyzer, 1
instance = comp, \compressor|out_data[16]~feeder , compressor|out_data[16]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[16] , compressor|out_data[16], logic_analyzer, 1
instance = comp, \mem_wr_data[16]~16 , mem_wr_data[16]~16, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[17]~DUPLICATE , compressor|ctr_repeat[17]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~69 , compressor|Add0~69, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[17] , compressor|ctr_repeat[17], logic_analyzer, 1
instance = comp, \compressor|out_data[17]~feeder , compressor|out_data[17]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[17] , compressor|out_data[17], logic_analyzer, 1
instance = comp, \mem_wr_data[17]~17 , mem_wr_data[17]~17, logic_analyzer, 1
instance = comp, \compressor|Add0~73 , compressor|Add0~73, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[18] , compressor|ctr_repeat[18], logic_analyzer, 1
instance = comp, \compressor|out_data[18]~feeder , compressor|out_data[18]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[18] , compressor|prev_wr_data[18], logic_analyzer, 1
instance = comp, \compressor|out_data[18] , compressor|out_data[18], logic_analyzer, 1
instance = comp, \mem_wr_data[18]~18 , mem_wr_data[18]~18, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[19]~DUPLICATE , compressor|ctr_repeat[19]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~77 , compressor|Add0~77, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[19] , compressor|ctr_repeat[19], logic_analyzer, 1
instance = comp, \compressor|out_data[19]~feeder , compressor|out_data[19]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[19] , compressor|out_data[19], logic_analyzer, 1
instance = comp, \mem_wr_data[19]~19 , mem_wr_data[19]~19, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[20] , compressor|ctr_repeat[20], logic_analyzer, 1
instance = comp, \compressor|Add0~81 , compressor|Add0~81, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[20]~DUPLICATE , compressor|ctr_repeat[20]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[20]~feeder , compressor|out_data[20]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[20] , compressor|prev_wr_data[20], logic_analyzer, 1
instance = comp, \compressor|out_data[20] , compressor|out_data[20], logic_analyzer, 1
instance = comp, \mem_wr_data[20]~20 , mem_wr_data[20]~20, logic_analyzer, 1
instance = comp, \compressor|Add0~85 , compressor|Add0~85, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[21] , compressor|ctr_repeat[21], logic_analyzer, 1
instance = comp, \compressor|out_data[21]~feeder , compressor|out_data[21]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[21] , compressor|out_data[21], logic_analyzer, 1
instance = comp, \mem_wr_data[21]~21 , mem_wr_data[21]~21, logic_analyzer, 1
instance = comp, \compressor|Add0~89 , compressor|Add0~89, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[22] , compressor|ctr_repeat[22], logic_analyzer, 1
instance = comp, \compressor|out_data[22]~feeder , compressor|out_data[22]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[22] , compressor|out_data[22], logic_analyzer, 1
instance = comp, \mem_wr_data[22]~22 , mem_wr_data[22]~22, logic_analyzer, 1
instance = comp, \compressor|Add0~93 , compressor|Add0~93, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[23] , compressor|ctr_repeat[23], logic_analyzer, 1
instance = comp, \compressor|out_data[23]~feeder , compressor|out_data[23]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[23] , compressor|out_data[23], logic_analyzer, 1
instance = comp, \mem_wr_data[23]~23 , mem_wr_data[23]~23, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[24]~DUPLICATE , compressor|ctr_repeat[24]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~97 , compressor|Add0~97, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[24] , compressor|ctr_repeat[24], logic_analyzer, 1
instance = comp, \compressor|out_data[24]~feeder , compressor|out_data[24]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[24] , compressor|out_data[24], logic_analyzer, 1
instance = comp, \mem_wr_data[24]~24 , mem_wr_data[24]~24, logic_analyzer, 1
instance = comp, \compressor|Add0~101 , compressor|Add0~101, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[25] , compressor|ctr_repeat[25], logic_analyzer, 1
instance = comp, \compressor|out_data[25]~feeder , compressor|out_data[25]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[25] , compressor|out_data[25], logic_analyzer, 1
instance = comp, \mem_wr_data[25]~25 , mem_wr_data[25]~25, logic_analyzer, 1
instance = comp, \compressor|Add0~105 , compressor|Add0~105, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[26] , compressor|ctr_repeat[26], logic_analyzer, 1
instance = comp, \compressor|out_data[26]~feeder , compressor|out_data[26]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[26] , compressor|out_data[26], logic_analyzer, 1
instance = comp, \mem_wr_data[26]~26 , mem_wr_data[26]~26, logic_analyzer, 1
instance = comp, \compressor|Add0~109 , compressor|Add0~109, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[27] , compressor|ctr_repeat[27], logic_analyzer, 1
instance = comp, \compressor|out_data[27]~feeder , compressor|out_data[27]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[27] , compressor|out_data[27], logic_analyzer, 1
instance = comp, \mem_wr_data[27]~27 , mem_wr_data[27]~27, logic_analyzer, 1
instance = comp, \compressor|Add0~113 , compressor|Add0~113, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[28] , compressor|ctr_repeat[28], logic_analyzer, 1
instance = comp, \compressor|out_data[28]~feeder , compressor|out_data[28]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[28] , compressor|out_data[28], logic_analyzer, 1
instance = comp, \mem_wr_data[28]~28 , mem_wr_data[28]~28, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[29]~DUPLICATE , compressor|ctr_repeat[29]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~117 , compressor|Add0~117, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[29] , compressor|ctr_repeat[29], logic_analyzer, 1
instance = comp, \compressor|out_data[29]~feeder , compressor|out_data[29]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[29] , compressor|out_data[29], logic_analyzer, 1
instance = comp, \mem_wr_data[29]~29 , mem_wr_data[29]~29, logic_analyzer, 1
instance = comp, \compressor|Add0~121 , compressor|Add0~121, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[30] , compressor|ctr_repeat[30], logic_analyzer, 1
instance = comp, \compressor|out_data[30]~feeder , compressor|out_data[30]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[30] , compressor|out_data[30], logic_analyzer, 1
instance = comp, \mem_wr_data[30]~30 , mem_wr_data[30]~30, logic_analyzer, 1
instance = comp, \compressor|Add0~125 , compressor|Add0~125, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[31] , compressor|ctr_repeat[31], logic_analyzer, 1
instance = comp, \compressor|out_data[31]~feeder , compressor|out_data[31]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[31] , compressor|out_data[31], logic_analyzer, 1
instance = comp, \mem_wr_data[31]~31 , mem_wr_data[31]~31, logic_analyzer, 1
instance = comp, \compressor|Add0~129 , compressor|Add0~129, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[32] , compressor|ctr_repeat[32], logic_analyzer, 1
instance = comp, \compressor|out_data[32]~feeder , compressor|out_data[32]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[32] , compressor|out_data[32], logic_analyzer, 1
instance = comp, \mem_wr_data[32]~32 , mem_wr_data[32]~32, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[33] , compressor|ctr_repeat[33], logic_analyzer, 1
instance = comp, \compressor|Add0~133 , compressor|Add0~133, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[33]~DUPLICATE , compressor|ctr_repeat[33]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[33]~feeder , compressor|out_data[33]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[33] , compressor|out_data[33], logic_analyzer, 1
instance = comp, \mem_wr_data[33]~33 , mem_wr_data[33]~33, logic_analyzer, 1
instance = comp, \compressor|Add0~137 , compressor|Add0~137, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[34] , compressor|ctr_repeat[34], logic_analyzer, 1
instance = comp, \compressor|out_data[34]~feeder , compressor|out_data[34]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[34] , compressor|out_data[34], logic_analyzer, 1
instance = comp, \mem_wr_data[34]~34 , mem_wr_data[34]~34, logic_analyzer, 1
instance = comp, \compressor|Add0~141 , compressor|Add0~141, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[35] , compressor|ctr_repeat[35], logic_analyzer, 1
instance = comp, \compressor|out_data[35]~feeder , compressor|out_data[35]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[35] , compressor|out_data[35], logic_analyzer, 1
instance = comp, \mem_wr_data[35]~35 , mem_wr_data[35]~35, logic_analyzer, 1
instance = comp, \compressor|Add0~145 , compressor|Add0~145, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[36] , compressor|ctr_repeat[36], logic_analyzer, 1
instance = comp, \compressor|out_data[36]~feeder , compressor|out_data[36]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[36] , compressor|out_data[36], logic_analyzer, 1
instance = comp, \mem_wr_data[36]~36 , mem_wr_data[36]~36, logic_analyzer, 1
instance = comp, \compressor|Add0~149 , compressor|Add0~149, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[37] , compressor|ctr_repeat[37], logic_analyzer, 1
instance = comp, \compressor|out_data[37]~feeder , compressor|out_data[37]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[37]~DUPLICATE , compressor|prev_wr_data[37]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[37] , compressor|out_data[37], logic_analyzer, 1
instance = comp, \mem_wr_data[37]~37 , mem_wr_data[37]~37, logic_analyzer, 1
instance = comp, \compressor|Add0~153 , compressor|Add0~153, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[38] , compressor|ctr_repeat[38], logic_analyzer, 1
instance = comp, \compressor|out_data[38]~feeder , compressor|out_data[38]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[38] , compressor|out_data[38], logic_analyzer, 1
instance = comp, \mem_wr_data[38]~38 , mem_wr_data[38]~38, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[39]~DUPLICATE , compressor|ctr_repeat[39]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~157 , compressor|Add0~157, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[39] , compressor|ctr_repeat[39], logic_analyzer, 1
instance = comp, \compressor|out_data[39]~feeder , compressor|out_data[39]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[39] , compressor|out_data[39], logic_analyzer, 1
instance = comp, \mem_wr_data[39]~39 , mem_wr_data[39]~39, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[40]~DUPLICATE , compressor|ctr_repeat[40]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~161 , compressor|Add0~161, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[40] , compressor|ctr_repeat[40], logic_analyzer, 1
instance = comp, \compressor|out_data[40]~feeder , compressor|out_data[40]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[40] , compressor|out_data[40], logic_analyzer, 1
instance = comp, \mem_wr_data[40]~40 , mem_wr_data[40]~40, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[41]~DUPLICATE , compressor|ctr_repeat[41]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~165 , compressor|Add0~165, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[41] , compressor|ctr_repeat[41], logic_analyzer, 1
instance = comp, \compressor|out_data[41]~feeder , compressor|out_data[41]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[41] , compressor|out_data[41], logic_analyzer, 1
instance = comp, \mem_wr_data[41]~41 , mem_wr_data[41]~41, logic_analyzer, 1
instance = comp, \compressor|Add0~169 , compressor|Add0~169, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[42] , compressor|ctr_repeat[42], logic_analyzer, 1
instance = comp, \compressor|out_data[42]~feeder , compressor|out_data[42]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[42] , compressor|out_data[42], logic_analyzer, 1
instance = comp, \mem_wr_data[42]~42 , mem_wr_data[42]~42, logic_analyzer, 1
instance = comp, \compressor|Add0~173 , compressor|Add0~173, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[43] , compressor|ctr_repeat[43], logic_analyzer, 1
instance = comp, \compressor|out_data[43]~feeder , compressor|out_data[43]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[43] , compressor|out_data[43], logic_analyzer, 1
instance = comp, \mem_wr_data[43]~43 , mem_wr_data[43]~43, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[44]~DUPLICATE , compressor|ctr_repeat[44]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~177 , compressor|Add0~177, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[44] , compressor|ctr_repeat[44], logic_analyzer, 1
instance = comp, \compressor|out_data[44]~feeder , compressor|out_data[44]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[44] , compressor|out_data[44], logic_analyzer, 1
instance = comp, \mem_wr_data[44]~44 , mem_wr_data[44]~44, logic_analyzer, 1
instance = comp, \compressor|Add0~181 , compressor|Add0~181, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[45] , compressor|ctr_repeat[45], logic_analyzer, 1
instance = comp, \compressor|out_data[45]~feeder , compressor|out_data[45]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[45] , compressor|out_data[45], logic_analyzer, 1
instance = comp, \mem_wr_data[45]~45 , mem_wr_data[45]~45, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[46] , compressor|ctr_repeat[46], logic_analyzer, 1
instance = comp, \compressor|Add0~185 , compressor|Add0~185, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[46]~DUPLICATE , compressor|ctr_repeat[46]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[46]~feeder , compressor|out_data[46]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[46] , compressor|out_data[46], logic_analyzer, 1
instance = comp, \mem_wr_data[46]~46 , mem_wr_data[46]~46, logic_analyzer, 1
instance = comp, \compressor|Add0~189 , compressor|Add0~189, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[47] , compressor|ctr_repeat[47], logic_analyzer, 1
instance = comp, \compressor|out_data[47]~feeder , compressor|out_data[47]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[47] , compressor|out_data[47], logic_analyzer, 1
instance = comp, \mem_wr_data[47]~47 , mem_wr_data[47]~47, logic_analyzer, 1
instance = comp, \compressor|Add0~193 , compressor|Add0~193, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[48] , compressor|ctr_repeat[48], logic_analyzer, 1
instance = comp, \compressor|out_data[48]~feeder , compressor|out_data[48]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[48] , compressor|out_data[48], logic_analyzer, 1
instance = comp, \mem_wr_data[48]~48 , mem_wr_data[48]~48, logic_analyzer, 1
instance = comp, \compressor|Add0~197 , compressor|Add0~197, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[49] , compressor|ctr_repeat[49], logic_analyzer, 1
instance = comp, \compressor|out_data[49]~feeder , compressor|out_data[49]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[49] , compressor|prev_wr_data[49], logic_analyzer, 1
instance = comp, \compressor|out_data[49] , compressor|out_data[49], logic_analyzer, 1
instance = comp, \mem_wr_data[49]~49 , mem_wr_data[49]~49, logic_analyzer, 1
instance = comp, \compressor|Add0~201 , compressor|Add0~201, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[50] , compressor|ctr_repeat[50], logic_analyzer, 1
instance = comp, \compressor|out_data[50]~feeder , compressor|out_data[50]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[50] , compressor|out_data[50], logic_analyzer, 1
instance = comp, \mem_wr_data[50]~50 , mem_wr_data[50]~50, logic_analyzer, 1
instance = comp, \compressor|Add0~205 , compressor|Add0~205, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[51] , compressor|ctr_repeat[51], logic_analyzer, 1
instance = comp, \compressor|out_data[51]~feeder , compressor|out_data[51]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[51] , compressor|out_data[51], logic_analyzer, 1
instance = comp, \mem_wr_data[51]~51 , mem_wr_data[51]~51, logic_analyzer, 1
instance = comp, \compressor|Add0~209 , compressor|Add0~209, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[52] , compressor|ctr_repeat[52], logic_analyzer, 1
instance = comp, \compressor|out_data[52]~feeder , compressor|out_data[52]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[52] , compressor|out_data[52], logic_analyzer, 1
instance = comp, \mem_wr_data[52]~52 , mem_wr_data[52]~52, logic_analyzer, 1
instance = comp, \compressor|Add0~213 , compressor|Add0~213, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[53] , compressor|ctr_repeat[53], logic_analyzer, 1
instance = comp, \compressor|out_data[53]~feeder , compressor|out_data[53]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[53] , compressor|out_data[53], logic_analyzer, 1
instance = comp, \mem_wr_data[53]~53 , mem_wr_data[53]~53, logic_analyzer, 1
instance = comp, \compressor|Add0~217 , compressor|Add0~217, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[54] , compressor|ctr_repeat[54], logic_analyzer, 1
instance = comp, \compressor|out_data[54]~feeder , compressor|out_data[54]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[54] , compressor|out_data[54], logic_analyzer, 1
instance = comp, \mem_wr_data[54]~54 , mem_wr_data[54]~54, logic_analyzer, 1
instance = comp, \compressor|Add0~221 , compressor|Add0~221, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[55] , compressor|ctr_repeat[55], logic_analyzer, 1
instance = comp, \compressor|out_data[55]~feeder , compressor|out_data[55]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[55] , compressor|out_data[55], logic_analyzer, 1
instance = comp, \mem_wr_data[55]~55 , mem_wr_data[55]~55, logic_analyzer, 1
instance = comp, \compressor|Add0~225 , compressor|Add0~225, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[56] , compressor|ctr_repeat[56], logic_analyzer, 1
instance = comp, \compressor|out_data[56]~feeder , compressor|out_data[56]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[56] , compressor|out_data[56], logic_analyzer, 1
instance = comp, \mem_wr_data[56]~56 , mem_wr_data[56]~56, logic_analyzer, 1
instance = comp, \compressor|Add0~229 , compressor|Add0~229, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[57] , compressor|ctr_repeat[57], logic_analyzer, 1
instance = comp, \compressor|out_data[57]~feeder , compressor|out_data[57]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[57] , compressor|prev_wr_data[57], logic_analyzer, 1
instance = comp, \compressor|out_data[57] , compressor|out_data[57], logic_analyzer, 1
instance = comp, \mem_wr_data[57]~57 , mem_wr_data[57]~57, logic_analyzer, 1
instance = comp, \compressor|Add0~233 , compressor|Add0~233, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[58] , compressor|ctr_repeat[58], logic_analyzer, 1
instance = comp, \compressor|out_data[58]~feeder , compressor|out_data[58]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[58] , compressor|out_data[58], logic_analyzer, 1
instance = comp, \mem_wr_data[58]~58 , mem_wr_data[58]~58, logic_analyzer, 1
instance = comp, \compressor|Add0~237 , compressor|Add0~237, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[59] , compressor|ctr_repeat[59], logic_analyzer, 1
instance = comp, \compressor|out_data[59]~feeder , compressor|out_data[59]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[59] , compressor|out_data[59], logic_analyzer, 1
instance = comp, \mem_wr_data[59]~59 , mem_wr_data[59]~59, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[60] , compressor|ctr_repeat[60], logic_analyzer, 1
instance = comp, \compressor|Add0~241 , compressor|Add0~241, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[60]~DUPLICATE , compressor|ctr_repeat[60]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[60]~feeder , compressor|out_data[60]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[60] , compressor|out_data[60], logic_analyzer, 1
instance = comp, \mem_wr_data[60]~60 , mem_wr_data[60]~60, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[61]~DUPLICATE , compressor|ctr_repeat[61]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add0~245 , compressor|Add0~245, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[61] , compressor|ctr_repeat[61], logic_analyzer, 1
instance = comp, \compressor|out_data[61]~feeder , compressor|out_data[61]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[61] , compressor|out_data[61], logic_analyzer, 1
instance = comp, \mem_wr_data[61]~61 , mem_wr_data[61]~61, logic_analyzer, 1
instance = comp, \compressor|Add0~249 , compressor|Add0~249, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[62] , compressor|ctr_repeat[62], logic_analyzer, 1
instance = comp, \compressor|out_data[62]~feeder , compressor|out_data[62]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[62] , compressor|out_data[62], logic_analyzer, 1
instance = comp, \mem_wr_data[62]~62 , mem_wr_data[62]~62, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[63] , compressor|ctr_repeat[63], logic_analyzer, 1
instance = comp, \compressor|Add0~253 , compressor|Add0~253, logic_analyzer, 1
instance = comp, \compressor|ctr_repeat[63]~DUPLICATE , compressor|ctr_repeat[63]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[63]~feeder , compressor|out_data[63]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[63] , compressor|out_data[63], logic_analyzer, 1
instance = comp, \mem_wr_data[63]~63 , mem_wr_data[63]~63, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[0] , compressor|ctr_entries[0], logic_analyzer, 1
instance = comp, \compressor|Add1~1 , compressor|Add1~1, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[0]~DUPLICATE , compressor|ctr_entries[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[64]~feeder , compressor|out_data[64]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[64] , compressor|out_data[64], logic_analyzer, 1
instance = comp, \mem_wr_data[64]~64 , mem_wr_data[64]~64, logic_analyzer, 1
instance = comp, \compressor|Add1~5 , compressor|Add1~5, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[1] , compressor|ctr_entries[1], logic_analyzer, 1
instance = comp, \compressor|out_data[65]~feeder , compressor|out_data[65]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[65] , compressor|prev_wr_data[65], logic_analyzer, 1
instance = comp, \compressor|out_data[65] , compressor|out_data[65], logic_analyzer, 1
instance = comp, \mem_wr_data[65]~65 , mem_wr_data[65]~65, logic_analyzer, 1
instance = comp, \compressor|Add1~9 , compressor|Add1~9, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[2] , compressor|ctr_entries[2], logic_analyzer, 1
instance = comp, \compressor|out_data[66]~feeder , compressor|out_data[66]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[66] , compressor|out_data[66], logic_analyzer, 1
instance = comp, \mem_wr_data[66]~66 , mem_wr_data[66]~66, logic_analyzer, 1
instance = comp, \compressor|Add1~13 , compressor|Add1~13, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[3] , compressor|ctr_entries[3], logic_analyzer, 1
instance = comp, \compressor|out_data[67]~feeder , compressor|out_data[67]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[67] , compressor|prev_wr_data[67], logic_analyzer, 1
instance = comp, \compressor|out_data[67] , compressor|out_data[67], logic_analyzer, 1
instance = comp, \mem_wr_data[67]~67 , mem_wr_data[67]~67, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[4] , compressor|ctr_entries[4], logic_analyzer, 1
instance = comp, \compressor|Add1~17 , compressor|Add1~17, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[4]~DUPLICATE , compressor|ctr_entries[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[68]~feeder , compressor|out_data[68]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[68] , compressor|out_data[68], logic_analyzer, 1
instance = comp, \mem_wr_data[68]~68 , mem_wr_data[68]~68, logic_analyzer, 1
instance = comp, \compressor|Add1~21 , compressor|Add1~21, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[5] , compressor|ctr_entries[5], logic_analyzer, 1
instance = comp, \compressor|out_data[69]~feeder , compressor|out_data[69]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[69] , compressor|out_data[69], logic_analyzer, 1
instance = comp, \mem_wr_data[69]~69 , mem_wr_data[69]~69, logic_analyzer, 1
instance = comp, \compressor|Add1~25 , compressor|Add1~25, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[6] , compressor|ctr_entries[6], logic_analyzer, 1
instance = comp, \compressor|out_data[70]~feeder , compressor|out_data[70]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[70] , compressor|out_data[70], logic_analyzer, 1
instance = comp, \mem_wr_data[70]~70 , mem_wr_data[70]~70, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[7] , compressor|ctr_entries[7], logic_analyzer, 1
instance = comp, \compressor|Add1~29 , compressor|Add1~29, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[7]~DUPLICATE , compressor|ctr_entries[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[71]~feeder , compressor|out_data[71]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[71] , compressor|out_data[71], logic_analyzer, 1
instance = comp, \mem_wr_data[71]~71 , mem_wr_data[71]~71, logic_analyzer, 1
instance = comp, \compressor|Add1~33 , compressor|Add1~33, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[8] , compressor|ctr_entries[8], logic_analyzer, 1
instance = comp, \compressor|out_data[72]~feeder , compressor|out_data[72]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[72]~DUPLICATE , compressor|prev_wr_data[72]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[72] , compressor|out_data[72], logic_analyzer, 1
instance = comp, \mem_wr_data[72]~72 , mem_wr_data[72]~72, logic_analyzer, 1
instance = comp, \compressor|Add1~37 , compressor|Add1~37, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[9] , compressor|ctr_entries[9], logic_analyzer, 1
instance = comp, \compressor|out_data[73]~feeder , compressor|out_data[73]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[73] , compressor|out_data[73], logic_analyzer, 1
instance = comp, \mem_wr_data[73]~73 , mem_wr_data[73]~73, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[10] , compressor|ctr_entries[10], logic_analyzer, 1
instance = comp, \compressor|Add1~41 , compressor|Add1~41, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[10]~DUPLICATE , compressor|ctr_entries[10]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[74]~feeder , compressor|out_data[74]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[74] , compressor|out_data[74], logic_analyzer, 1
instance = comp, \mem_wr_data[74]~74 , mem_wr_data[74]~74, logic_analyzer, 1
instance = comp, \compressor|Add1~45 , compressor|Add1~45, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[11] , compressor|ctr_entries[11], logic_analyzer, 1
instance = comp, \compressor|out_data[75]~feeder , compressor|out_data[75]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[75] , compressor|out_data[75], logic_analyzer, 1
instance = comp, \mem_wr_data[75]~75 , mem_wr_data[75]~75, logic_analyzer, 1
instance = comp, \compressor|Add1~49 , compressor|Add1~49, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[12] , compressor|ctr_entries[12], logic_analyzer, 1
instance = comp, \compressor|out_data[76]~feeder , compressor|out_data[76]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[76] , compressor|out_data[76], logic_analyzer, 1
instance = comp, \mem_wr_data[76]~76 , mem_wr_data[76]~76, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[13] , compressor|ctr_entries[13], logic_analyzer, 1
instance = comp, \compressor|Add1~53 , compressor|Add1~53, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[13]~DUPLICATE , compressor|ctr_entries[13]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[77]~feeder , compressor|out_data[77]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[77] , compressor|out_data[77], logic_analyzer, 1
instance = comp, \mem_wr_data[77]~77 , mem_wr_data[77]~77, logic_analyzer, 1
instance = comp, \compressor|Add1~57 , compressor|Add1~57, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[14] , compressor|ctr_entries[14], logic_analyzer, 1
instance = comp, \compressor|out_data[78]~feeder , compressor|out_data[78]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[78] , compressor|out_data[78], logic_analyzer, 1
instance = comp, \mem_wr_data[78]~78 , mem_wr_data[78]~78, logic_analyzer, 1
instance = comp, \compressor|Add1~61 , compressor|Add1~61, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[15] , compressor|ctr_entries[15], logic_analyzer, 1
instance = comp, \compressor|out_data[79]~feeder , compressor|out_data[79]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[79] , compressor|out_data[79], logic_analyzer, 1
instance = comp, \mem_wr_data[79]~79 , mem_wr_data[79]~79, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a40 , sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a40, logic_analyzer, 1
instance = comp, \compressor|Add1~65 , compressor|Add1~65, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[16] , compressor|ctr_entries[16], logic_analyzer, 1
instance = comp, \compressor|out_data[80]~feeder , compressor|out_data[80]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[80] , compressor|prev_wr_data[80], logic_analyzer, 1
instance = comp, \compressor|out_data[80] , compressor|out_data[80], logic_analyzer, 1
instance = comp, \mem_wr_data[80]~80 , mem_wr_data[80]~80, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[17]~DUPLICATE , compressor|ctr_entries[17]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add1~69 , compressor|Add1~69, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[17] , compressor|ctr_entries[17], logic_analyzer, 1
instance = comp, \compressor|out_data[81]~feeder , compressor|out_data[81]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[81] , compressor|out_data[81], logic_analyzer, 1
instance = comp, \mem_wr_data[81]~81 , mem_wr_data[81]~81, logic_analyzer, 1
instance = comp, \compressor|Add1~73 , compressor|Add1~73, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[18] , compressor|ctr_entries[18], logic_analyzer, 1
instance = comp, \compressor|out_data[82]~feeder , compressor|out_data[82]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[82] , compressor|out_data[82], logic_analyzer, 1
instance = comp, \mem_wr_data[82]~82 , mem_wr_data[82]~82, logic_analyzer, 1
instance = comp, \compressor|Add1~77 , compressor|Add1~77, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[19] , compressor|ctr_entries[19], logic_analyzer, 1
instance = comp, \compressor|out_data[83]~feeder , compressor|out_data[83]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[83] , compressor|out_data[83], logic_analyzer, 1
instance = comp, \mem_wr_data[83]~83 , mem_wr_data[83]~83, logic_analyzer, 1
instance = comp, \compressor|Add1~81 , compressor|Add1~81, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[20] , compressor|ctr_entries[20], logic_analyzer, 1
instance = comp, \compressor|out_data[84]~feeder , compressor|out_data[84]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[84] , compressor|prev_wr_data[84], logic_analyzer, 1
instance = comp, \compressor|out_data[84] , compressor|out_data[84], logic_analyzer, 1
instance = comp, \mem_wr_data[84]~84 , mem_wr_data[84]~84, logic_analyzer, 1
instance = comp, \compressor|Add1~85 , compressor|Add1~85, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[21] , compressor|ctr_entries[21], logic_analyzer, 1
instance = comp, \compressor|out_data[85]~feeder , compressor|out_data[85]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[85]~DUPLICATE , compressor|prev_wr_data[85]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[85] , compressor|out_data[85], logic_analyzer, 1
instance = comp, \mem_wr_data[85]~85 , mem_wr_data[85]~85, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[22] , compressor|ctr_entries[22], logic_analyzer, 1
instance = comp, \compressor|Add1~89 , compressor|Add1~89, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[22]~DUPLICATE , compressor|ctr_entries[22]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[86]~feeder , compressor|out_data[86]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[86]~DUPLICATE , compressor|prev_wr_data[86]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[86] , compressor|out_data[86], logic_analyzer, 1
instance = comp, \mem_wr_data[86]~86 , mem_wr_data[86]~86, logic_analyzer, 1
instance = comp, \compressor|Add1~93 , compressor|Add1~93, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[23] , compressor|ctr_entries[23], logic_analyzer, 1
instance = comp, \compressor|out_data[87]~feeder , compressor|out_data[87]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[87] , compressor|out_data[87], logic_analyzer, 1
instance = comp, \mem_wr_data[87]~87 , mem_wr_data[87]~87, logic_analyzer, 1
instance = comp, \compressor|Add1~97 , compressor|Add1~97, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[24] , compressor|ctr_entries[24], logic_analyzer, 1
instance = comp, \compressor|out_data[88]~feeder , compressor|out_data[88]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[88] , compressor|out_data[88], logic_analyzer, 1
instance = comp, \mem_wr_data[88]~88 , mem_wr_data[88]~88, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[25]~DUPLICATE , compressor|ctr_entries[25]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add1~101 , compressor|Add1~101, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[25] , compressor|ctr_entries[25], logic_analyzer, 1
instance = comp, \compressor|out_data[89]~feeder , compressor|out_data[89]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[89] , compressor|out_data[89], logic_analyzer, 1
instance = comp, \mem_wr_data[89]~89 , mem_wr_data[89]~89, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[26] , compressor|ctr_entries[26], logic_analyzer, 1
instance = comp, \compressor|Add1~105 , compressor|Add1~105, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[26]~DUPLICATE , compressor|ctr_entries[26]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[90]~feeder , compressor|out_data[90]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[90] , compressor|out_data[90], logic_analyzer, 1
instance = comp, \mem_wr_data[90]~90 , mem_wr_data[90]~90, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[27]~DUPLICATE , compressor|ctr_entries[27]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add1~109 , compressor|Add1~109, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[27] , compressor|ctr_entries[27], logic_analyzer, 1
instance = comp, \compressor|out_data[91]~feeder , compressor|out_data[91]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[91] , compressor|out_data[91], logic_analyzer, 1
instance = comp, \mem_wr_data[91]~91 , mem_wr_data[91]~91, logic_analyzer, 1
instance = comp, \compressor|Add1~113 , compressor|Add1~113, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[28] , compressor|ctr_entries[28], logic_analyzer, 1
instance = comp, \compressor|out_data[92]~feeder , compressor|out_data[92]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[92] , compressor|out_data[92], logic_analyzer, 1
instance = comp, \mem_wr_data[92]~92 , mem_wr_data[92]~92, logic_analyzer, 1
instance = comp, \compressor|Add1~117 , compressor|Add1~117, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[29] , compressor|ctr_entries[29], logic_analyzer, 1
instance = comp, \compressor|out_data[93]~feeder , compressor|out_data[93]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[93] , compressor|out_data[93], logic_analyzer, 1
instance = comp, \mem_wr_data[93]~93 , mem_wr_data[93]~93, logic_analyzer, 1
instance = comp, \compressor|Add1~121 , compressor|Add1~121, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[30] , compressor|ctr_entries[30], logic_analyzer, 1
instance = comp, \compressor|out_data[94]~feeder , compressor|out_data[94]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[94] , compressor|out_data[94], logic_analyzer, 1
instance = comp, \mem_wr_data[94]~94 , mem_wr_data[94]~94, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[31]~DUPLICATE , compressor|ctr_entries[31]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add1~125 , compressor|Add1~125, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[31] , compressor|ctr_entries[31], logic_analyzer, 1
instance = comp, \compressor|out_data[95]~feeder , compressor|out_data[95]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[95] , compressor|out_data[95], logic_analyzer, 1
instance = comp, \mem_wr_data[95]~95 , mem_wr_data[95]~95, logic_analyzer, 1
instance = comp, \compressor|Add1~129 , compressor|Add1~129, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[32] , compressor|ctr_entries[32], logic_analyzer, 1
instance = comp, \compressor|out_data[96]~feeder , compressor|out_data[96]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[96] , compressor|out_data[96], logic_analyzer, 1
instance = comp, \mem_wr_data[96]~96 , mem_wr_data[96]~96, logic_analyzer, 1
instance = comp, \compressor|Add1~133 , compressor|Add1~133, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[33] , compressor|ctr_entries[33], logic_analyzer, 1
instance = comp, \compressor|out_data[97]~feeder , compressor|out_data[97]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[97] , compressor|out_data[97], logic_analyzer, 1
instance = comp, \mem_wr_data[97]~97 , mem_wr_data[97]~97, logic_analyzer, 1
instance = comp, \compressor|Add1~137 , compressor|Add1~137, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[34] , compressor|ctr_entries[34], logic_analyzer, 1
instance = comp, \compressor|out_data[98]~feeder , compressor|out_data[98]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[98] , compressor|out_data[98], logic_analyzer, 1
instance = comp, \mem_wr_data[98]~98 , mem_wr_data[98]~98, logic_analyzer, 1
instance = comp, \compressor|Add1~141 , compressor|Add1~141, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[35] , compressor|ctr_entries[35], logic_analyzer, 1
instance = comp, \compressor|out_data[99]~feeder , compressor|out_data[99]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[99] , compressor|out_data[99], logic_analyzer, 1
instance = comp, \mem_wr_data[99]~99 , mem_wr_data[99]~99, logic_analyzer, 1
instance = comp, \compressor|Add1~145 , compressor|Add1~145, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[36] , compressor|ctr_entries[36], logic_analyzer, 1
instance = comp, \compressor|out_data[100]~feeder , compressor|out_data[100]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[100] , compressor|out_data[100], logic_analyzer, 1
instance = comp, \mem_wr_data[100]~100 , mem_wr_data[100]~100, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[37]~DUPLICATE , compressor|ctr_entries[37]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add1~149 , compressor|Add1~149, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[37] , compressor|ctr_entries[37], logic_analyzer, 1
instance = comp, \compressor|out_data[101]~feeder , compressor|out_data[101]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[101] , compressor|out_data[101], logic_analyzer, 1
instance = comp, \mem_wr_data[101]~101 , mem_wr_data[101]~101, logic_analyzer, 1
instance = comp, \compressor|Add1~153 , compressor|Add1~153, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[38] , compressor|ctr_entries[38], logic_analyzer, 1
instance = comp, \compressor|out_data[102]~feeder , compressor|out_data[102]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[102] , compressor|out_data[102], logic_analyzer, 1
instance = comp, \mem_wr_data[102]~102 , mem_wr_data[102]~102, logic_analyzer, 1
instance = comp, \compressor|Add1~157 , compressor|Add1~157, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[39] , compressor|ctr_entries[39], logic_analyzer, 1
instance = comp, \compressor|out_data[103]~feeder , compressor|out_data[103]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[103] , compressor|out_data[103], logic_analyzer, 1
instance = comp, \mem_wr_data[103]~103 , mem_wr_data[103]~103, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[40]~DUPLICATE , compressor|ctr_entries[40]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add1~161 , compressor|Add1~161, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[40] , compressor|ctr_entries[40], logic_analyzer, 1
instance = comp, \compressor|out_data[104]~feeder , compressor|out_data[104]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[104] , compressor|out_data[104], logic_analyzer, 1
instance = comp, \mem_wr_data[104]~104 , mem_wr_data[104]~104, logic_analyzer, 1
instance = comp, \compressor|Add1~165 , compressor|Add1~165, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[41] , compressor|ctr_entries[41], logic_analyzer, 1
instance = comp, \compressor|out_data[105]~feeder , compressor|out_data[105]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[105] , compressor|out_data[105], logic_analyzer, 1
instance = comp, \mem_wr_data[105]~105 , mem_wr_data[105]~105, logic_analyzer, 1
instance = comp, \compressor|Add1~169 , compressor|Add1~169, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[42] , compressor|ctr_entries[42], logic_analyzer, 1
instance = comp, \compressor|out_data[106]~feeder , compressor|out_data[106]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[106] , compressor|out_data[106], logic_analyzer, 1
instance = comp, \mem_wr_data[106]~106 , mem_wr_data[106]~106, logic_analyzer, 1
instance = comp, \compressor|Add1~173 , compressor|Add1~173, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[43] , compressor|ctr_entries[43], logic_analyzer, 1
instance = comp, \compressor|out_data[107]~feeder , compressor|out_data[107]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[107] , compressor|out_data[107], logic_analyzer, 1
instance = comp, \mem_wr_data[107]~107 , mem_wr_data[107]~107, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[44]~DUPLICATE , compressor|ctr_entries[44]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add1~177 , compressor|Add1~177, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[44] , compressor|ctr_entries[44], logic_analyzer, 1
instance = comp, \compressor|out_data[108]~feeder , compressor|out_data[108]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[108] , compressor|out_data[108], logic_analyzer, 1
instance = comp, \mem_wr_data[108]~108 , mem_wr_data[108]~108, logic_analyzer, 1
instance = comp, \compressor|Add1~181 , compressor|Add1~181, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[45] , compressor|ctr_entries[45], logic_analyzer, 1
instance = comp, \compressor|out_data[109]~feeder , compressor|out_data[109]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[109] , compressor|out_data[109], logic_analyzer, 1
instance = comp, \mem_wr_data[109]~109 , mem_wr_data[109]~109, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[46] , compressor|ctr_entries[46], logic_analyzer, 1
instance = comp, \compressor|Add1~185 , compressor|Add1~185, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[46]~DUPLICATE , compressor|ctr_entries[46]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[110]~feeder , compressor|out_data[110]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[110] , compressor|out_data[110], logic_analyzer, 1
instance = comp, \mem_wr_data[110]~110 , mem_wr_data[110]~110, logic_analyzer, 1
instance = comp, \compressor|Add1~189 , compressor|Add1~189, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[47] , compressor|ctr_entries[47], logic_analyzer, 1
instance = comp, \compressor|out_data[111]~feeder , compressor|out_data[111]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[111]~DUPLICATE , compressor|prev_wr_data[111]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[111] , compressor|out_data[111], logic_analyzer, 1
instance = comp, \mem_wr_data[111]~111 , mem_wr_data[111]~111, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[48]~DUPLICATE , compressor|ctr_entries[48]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add1~193 , compressor|Add1~193, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[48] , compressor|ctr_entries[48], logic_analyzer, 1
instance = comp, \compressor|out_data[112]~feeder , compressor|out_data[112]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[112] , compressor|out_data[112], logic_analyzer, 1
instance = comp, \mem_wr_data[112]~112 , mem_wr_data[112]~112, logic_analyzer, 1
instance = comp, \compressor|Add1~197 , compressor|Add1~197, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[49] , compressor|ctr_entries[49], logic_analyzer, 1
instance = comp, \compressor|out_data[113]~feeder , compressor|out_data[113]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[113] , compressor|prev_wr_data[113], logic_analyzer, 1
instance = comp, \compressor|out_data[113] , compressor|out_data[113], logic_analyzer, 1
instance = comp, \mem_wr_data[113]~113 , mem_wr_data[113]~113, logic_analyzer, 1
instance = comp, \compressor|Add1~201 , compressor|Add1~201, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[50] , compressor|ctr_entries[50], logic_analyzer, 1
instance = comp, \compressor|out_data[114]~feeder , compressor|out_data[114]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[114] , compressor|out_data[114], logic_analyzer, 1
instance = comp, \mem_wr_data[114]~114 , mem_wr_data[114]~114, logic_analyzer, 1
instance = comp, \compressor|Add1~205 , compressor|Add1~205, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[51] , compressor|ctr_entries[51], logic_analyzer, 1
instance = comp, \compressor|out_data[115]~feeder , compressor|out_data[115]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[115] , compressor|out_data[115], logic_analyzer, 1
instance = comp, \mem_wr_data[115]~115 , mem_wr_data[115]~115, logic_analyzer, 1
instance = comp, \compressor|Add1~209 , compressor|Add1~209, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[52] , compressor|ctr_entries[52], logic_analyzer, 1
instance = comp, \compressor|out_data[116]~feeder , compressor|out_data[116]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[116] , compressor|out_data[116], logic_analyzer, 1
instance = comp, \mem_wr_data[116]~116 , mem_wr_data[116]~116, logic_analyzer, 1
instance = comp, \compressor|Add1~213 , compressor|Add1~213, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[53] , compressor|ctr_entries[53], logic_analyzer, 1
instance = comp, \compressor|out_data[117]~feeder , compressor|out_data[117]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[117] , compressor|out_data[117], logic_analyzer, 1
instance = comp, \mem_wr_data[117]~117 , mem_wr_data[117]~117, logic_analyzer, 1
instance = comp, \compressor|Add1~217 , compressor|Add1~217, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[54] , compressor|ctr_entries[54], logic_analyzer, 1
instance = comp, \compressor|out_data[118]~feeder , compressor|out_data[118]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[118] , compressor|out_data[118], logic_analyzer, 1
instance = comp, \mem_wr_data[118]~118 , mem_wr_data[118]~118, logic_analyzer, 1
instance = comp, \compressor|Add1~221 , compressor|Add1~221, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[55] , compressor|ctr_entries[55], logic_analyzer, 1
instance = comp, \compressor|out_data[119]~feeder , compressor|out_data[119]~feeder, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[119] , compressor|prev_wr_data[119], logic_analyzer, 1
instance = comp, \compressor|out_data[119] , compressor|out_data[119], logic_analyzer, 1
instance = comp, \mem_wr_data[119]~119 , mem_wr_data[119]~119, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a80 , sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a80, logic_analyzer, 1
instance = comp, \compressor|Add1~225 , compressor|Add1~225, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[56] , compressor|ctr_entries[56], logic_analyzer, 1
instance = comp, \compressor|out_data[120]~feeder , compressor|out_data[120]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[120] , compressor|out_data[120], logic_analyzer, 1
instance = comp, \mem_wr_data[120]~120 , mem_wr_data[120]~120, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[57]~DUPLICATE , compressor|ctr_entries[57]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|Add1~229 , compressor|Add1~229, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[57] , compressor|ctr_entries[57], logic_analyzer, 1
instance = comp, \compressor|out_data[121]~feeder , compressor|out_data[121]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[121] , compressor|out_data[121], logic_analyzer, 1
instance = comp, \mem_wr_data[121]~121 , mem_wr_data[121]~121, logic_analyzer, 1
instance = comp, \compressor|Add1~233 , compressor|Add1~233, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[58] , compressor|ctr_entries[58], logic_analyzer, 1
instance = comp, \compressor|out_data[122]~feeder , compressor|out_data[122]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[122] , compressor|out_data[122], logic_analyzer, 1
instance = comp, \mem_wr_data[122]~122 , mem_wr_data[122]~122, logic_analyzer, 1
instance = comp, \compressor|Add1~237 , compressor|Add1~237, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[59] , compressor|ctr_entries[59], logic_analyzer, 1
instance = comp, \compressor|out_data[123]~feeder , compressor|out_data[123]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[123] , compressor|out_data[123], logic_analyzer, 1
instance = comp, \mem_wr_data[123]~123 , mem_wr_data[123]~123, logic_analyzer, 1
instance = comp, \compressor|Add1~241 , compressor|Add1~241, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[60] , compressor|ctr_entries[60], logic_analyzer, 1
instance = comp, \compressor|out_data[124]~feeder , compressor|out_data[124]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[124] , compressor|out_data[124], logic_analyzer, 1
instance = comp, \mem_wr_data[124]~124 , mem_wr_data[124]~124, logic_analyzer, 1
instance = comp, \compressor|Add1~245 , compressor|Add1~245, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[61] , compressor|ctr_entries[61], logic_analyzer, 1
instance = comp, \compressor|out_data[125]~feeder , compressor|out_data[125]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[125] , compressor|out_data[125], logic_analyzer, 1
instance = comp, \mem_wr_data[125]~125 , mem_wr_data[125]~125, logic_analyzer, 1
instance = comp, \compressor|Add1~249 , compressor|Add1~249, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[62] , compressor|ctr_entries[62], logic_analyzer, 1
instance = comp, \compressor|out_data[126]~feeder , compressor|out_data[126]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[126] , compressor|out_data[126], logic_analyzer, 1
instance = comp, \mem_wr_data[126]~126 , mem_wr_data[126]~126, logic_analyzer, 1
instance = comp, \compressor|Add1~253 , compressor|Add1~253, logic_analyzer, 1
instance = comp, \compressor|ctr_entries[63] , compressor|ctr_entries[63], logic_analyzer, 1
instance = comp, \compressor|out_data[127]~feeder , compressor|out_data[127]~feeder, logic_analyzer, 1
instance = comp, \compressor|out_data[127] , compressor|out_data[127], logic_analyzer, 1
instance = comp, \mem_wr_data[127]~127 , mem_wr_data[127]~127, logic_analyzer, 1
instance = comp, \compressor|out_data[237]~1 , compressor|out_data[237]~1, logic_analyzer, 1
instance = comp, \compressor|out_data[128] , compressor|out_data[128], logic_analyzer, 1
instance = comp, \mem_wr_data[128]~128 , mem_wr_data[128]~128, logic_analyzer, 1
instance = comp, \compressor|out_data[129] , compressor|out_data[129], logic_analyzer, 1
instance = comp, \mem_wr_data[129]~129 , mem_wr_data[129]~129, logic_analyzer, 1
instance = comp, \compressor|out_data[130] , compressor|out_data[130], logic_analyzer, 1
instance = comp, \mem_wr_data[130]~130 , mem_wr_data[130]~130, logic_analyzer, 1
instance = comp, \compressor|out_data[131] , compressor|out_data[131], logic_analyzer, 1
instance = comp, \mem_wr_data[131]~131 , mem_wr_data[131]~131, logic_analyzer, 1
instance = comp, \compressor|out_data[132] , compressor|out_data[132], logic_analyzer, 1
instance = comp, \mem_wr_data[132]~132 , mem_wr_data[132]~132, logic_analyzer, 1
instance = comp, \compressor|out_data[133] , compressor|out_data[133], logic_analyzer, 1
instance = comp, \mem_wr_data[133]~133 , mem_wr_data[133]~133, logic_analyzer, 1
instance = comp, \compressor|out_data[134] , compressor|out_data[134], logic_analyzer, 1
instance = comp, \mem_wr_data[134]~134 , mem_wr_data[134]~134, logic_analyzer, 1
instance = comp, \compressor|out_data[135] , compressor|out_data[135], logic_analyzer, 1
instance = comp, \mem_wr_data[135]~135 , mem_wr_data[135]~135, logic_analyzer, 1
instance = comp, \compressor|out_data[136] , compressor|out_data[136], logic_analyzer, 1
instance = comp, \mem_wr_data[136]~136 , mem_wr_data[136]~136, logic_analyzer, 1
instance = comp, \compressor|out_data[137] , compressor|out_data[137], logic_analyzer, 1
instance = comp, \mem_wr_data[137]~137 , mem_wr_data[137]~137, logic_analyzer, 1
instance = comp, \compressor|out_data[138] , compressor|out_data[138], logic_analyzer, 1
instance = comp, \mem_wr_data[138]~138 , mem_wr_data[138]~138, logic_analyzer, 1
instance = comp, \compressor|out_data[139] , compressor|out_data[139], logic_analyzer, 1
instance = comp, \mem_wr_data[139]~139 , mem_wr_data[139]~139, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[140] , compressor|prev_wr_data[140], logic_analyzer, 1
instance = comp, \compressor|out_data[140] , compressor|out_data[140], logic_analyzer, 1
instance = comp, \mem_wr_data[140]~140 , mem_wr_data[140]~140, logic_analyzer, 1
instance = comp, \compressor|out_data[141] , compressor|out_data[141], logic_analyzer, 1
instance = comp, \mem_wr_data[141]~141 , mem_wr_data[141]~141, logic_analyzer, 1
instance = comp, \compressor|out_data[142] , compressor|out_data[142], logic_analyzer, 1
instance = comp, \mem_wr_data[142]~142 , mem_wr_data[142]~142, logic_analyzer, 1
instance = comp, \compressor|out_data[143] , compressor|out_data[143], logic_analyzer, 1
instance = comp, \mem_wr_data[143]~143 , mem_wr_data[143]~143, logic_analyzer, 1
instance = comp, \compressor|out_data[144] , compressor|out_data[144], logic_analyzer, 1
instance = comp, \mem_wr_data[144]~144 , mem_wr_data[144]~144, logic_analyzer, 1
instance = comp, \compressor|out_data[145] , compressor|out_data[145], logic_analyzer, 1
instance = comp, \mem_wr_data[145]~145 , mem_wr_data[145]~145, logic_analyzer, 1
instance = comp, \compressor|out_data[146] , compressor|out_data[146], logic_analyzer, 1
instance = comp, \mem_wr_data[146]~146 , mem_wr_data[146]~146, logic_analyzer, 1
instance = comp, \compressor|out_data[147] , compressor|out_data[147], logic_analyzer, 1
instance = comp, \mem_wr_data[147]~147 , mem_wr_data[147]~147, logic_analyzer, 1
instance = comp, \compressor|out_data[148] , compressor|out_data[148], logic_analyzer, 1
instance = comp, \mem_wr_data[148]~148 , mem_wr_data[148]~148, logic_analyzer, 1
instance = comp, \compressor|out_data[149] , compressor|out_data[149], logic_analyzer, 1
instance = comp, \mem_wr_data[149]~149 , mem_wr_data[149]~149, logic_analyzer, 1
instance = comp, \compressor|out_data[150] , compressor|out_data[150], logic_analyzer, 1
instance = comp, \mem_wr_data[150]~150 , mem_wr_data[150]~150, logic_analyzer, 1
instance = comp, \compressor|out_data[151] , compressor|out_data[151], logic_analyzer, 1
instance = comp, \mem_wr_data[151]~151 , mem_wr_data[151]~151, logic_analyzer, 1
instance = comp, \compressor|out_data[152] , compressor|out_data[152], logic_analyzer, 1
instance = comp, \mem_wr_data[152]~152 , mem_wr_data[152]~152, logic_analyzer, 1
instance = comp, \compressor|out_data[153] , compressor|out_data[153], logic_analyzer, 1
instance = comp, \mem_wr_data[153]~153 , mem_wr_data[153]~153, logic_analyzer, 1
instance = comp, \compressor|out_data[154] , compressor|out_data[154], logic_analyzer, 1
instance = comp, \mem_wr_data[154]~154 , mem_wr_data[154]~154, logic_analyzer, 1
instance = comp, \compressor|out_data[155] , compressor|out_data[155], logic_analyzer, 1
instance = comp, \mem_wr_data[155]~155 , mem_wr_data[155]~155, logic_analyzer, 1
instance = comp, \compressor|out_data[156] , compressor|out_data[156], logic_analyzer, 1
instance = comp, \mem_wr_data[156]~156 , mem_wr_data[156]~156, logic_analyzer, 1
instance = comp, \compressor|out_data[157] , compressor|out_data[157], logic_analyzer, 1
instance = comp, \mem_wr_data[157]~157 , mem_wr_data[157]~157, logic_analyzer, 1
instance = comp, \compressor|out_data[158] , compressor|out_data[158], logic_analyzer, 1
instance = comp, \mem_wr_data[158]~158 , mem_wr_data[158]~158, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[159]~DUPLICATE , compressor|prev_wr_data[159]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[159] , compressor|out_data[159], logic_analyzer, 1
instance = comp, \mem_wr_data[159]~159 , mem_wr_data[159]~159, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a120 , sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a120, logic_analyzer, 1
instance = comp, \compressor|out_data[160] , compressor|out_data[160], logic_analyzer, 1
instance = comp, \mem_wr_data[160]~160 , mem_wr_data[160]~160, logic_analyzer, 1
instance = comp, \compressor|out_data[161] , compressor|out_data[161], logic_analyzer, 1
instance = comp, \mem_wr_data[161]~161 , mem_wr_data[161]~161, logic_analyzer, 1
instance = comp, \compressor|out_data[162] , compressor|out_data[162], logic_analyzer, 1
instance = comp, \mem_wr_data[162]~162 , mem_wr_data[162]~162, logic_analyzer, 1
instance = comp, \compressor|out_data[163] , compressor|out_data[163], logic_analyzer, 1
instance = comp, \mem_wr_data[163]~163 , mem_wr_data[163]~163, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[164] , compressor|prev_wr_data[164], logic_analyzer, 1
instance = comp, \compressor|out_data[164] , compressor|out_data[164], logic_analyzer, 1
instance = comp, \mem_wr_data[164]~164 , mem_wr_data[164]~164, logic_analyzer, 1
instance = comp, \compressor|out_data[165] , compressor|out_data[165], logic_analyzer, 1
instance = comp, \mem_wr_data[165]~165 , mem_wr_data[165]~165, logic_analyzer, 1
instance = comp, \compressor|out_data[166] , compressor|out_data[166], logic_analyzer, 1
instance = comp, \mem_wr_data[166]~166 , mem_wr_data[166]~166, logic_analyzer, 1
instance = comp, \compressor|out_data[167] , compressor|out_data[167], logic_analyzer, 1
instance = comp, \mem_wr_data[167]~167 , mem_wr_data[167]~167, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[168] , compressor|prev_wr_data[168], logic_analyzer, 1
instance = comp, \compressor|out_data[168] , compressor|out_data[168], logic_analyzer, 1
instance = comp, \mem_wr_data[168]~168 , mem_wr_data[168]~168, logic_analyzer, 1
instance = comp, \compressor|out_data[169] , compressor|out_data[169], logic_analyzer, 1
instance = comp, \mem_wr_data[169]~169 , mem_wr_data[169]~169, logic_analyzer, 1
instance = comp, \compressor|out_data[170] , compressor|out_data[170], logic_analyzer, 1
instance = comp, \mem_wr_data[170]~170 , mem_wr_data[170]~170, logic_analyzer, 1
instance = comp, \compressor|out_data[171] , compressor|out_data[171], logic_analyzer, 1
instance = comp, \mem_wr_data[171]~171 , mem_wr_data[171]~171, logic_analyzer, 1
instance = comp, \compressor|out_data[172] , compressor|out_data[172], logic_analyzer, 1
instance = comp, \mem_wr_data[172]~172 , mem_wr_data[172]~172, logic_analyzer, 1
instance = comp, \compressor|out_data[173] , compressor|out_data[173], logic_analyzer, 1
instance = comp, \mem_wr_data[173]~173 , mem_wr_data[173]~173, logic_analyzer, 1
instance = comp, \compressor|out_data[174] , compressor|out_data[174], logic_analyzer, 1
instance = comp, \mem_wr_data[174]~174 , mem_wr_data[174]~174, logic_analyzer, 1
instance = comp, \compressor|out_data[175] , compressor|out_data[175], logic_analyzer, 1
instance = comp, \mem_wr_data[175]~175 , mem_wr_data[175]~175, logic_analyzer, 1
instance = comp, \compressor|out_data[176] , compressor|out_data[176], logic_analyzer, 1
instance = comp, \mem_wr_data[176]~176 , mem_wr_data[176]~176, logic_analyzer, 1
instance = comp, \compressor|out_data[177] , compressor|out_data[177], logic_analyzer, 1
instance = comp, \mem_wr_data[177]~177 , mem_wr_data[177]~177, logic_analyzer, 1
instance = comp, \compressor|out_data[178] , compressor|out_data[178], logic_analyzer, 1
instance = comp, \mem_wr_data[178]~178 , mem_wr_data[178]~178, logic_analyzer, 1
instance = comp, \compressor|out_data[179] , compressor|out_data[179], logic_analyzer, 1
instance = comp, \mem_wr_data[179]~179 , mem_wr_data[179]~179, logic_analyzer, 1
instance = comp, \compressor|out_data[180] , compressor|out_data[180], logic_analyzer, 1
instance = comp, \mem_wr_data[180]~180 , mem_wr_data[180]~180, logic_analyzer, 1
instance = comp, \compressor|out_data[181] , compressor|out_data[181], logic_analyzer, 1
instance = comp, \mem_wr_data[181]~181 , mem_wr_data[181]~181, logic_analyzer, 1
instance = comp, \compressor|out_data[182] , compressor|out_data[182], logic_analyzer, 1
instance = comp, \mem_wr_data[182]~182 , mem_wr_data[182]~182, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[183] , compressor|prev_wr_data[183], logic_analyzer, 1
instance = comp, \compressor|out_data[183] , compressor|out_data[183], logic_analyzer, 1
instance = comp, \mem_wr_data[183]~183 , mem_wr_data[183]~183, logic_analyzer, 1
instance = comp, \compressor|out_data[184] , compressor|out_data[184], logic_analyzer, 1
instance = comp, \mem_wr_data[184]~184 , mem_wr_data[184]~184, logic_analyzer, 1
instance = comp, \compressor|out_data[185] , compressor|out_data[185], logic_analyzer, 1
instance = comp, \mem_wr_data[185]~185 , mem_wr_data[185]~185, logic_analyzer, 1
instance = comp, \compressor|out_data[186] , compressor|out_data[186], logic_analyzer, 1
instance = comp, \mem_wr_data[186]~186 , mem_wr_data[186]~186, logic_analyzer, 1
instance = comp, \compressor|out_data[187] , compressor|out_data[187], logic_analyzer, 1
instance = comp, \mem_wr_data[187]~187 , mem_wr_data[187]~187, logic_analyzer, 1
instance = comp, \compressor|out_data[188] , compressor|out_data[188], logic_analyzer, 1
instance = comp, \mem_wr_data[188]~188 , mem_wr_data[188]~188, logic_analyzer, 1
instance = comp, \compressor|out_data[189] , compressor|out_data[189], logic_analyzer, 1
instance = comp, \mem_wr_data[189]~189 , mem_wr_data[189]~189, logic_analyzer, 1
instance = comp, \compressor|out_data[190] , compressor|out_data[190], logic_analyzer, 1
instance = comp, \mem_wr_data[190]~190 , mem_wr_data[190]~190, logic_analyzer, 1
instance = comp, \compressor|out_data[191] , compressor|out_data[191], logic_analyzer, 1
instance = comp, \mem_wr_data[191]~191 , mem_wr_data[191]~191, logic_analyzer, 1
instance = comp, \compressor|out_data[192] , compressor|out_data[192], logic_analyzer, 1
instance = comp, \mem_wr_data[192]~192 , mem_wr_data[192]~192, logic_analyzer, 1
instance = comp, \compressor|out_data[193] , compressor|out_data[193], logic_analyzer, 1
instance = comp, \mem_wr_data[193]~193 , mem_wr_data[193]~193, logic_analyzer, 1
instance = comp, \compressor|out_data[194] , compressor|out_data[194], logic_analyzer, 1
instance = comp, \mem_wr_data[194]~194 , mem_wr_data[194]~194, logic_analyzer, 1
instance = comp, \compressor|out_data[195] , compressor|out_data[195], logic_analyzer, 1
instance = comp, \mem_wr_data[195]~195 , mem_wr_data[195]~195, logic_analyzer, 1
instance = comp, \compressor|out_data[196] , compressor|out_data[196], logic_analyzer, 1
instance = comp, \mem_wr_data[196]~196 , mem_wr_data[196]~196, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[197] , compressor|prev_wr_data[197], logic_analyzer, 1
instance = comp, \compressor|out_data[197] , compressor|out_data[197], logic_analyzer, 1
instance = comp, \mem_wr_data[197]~197 , mem_wr_data[197]~197, logic_analyzer, 1
instance = comp, \compressor|out_data[198] , compressor|out_data[198], logic_analyzer, 1
instance = comp, \mem_wr_data[198]~198 , mem_wr_data[198]~198, logic_analyzer, 1
instance = comp, \compressor|out_data[199] , compressor|out_data[199], logic_analyzer, 1
instance = comp, \mem_wr_data[199]~199 , mem_wr_data[199]~199, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a160 , sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a160, logic_analyzer, 1
instance = comp, \compressor|out_data[200] , compressor|out_data[200], logic_analyzer, 1
instance = comp, \mem_wr_data[200]~200 , mem_wr_data[200]~200, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[201]~DUPLICATE , compressor|prev_wr_data[201]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[201] , compressor|out_data[201], logic_analyzer, 1
instance = comp, \mem_wr_data[201]~201 , mem_wr_data[201]~201, logic_analyzer, 1
instance = comp, \compressor|out_data[202] , compressor|out_data[202], logic_analyzer, 1
instance = comp, \mem_wr_data[202]~202 , mem_wr_data[202]~202, logic_analyzer, 1
instance = comp, \compressor|out_data[203] , compressor|out_data[203], logic_analyzer, 1
instance = comp, \mem_wr_data[203]~203 , mem_wr_data[203]~203, logic_analyzer, 1
instance = comp, \compressor|out_data[204] , compressor|out_data[204], logic_analyzer, 1
instance = comp, \mem_wr_data[204]~204 , mem_wr_data[204]~204, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[205] , compressor|prev_wr_data[205], logic_analyzer, 1
instance = comp, \compressor|out_data[205] , compressor|out_data[205], logic_analyzer, 1
instance = comp, \mem_wr_data[205]~205 , mem_wr_data[205]~205, logic_analyzer, 1
instance = comp, \compressor|out_data[206] , compressor|out_data[206], logic_analyzer, 1
instance = comp, \mem_wr_data[206]~206 , mem_wr_data[206]~206, logic_analyzer, 1
instance = comp, \compressor|out_data[207] , compressor|out_data[207], logic_analyzer, 1
instance = comp, \mem_wr_data[207]~207 , mem_wr_data[207]~207, logic_analyzer, 1
instance = comp, \compressor|out_data[208] , compressor|out_data[208], logic_analyzer, 1
instance = comp, \mem_wr_data[208]~208 , mem_wr_data[208]~208, logic_analyzer, 1
instance = comp, \compressor|out_data[209] , compressor|out_data[209], logic_analyzer, 1
instance = comp, \mem_wr_data[209]~209 , mem_wr_data[209]~209, logic_analyzer, 1
instance = comp, \compressor|out_data[210] , compressor|out_data[210], logic_analyzer, 1
instance = comp, \mem_wr_data[210]~210 , mem_wr_data[210]~210, logic_analyzer, 1
instance = comp, \compressor|out_data[211] , compressor|out_data[211], logic_analyzer, 1
instance = comp, \mem_wr_data[211]~211 , mem_wr_data[211]~211, logic_analyzer, 1
instance = comp, \compressor|out_data[212] , compressor|out_data[212], logic_analyzer, 1
instance = comp, \mem_wr_data[212]~212 , mem_wr_data[212]~212, logic_analyzer, 1
instance = comp, \compressor|out_data[213] , compressor|out_data[213], logic_analyzer, 1
instance = comp, \mem_wr_data[213]~213 , mem_wr_data[213]~213, logic_analyzer, 1
instance = comp, \compressor|out_data[214] , compressor|out_data[214], logic_analyzer, 1
instance = comp, \mem_wr_data[214]~214 , mem_wr_data[214]~214, logic_analyzer, 1
instance = comp, \compressor|out_data[215] , compressor|out_data[215], logic_analyzer, 1
instance = comp, \mem_wr_data[215]~215 , mem_wr_data[215]~215, logic_analyzer, 1
instance = comp, \compressor|out_data[216] , compressor|out_data[216], logic_analyzer, 1
instance = comp, \mem_wr_data[216]~216 , mem_wr_data[216]~216, logic_analyzer, 1
instance = comp, \compressor|out_data[217] , compressor|out_data[217], logic_analyzer, 1
instance = comp, \mem_wr_data[217]~217 , mem_wr_data[217]~217, logic_analyzer, 1
instance = comp, \compressor|out_data[218] , compressor|out_data[218], logic_analyzer, 1
instance = comp, \mem_wr_data[218]~218 , mem_wr_data[218]~218, logic_analyzer, 1
instance = comp, \compressor|out_data[219] , compressor|out_data[219], logic_analyzer, 1
instance = comp, \mem_wr_data[219]~219 , mem_wr_data[219]~219, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[220] , compressor|prev_wr_data[220], logic_analyzer, 1
instance = comp, \compressor|out_data[220] , compressor|out_data[220], logic_analyzer, 1
instance = comp, \mem_wr_data[220]~220 , mem_wr_data[220]~220, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[221] , compressor|prev_wr_data[221], logic_analyzer, 1
instance = comp, \compressor|out_data[221] , compressor|out_data[221], logic_analyzer, 1
instance = comp, \mem_wr_data[221]~221 , mem_wr_data[221]~221, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[222] , compressor|prev_wr_data[222], logic_analyzer, 1
instance = comp, \compressor|out_data[222] , compressor|out_data[222], logic_analyzer, 1
instance = comp, \mem_wr_data[222]~222 , mem_wr_data[222]~222, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[223]~DUPLICATE , compressor|prev_wr_data[223]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[223] , compressor|out_data[223], logic_analyzer, 1
instance = comp, \mem_wr_data[223]~223 , mem_wr_data[223]~223, logic_analyzer, 1
instance = comp, \compressor|out_data[224] , compressor|out_data[224], logic_analyzer, 1
instance = comp, \mem_wr_data[224]~224 , mem_wr_data[224]~224, logic_analyzer, 1
instance = comp, \compressor|out_data[225] , compressor|out_data[225], logic_analyzer, 1
instance = comp, \mem_wr_data[225]~225 , mem_wr_data[225]~225, logic_analyzer, 1
instance = comp, \compressor|out_data[226] , compressor|out_data[226], logic_analyzer, 1
instance = comp, \mem_wr_data[226]~226 , mem_wr_data[226]~226, logic_analyzer, 1
instance = comp, \compressor|out_data[227] , compressor|out_data[227], logic_analyzer, 1
instance = comp, \mem_wr_data[227]~227 , mem_wr_data[227]~227, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[228] , compressor|prev_wr_data[228], logic_analyzer, 1
instance = comp, \compressor|out_data[228] , compressor|out_data[228], logic_analyzer, 1
instance = comp, \mem_wr_data[228]~228 , mem_wr_data[228]~228, logic_analyzer, 1
instance = comp, \compressor|out_data[229] , compressor|out_data[229], logic_analyzer, 1
instance = comp, \mem_wr_data[229]~229 , mem_wr_data[229]~229, logic_analyzer, 1
instance = comp, \compressor|out_data[230] , compressor|out_data[230], logic_analyzer, 1
instance = comp, \mem_wr_data[230]~230 , mem_wr_data[230]~230, logic_analyzer, 1
instance = comp, \compressor|out_data[231] , compressor|out_data[231], logic_analyzer, 1
instance = comp, \mem_wr_data[231]~231 , mem_wr_data[231]~231, logic_analyzer, 1
instance = comp, \compressor|out_data[232] , compressor|out_data[232], logic_analyzer, 1
instance = comp, \mem_wr_data[232]~232 , mem_wr_data[232]~232, logic_analyzer, 1
instance = comp, \compressor|out_data[233] , compressor|out_data[233], logic_analyzer, 1
instance = comp, \mem_wr_data[233]~233 , mem_wr_data[233]~233, logic_analyzer, 1
instance = comp, \compressor|out_data[234] , compressor|out_data[234], logic_analyzer, 1
instance = comp, \mem_wr_data[234]~234 , mem_wr_data[234]~234, logic_analyzer, 1
instance = comp, \compressor|out_data[235] , compressor|out_data[235], logic_analyzer, 1
instance = comp, \mem_wr_data[235]~235 , mem_wr_data[235]~235, logic_analyzer, 1
instance = comp, \compressor|out_data[236] , compressor|out_data[236], logic_analyzer, 1
instance = comp, \mem_wr_data[236]~236 , mem_wr_data[236]~236, logic_analyzer, 1
instance = comp, \compressor|out_data[237] , compressor|out_data[237], logic_analyzer, 1
instance = comp, \mem_wr_data[237]~237 , mem_wr_data[237]~237, logic_analyzer, 1
instance = comp, \compressor|out_data[238] , compressor|out_data[238], logic_analyzer, 1
instance = comp, \mem_wr_data[238]~238 , mem_wr_data[238]~238, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[239]~DUPLICATE , compressor|prev_wr_data[239]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[239] , compressor|out_data[239], logic_analyzer, 1
instance = comp, \mem_wr_data[239]~239 , mem_wr_data[239]~239, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a200 , sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a200, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[240]~DUPLICATE , channel_mapper|out_data[240]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[240] , compressor|out_data[240], logic_analyzer, 1
instance = comp, \mem_wr_data[240]~240 , mem_wr_data[240]~240, logic_analyzer, 1
instance = comp, \compressor|out_data[241] , compressor|out_data[241], logic_analyzer, 1
instance = comp, \mem_wr_data[241]~241 , mem_wr_data[241]~241, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[242]~DUPLICATE , compressor|prev_wr_data[242]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[242] , compressor|out_data[242], logic_analyzer, 1
instance = comp, \mem_wr_data[242]~242 , mem_wr_data[242]~242, logic_analyzer, 1
instance = comp, \compressor|out_data[243] , compressor|out_data[243], logic_analyzer, 1
instance = comp, \mem_wr_data[243]~243 , mem_wr_data[243]~243, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[244] , channel_mapper|out_data[244], logic_analyzer, 1
instance = comp, \compressor|out_data[244] , compressor|out_data[244], logic_analyzer, 1
instance = comp, \mem_wr_data[244]~244 , mem_wr_data[244]~244, logic_analyzer, 1
instance = comp, \compressor|out_data[245] , compressor|out_data[245], logic_analyzer, 1
instance = comp, \mem_wr_data[245]~245 , mem_wr_data[245]~245, logic_analyzer, 1
instance = comp, \compressor|out_data[246] , compressor|out_data[246], logic_analyzer, 1
instance = comp, \mem_wr_data[246]~246 , mem_wr_data[246]~246, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[247]~DUPLICATE , compressor|prev_wr_data[247]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[247] , compressor|out_data[247], logic_analyzer, 1
instance = comp, \mem_wr_data[247]~247 , mem_wr_data[247]~247, logic_analyzer, 1
instance = comp, \compressor|out_data[248] , compressor|out_data[248], logic_analyzer, 1
instance = comp, \mem_wr_data[248]~248 , mem_wr_data[248]~248, logic_analyzer, 1
instance = comp, \compressor|prev_wr_data[249] , compressor|prev_wr_data[249], logic_analyzer, 1
instance = comp, \compressor|out_data[249] , compressor|out_data[249], logic_analyzer, 1
instance = comp, \mem_wr_data[249]~249 , mem_wr_data[249]~249, logic_analyzer, 1
instance = comp, \compressor|out_data[250] , compressor|out_data[250], logic_analyzer, 1
instance = comp, \mem_wr_data[250]~250 , mem_wr_data[250]~250, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[251]~DUPLICATE , channel_mapper|out_data[251]~DUPLICATE, logic_analyzer, 1
instance = comp, \compressor|out_data[251] , compressor|out_data[251], logic_analyzer, 1
instance = comp, \mem_wr_data[251]~251 , mem_wr_data[251]~251, logic_analyzer, 1
instance = comp, \compressor|out_data[252] , compressor|out_data[252], logic_analyzer, 1
instance = comp, \mem_wr_data[252]~252 , mem_wr_data[252]~252, logic_analyzer, 1
instance = comp, \compressor|out_data[253] , compressor|out_data[253], logic_analyzer, 1
instance = comp, \mem_wr_data[253]~253 , mem_wr_data[253]~253, logic_analyzer, 1
instance = comp, \compressor|out_data[254] , compressor|out_data[254], logic_analyzer, 1
instance = comp, \mem_wr_data[254]~254 , mem_wr_data[254]~254, logic_analyzer, 1
instance = comp, \compressor|out_data[255] , compressor|out_data[255], logic_analyzer, 1
instance = comp, \mem_wr_data[255]~255 , mem_wr_data[255]~255, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a240 , sdram_iface|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a240, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram , u0|hps_0|fpga_interfaces|f2sdram, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[4] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[4], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[2] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[2], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[5] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[5], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , sdram_iface|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] , sdram_iface|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , sdram_iface|fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|valid_rdreq~0 , sdram_iface|fifo|dcfifo_component|auto_generated|valid_rdreq~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[6] , sdram_iface|fifo|dcfifo_component|auto_generated|rdptr_g[6], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , sdram_iface|fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|valid_wrreq~1 , sdram_iface|fifo|dcfifo_component|auto_generated|valid_wrreq~1, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[5] , sdram_iface|fifo|dcfifo_component|auto_generated|wrptr_g[5], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] , sdram_iface|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2], logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , sdram_iface|fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, logic_analyzer, 1
instance = comp, \sdram_iface|fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , sdram_iface|fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[28]~0 , reg_NUM_ENTRIES[28]~0, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[0] , reg_NUM_ENTRIES[0], logic_analyzer, 1
instance = comp, \Add1~5 , Add1~5, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[1]~DUPLICATE , reg_NUM_ENTRIES[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add1~9 , Add1~9, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[2] , reg_NUM_ENTRIES[2], logic_analyzer, 1
instance = comp, \Add1~13 , Add1~13, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[3] , reg_NUM_ENTRIES[3], logic_analyzer, 1
instance = comp, \Add1~17 , Add1~17, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[4] , reg_NUM_ENTRIES[4], logic_analyzer, 1
instance = comp, \Add1~21 , Add1~21, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[5] , reg_NUM_ENTRIES[5], logic_analyzer, 1
instance = comp, \Add1~25 , Add1~25, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[6] , reg_NUM_ENTRIES[6], logic_analyzer, 1
instance = comp, \Add1~29 , Add1~29, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[7] , reg_NUM_ENTRIES[7], logic_analyzer, 1
instance = comp, \Add1~33 , Add1~33, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[8] , reg_NUM_ENTRIES[8], logic_analyzer, 1
instance = comp, \Add1~37 , Add1~37, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[9] , reg_NUM_ENTRIES[9], logic_analyzer, 1
instance = comp, \Add1~41 , Add1~41, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[10] , reg_NUM_ENTRIES[10], logic_analyzer, 1
instance = comp, \Add1~45 , Add1~45, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[11]~DUPLICATE , reg_NUM_ENTRIES[11]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add1~49 , Add1~49, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[12] , reg_NUM_ENTRIES[12], logic_analyzer, 1
instance = comp, \Add1~53 , Add1~53, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[13] , reg_NUM_ENTRIES[13], logic_analyzer, 1
instance = comp, \Add1~57 , Add1~57, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[14] , reg_NUM_ENTRIES[14], logic_analyzer, 1
instance = comp, \Add1~61 , Add1~61, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[15] , reg_NUM_ENTRIES[15], logic_analyzer, 1
instance = comp, \Add1~65 , Add1~65, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[16] , reg_NUM_ENTRIES[16], logic_analyzer, 1
instance = comp, \Add1~69 , Add1~69, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[17] , reg_NUM_ENTRIES[17], logic_analyzer, 1
instance = comp, \Add1~73 , Add1~73, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[18] , reg_NUM_ENTRIES[18], logic_analyzer, 1
instance = comp, \Add1~77 , Add1~77, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[19] , reg_NUM_ENTRIES[19], logic_analyzer, 1
instance = comp, \Add1~81 , Add1~81, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[20] , reg_NUM_ENTRIES[20], logic_analyzer, 1
instance = comp, \Add1~85 , Add1~85, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[21] , reg_NUM_ENTRIES[21], logic_analyzer, 1
instance = comp, \Add1~89 , Add1~89, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[22]~DUPLICATE , reg_NUM_ENTRIES[22]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add1~93 , Add1~93, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[23] , reg_NUM_ENTRIES[23], logic_analyzer, 1
instance = comp, \Add1~97 , Add1~97, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[24] , reg_NUM_ENTRIES[24], logic_analyzer, 1
instance = comp, \Add1~101 , Add1~101, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[25] , reg_NUM_ENTRIES[25], logic_analyzer, 1
instance = comp, \Add1~105 , Add1~105, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[26] , reg_NUM_ENTRIES[26], logic_analyzer, 1
instance = comp, \Add1~109 , Add1~109, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[27] , reg_NUM_ENTRIES[27], logic_analyzer, 1
instance = comp, \Add1~113 , Add1~113, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[28] , reg_NUM_ENTRIES[28], logic_analyzer, 1
instance = comp, \Add1~117 , Add1~117, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[29] , reg_NUM_ENTRIES[29], logic_analyzer, 1
instance = comp, \Add1~121 , Add1~121, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[30] , reg_NUM_ENTRIES[30], logic_analyzer, 1
instance = comp, \Add1~125 , Add1~125, logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[31] , reg_NUM_ENTRIES[31], logic_analyzer, 1
instance = comp, \mm|Equal2~4 , mm|Equal2~4, logic_analyzer, 1
instance = comp, \mm|buf_req[8][0] , mm|buf_req[8][0], logic_analyzer, 1
instance = comp, \mm|buf_req[8][1] , mm|buf_req[8][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][19]~3 , mm|buf_readdata[8][19]~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][31] , mm|buf_readdata[8][31], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[31] , reg_NUM_SAMPLES[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][31]~feeder , mm|buf_readdata[4][31]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~3 , mm|Equal2~3, logic_analyzer, 1
instance = comp, \mm|buf_req[4][0] , mm|buf_req[4][0], logic_analyzer, 1
instance = comp, \mm|buf_req[4][1] , mm|buf_req[4][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][20]~2 , mm|buf_readdata[4][20]~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][31] , mm|buf_readdata[4][31], logic_analyzer, 1
instance = comp, \mm|mm_readdata~95 , mm|mm_readdata~95, logic_analyzer, 1
instance = comp, \mm|mm_readdata~98 , mm|mm_readdata~98, logic_analyzer, 1
instance = comp, \mm|mm_readdata[15]~3 , mm|mm_readdata[15]~3, logic_analyzer, 1
instance = comp, \mm|mm_readdata[0]~4 , mm|mm_readdata[0]~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[31] , mm|mm_readdata[31], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~31, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][31] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][31], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[31]~47 , u0|mm_interconnect_0|rsp_mux_001|src_data[31]~47, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~30 , u0|mm_interconnect_0|cmd_mux_001|src_payload~30, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], logic_analyzer, 1
instance = comp, \mm|reg_writedata[30] , mm|reg_writedata[30], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[30]~feeder , reg_LIMIT_TRIG_ENTRIES[30]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[30] , reg_LIMIT_TRIG_ENTRIES[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][30] , mm|buf_readdata[9][30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][30] , mm|buf_readdata[5][30], logic_analyzer, 1
instance = comp, \mm|mm_readdata~94 , mm|mm_readdata~94, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[30]~feeder , reg_LIMIT_TRIG_SAMPLES[30]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[30] , reg_LIMIT_TRIG_SAMPLES[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][30] , mm|buf_readdata[6][30], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[30] , clk_mon_sample|count[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][30] , mm|buf_readdata[11][30], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[62]~feeder , reg_LIMIT_TRIG_SAMPLES[62]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[62] , reg_LIMIT_TRIG_SAMPLES[62], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][30]~feeder , mm|buf_readdata[7][30]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][30] , mm|buf_readdata[7][30], logic_analyzer, 1
instance = comp, \mm|mm_readdata~93 , mm|mm_readdata~93, logic_analyzer, 1
instance = comp, \reg_CTRL[30]~feeder , reg_CTRL[30]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[30] , reg_CTRL[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][30] , mm|buf_readdata[0][30], logic_analyzer, 1
instance = comp, \clk_mon_data|count[30] , clk_mon_data|count[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][30] , mm|buf_readdata[12][30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][30] , mm|buf_readdata[4][30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][30]~feeder , mm|buf_readdata[8][30]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][30] , mm|buf_readdata[8][30], logic_analyzer, 1
instance = comp, \mm|mm_readdata~92 , mm|mm_readdata~92, logic_analyzer, 1
instance = comp, \mm|mm_readdata~102 , mm|mm_readdata~102, logic_analyzer, 1
instance = comp, \mm|mm_readdata[30] , mm|mm_readdata[30], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][30] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][30], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~30, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][30] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][30], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30]~46 , u0|mm_interconnect_0|rsp_mux_001|src_data[30]~46, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 , u0|mm_interconnect_0|cmd_mux_001|src_payload~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], logic_analyzer, 1
instance = comp, \mm|reg_writedata[29] , mm|reg_writedata[29], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[29]~feeder , reg_LIMIT_TRIG_ENTRIES[29]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[29] , reg_LIMIT_TRIG_ENTRIES[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][29]~feeder , mm|buf_readdata[9][29]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][29] , mm|buf_readdata[9][29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][29]~feeder , mm|buf_readdata[5][29]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][29] , mm|buf_readdata[5][29], logic_analyzer, 1
instance = comp, \mm|mm_readdata~91 , mm|mm_readdata~91, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[29]~feeder , reg_LIMIT_TRIG_SAMPLES[29]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[29] , reg_LIMIT_TRIG_SAMPLES[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][29]~feeder , mm|buf_readdata[6][29]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][29] , mm|buf_readdata[6][29], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[29] , clk_mon_sample|count[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][29] , mm|buf_readdata[11][29], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[61]~feeder , reg_LIMIT_TRIG_SAMPLES[61]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[61] , reg_LIMIT_TRIG_SAMPLES[61], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][29] , mm|buf_readdata[7][29], logic_analyzer, 1
instance = comp, \mm|mm_readdata~90 , mm|mm_readdata~90, logic_analyzer, 1
instance = comp, \reg_CTRL[29]~feeder , reg_CTRL[29]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[29] , reg_CTRL[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][29]~feeder , mm|buf_readdata[0][29]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][29] , mm|buf_readdata[0][29], logic_analyzer, 1
instance = comp, \clk_mon_data|count[29] , clk_mon_data|count[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][29] , mm|buf_readdata[12][29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][29] , mm|buf_readdata[8][29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][29] , mm|buf_readdata[4][29], logic_analyzer, 1
instance = comp, \mm|mm_readdata~89 , mm|mm_readdata~89, logic_analyzer, 1
instance = comp, \mm|mm_readdata~106 , mm|mm_readdata~106, logic_analyzer, 1
instance = comp, \mm|mm_readdata[29] , mm|mm_readdata[29], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][29] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][29], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][29] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][29], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29]~45 , u0|mm_interconnect_0|rsp_mux_001|src_data[29]~45, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 , u0|mm_interconnect_0|cmd_mux_001|src_payload~28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], logic_analyzer, 1
instance = comp, \mm|reg_writedata[28]~feeder , mm|reg_writedata[28]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[28] , mm|reg_writedata[28], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[28]~feeder , reg_LIMIT_TRIG_ENTRIES[28]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[28] , reg_LIMIT_TRIG_ENTRIES[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][28]~feeder , mm|buf_readdata[9][28]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][28] , mm|buf_readdata[9][28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][28]~feeder , mm|buf_readdata[5][28]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][28] , mm|buf_readdata[5][28], logic_analyzer, 1
instance = comp, \mm|mm_readdata~88 , mm|mm_readdata~88, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[28]~feeder , reg_LIMIT_TRIG_SAMPLES[28]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[28] , reg_LIMIT_TRIG_SAMPLES[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][28]~feeder , mm|buf_readdata[6][28]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][28] , mm|buf_readdata[6][28], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[28] , clk_mon_sample|count[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][28] , mm|buf_readdata[11][28], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[60]~feeder , reg_LIMIT_TRIG_SAMPLES[60]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[60] , reg_LIMIT_TRIG_SAMPLES[60], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][28]~feeder , mm|buf_readdata[7][28]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][28] , mm|buf_readdata[7][28], logic_analyzer, 1
instance = comp, \mm|mm_readdata~87 , mm|mm_readdata~87, logic_analyzer, 1
instance = comp, \reg_CTRL[28]~feeder , reg_CTRL[28]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[28] , reg_CTRL[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][28] , mm|buf_readdata[0][28], logic_analyzer, 1
instance = comp, \clk_mon_data|count[28] , clk_mon_data|count[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][28] , mm|buf_readdata[12][28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][28] , mm|buf_readdata[8][28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][28]~feeder , mm|buf_readdata[4][28]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][28] , mm|buf_readdata[4][28], logic_analyzer, 1
instance = comp, \mm|mm_readdata~86 , mm|mm_readdata~86, logic_analyzer, 1
instance = comp, \mm|mm_readdata~110 , mm|mm_readdata~110, logic_analyzer, 1
instance = comp, \mm|mm_readdata[28] , mm|mm_readdata[28], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][28] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][28], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][28] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][28], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28]~44 , u0|mm_interconnect_0|rsp_mux_001|src_data[28]~44, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 , u0|mm_interconnect_0|cmd_mux_001|src_payload~27, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], logic_analyzer, 1
instance = comp, \mm|reg_writedata[27]~feeder , mm|reg_writedata[27]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[27] , mm|reg_writedata[27], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[27]~feeder , reg_LIMIT_TRIG_ENTRIES[27]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[27] , reg_LIMIT_TRIG_ENTRIES[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][27]~feeder , mm|buf_readdata[9][27]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][27] , mm|buf_readdata[9][27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][27]~feeder , mm|buf_readdata[5][27]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][27] , mm|buf_readdata[5][27], logic_analyzer, 1
instance = comp, \mm|mm_readdata~85 , mm|mm_readdata~85, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[27] , clk_mon_sample|count[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][27]~feeder , mm|buf_readdata[11][27]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][27] , mm|buf_readdata[11][27], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[59]~feeder , reg_LIMIT_TRIG_SAMPLES[59]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[59] , reg_LIMIT_TRIG_SAMPLES[59], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][27]~feeder , mm|buf_readdata[7][27]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][27] , mm|buf_readdata[7][27], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[27]~feeder , reg_LIMIT_TRIG_SAMPLES[27]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[27] , reg_LIMIT_TRIG_SAMPLES[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][27] , mm|buf_readdata[6][27], logic_analyzer, 1
instance = comp, \mm|mm_readdata~84 , mm|mm_readdata~84, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][27]~feeder , mm|buf_readdata[8][27]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][27] , mm|buf_readdata[8][27], logic_analyzer, 1
instance = comp, \clk_mon_data|count[27] , clk_mon_data|count[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][27] , mm|buf_readdata[12][27], logic_analyzer, 1
instance = comp, \reg_CTRL[27] , reg_CTRL[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][27]~feeder , mm|buf_readdata[0][27]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][27] , mm|buf_readdata[0][27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][27] , mm|buf_readdata[4][27], logic_analyzer, 1
instance = comp, \mm|mm_readdata~83 , mm|mm_readdata~83, logic_analyzer, 1
instance = comp, \mm|mm_readdata~114 , mm|mm_readdata~114, logic_analyzer, 1
instance = comp, \mm|mm_readdata[27] , mm|mm_readdata[27], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~27, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][27] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][27], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27]~43 , u0|mm_interconnect_0|rsp_mux_001|src_data[27]~43, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 , u0|mm_interconnect_0|cmd_mux_001|src_payload~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], logic_analyzer, 1
instance = comp, \mm|reg_writedata[26]~feeder , mm|reg_writedata[26]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[26] , mm|reg_writedata[26], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[26] , reg_LIMIT_TRIG_ENTRIES[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][26]~feeder , mm|buf_readdata[9][26]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][26] , mm|buf_readdata[9][26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][26]~feeder , mm|buf_readdata[5][26]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][26] , mm|buf_readdata[5][26], logic_analyzer, 1
instance = comp, \mm|mm_readdata~82 , mm|mm_readdata~82, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[58]~feeder , reg_LIMIT_TRIG_SAMPLES[58]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[58] , reg_LIMIT_TRIG_SAMPLES[58], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][26]~feeder , mm|buf_readdata[7][26]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][26] , mm|buf_readdata[7][26], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[26] , clk_mon_sample|count[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][26] , mm|buf_readdata[11][26], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[26]~feeder , reg_LIMIT_TRIG_SAMPLES[26]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[26] , reg_LIMIT_TRIG_SAMPLES[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][26] , mm|buf_readdata[6][26], logic_analyzer, 1
instance = comp, \mm|mm_readdata~81 , mm|mm_readdata~81, logic_analyzer, 1
instance = comp, \clk_mon_data|count[26] , clk_mon_data|count[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][26]~feeder , mm|buf_readdata[12][26]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][26] , mm|buf_readdata[12][26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][26] , mm|buf_readdata[0][26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][26] , mm|buf_readdata[8][26], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[26]~DUPLICATE , reg_NUM_SAMPLES[26]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][26] , mm|buf_readdata[4][26], logic_analyzer, 1
instance = comp, \mm|mm_readdata~80 , mm|mm_readdata~80, logic_analyzer, 1
instance = comp, \mm|mm_readdata~118 , mm|mm_readdata~118, logic_analyzer, 1
instance = comp, \mm|mm_readdata[26] , mm|mm_readdata[26], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][26] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][26], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][26] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][26], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26]~42 , u0|mm_interconnect_0|rsp_mux_001|src_data[26]~42, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 , u0|mm_interconnect_0|cmd_mux_001|src_payload~26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], logic_analyzer, 1
instance = comp, \mm|reg_writedata[25] , mm|reg_writedata[25], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[25]~feeder , reg_LIMIT_TRIG_ENTRIES[25]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[25] , reg_LIMIT_TRIG_ENTRIES[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][25]~feeder , mm|buf_readdata[9][25]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][25] , mm|buf_readdata[9][25], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[57]~feeder , reg_LIMIT_TRIG_SAMPLES[57]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[57] , reg_LIMIT_TRIG_SAMPLES[57], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][25] , mm|buf_readdata[7][25], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[25] , clk_mon_sample|count[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][25] , mm|buf_readdata[11][25], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[25]~feeder , reg_LIMIT_TRIG_SAMPLES[25]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[25] , reg_LIMIT_TRIG_SAMPLES[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][25] , mm|buf_readdata[6][25], logic_analyzer, 1
instance = comp, \mm|mm_readdata~78 , mm|mm_readdata~78, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][25]~feeder , mm|buf_readdata[5][25]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][25] , mm|buf_readdata[5][25], logic_analyzer, 1
instance = comp, \mm|mm_readdata~79 , mm|mm_readdata~79, logic_analyzer, 1
instance = comp, \clk_mon_data|count[25] , clk_mon_data|count[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][25] , mm|buf_readdata[12][25], logic_analyzer, 1
instance = comp, \reg_CTRL[25]~feeder , reg_CTRL[25]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[25] , reg_CTRL[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][25] , mm|buf_readdata[0][25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][25]~feeder , mm|buf_readdata[4][25]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][25] , mm|buf_readdata[4][25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][25] , mm|buf_readdata[8][25], logic_analyzer, 1
instance = comp, \mm|mm_readdata~77 , mm|mm_readdata~77, logic_analyzer, 1
instance = comp, \mm|mm_readdata~122 , mm|mm_readdata~122, logic_analyzer, 1
instance = comp, \mm|mm_readdata[25] , mm|mm_readdata[25], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][25] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][25], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25]~41 , u0|mm_interconnect_0|rsp_mux_001|src_data[25]~41, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 , u0|mm_interconnect_0|cmd_mux_001|src_payload~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], logic_analyzer, 1
instance = comp, \mm|reg_writedata[24]~feeder , mm|reg_writedata[24]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[24] , mm|reg_writedata[24], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[24]~feeder , reg_LIMIT_TRIG_ENTRIES[24]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[24] , reg_LIMIT_TRIG_ENTRIES[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][24]~feeder , mm|buf_readdata[9][24]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][24] , mm|buf_readdata[9][24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][24]~feeder , mm|buf_readdata[5][24]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][24] , mm|buf_readdata[5][24], logic_analyzer, 1
instance = comp, \mm|mm_readdata~76 , mm|mm_readdata~76, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[56]~feeder , reg_LIMIT_TRIG_SAMPLES[56]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[56] , reg_LIMIT_TRIG_SAMPLES[56], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][24]~feeder , mm|buf_readdata[7][24]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][24] , mm|buf_readdata[7][24], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[24] , clk_mon_sample|count[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][24] , mm|buf_readdata[11][24], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[24]~feeder , reg_LIMIT_TRIG_SAMPLES[24]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[24] , reg_LIMIT_TRIG_SAMPLES[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][24]~feeder , mm|buf_readdata[6][24]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][24] , mm|buf_readdata[6][24], logic_analyzer, 1
instance = comp, \mm|mm_readdata~75 , mm|mm_readdata~75, logic_analyzer, 1
instance = comp, \clk_mon_data|count[24] , clk_mon_data|count[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][24] , mm|buf_readdata[12][24], logic_analyzer, 1
instance = comp, \reg_CTRL[24]~feeder , reg_CTRL[24]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[24] , reg_CTRL[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][24]~feeder , mm|buf_readdata[0][24]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][24] , mm|buf_readdata[0][24], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[24] , reg_NUM_SAMPLES[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][24] , mm|buf_readdata[4][24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][24] , mm|buf_readdata[8][24], logic_analyzer, 1
instance = comp, \mm|mm_readdata~74 , mm|mm_readdata~74, logic_analyzer, 1
instance = comp, \mm|mm_readdata~126 , mm|mm_readdata~126, logic_analyzer, 1
instance = comp, \mm|mm_readdata[24] , mm|mm_readdata[24], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][24] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][24], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][24] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][24], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24]~40 , u0|mm_interconnect_0|rsp_mux_001|src_data[24]~40, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 , u0|mm_interconnect_0|cmd_mux_001|src_payload~24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], logic_analyzer, 1
instance = comp, \mm|reg_writedata[23]~feeder , mm|reg_writedata[23]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[23] , mm|reg_writedata[23], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[23]~feeder , reg_LIMIT_TRIG_ENTRIES[23]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[23] , reg_LIMIT_TRIG_ENTRIES[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][23]~feeder , mm|buf_readdata[9][23]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][23] , mm|buf_readdata[9][23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][23]~feeder , mm|buf_readdata[5][23]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][23] , mm|buf_readdata[5][23], logic_analyzer, 1
instance = comp, \mm|mm_readdata~73 , mm|mm_readdata~73, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[23] , clk_mon_sample|count[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][23] , mm|buf_readdata[11][23], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[23] , reg_LIMIT_TRIG_SAMPLES[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][23] , mm|buf_readdata[6][23], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[55]~feeder , reg_LIMIT_TRIG_SAMPLES[55]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[55] , reg_LIMIT_TRIG_SAMPLES[55], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][23] , mm|buf_readdata[7][23], logic_analyzer, 1
instance = comp, \mm|mm_readdata~72 , mm|mm_readdata~72, logic_analyzer, 1
instance = comp, \clk_mon_data|count[23] , clk_mon_data|count[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][23] , mm|buf_readdata[12][23], logic_analyzer, 1
instance = comp, \reg_CTRL[23] , reg_CTRL[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][23]~feeder , mm|buf_readdata[0][23]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][23] , mm|buf_readdata[0][23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][23]~feeder , mm|buf_readdata[4][23]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][23] , mm|buf_readdata[4][23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][23] , mm|buf_readdata[8][23], logic_analyzer, 1
instance = comp, \mm|mm_readdata~71 , mm|mm_readdata~71, logic_analyzer, 1
instance = comp, \mm|mm_readdata~130 , mm|mm_readdata~130, logic_analyzer, 1
instance = comp, \mm|mm_readdata[23] , mm|mm_readdata[23], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][23] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][23], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~23, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][23] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][23], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[23]~39 , u0|mm_interconnect_0|rsp_mux_001|src_data[23]~39, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 , u0|mm_interconnect_0|cmd_mux_001|src_payload~23, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], logic_analyzer, 1
instance = comp, \mm|reg_writedata[22] , mm|reg_writedata[22], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[22]~feeder , reg_LIMIT_TRIG_ENTRIES[22]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[22] , reg_LIMIT_TRIG_ENTRIES[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][22] , mm|buf_readdata[9][22], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[54] , reg_NUM_SAMPLES[54], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][22]~feeder , mm|buf_readdata[5][22]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][22] , mm|buf_readdata[5][22], logic_analyzer, 1
instance = comp, \mm|mm_readdata~70 , mm|mm_readdata~70, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[22]~feeder , reg_LIMIT_TRIG_SAMPLES[22]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[22] , reg_LIMIT_TRIG_SAMPLES[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][22]~feeder , mm|buf_readdata[6][22]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][22] , mm|buf_readdata[6][22], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[22] , clk_mon_sample|count[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][22] , mm|buf_readdata[11][22], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[54]~feeder , reg_LIMIT_TRIG_SAMPLES[54]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[54] , reg_LIMIT_TRIG_SAMPLES[54], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][22] , mm|buf_readdata[7][22], logic_analyzer, 1
instance = comp, \mm|mm_readdata~69 , mm|mm_readdata~69, logic_analyzer, 1
instance = comp, \reg_CTRL[22]~feeder , reg_CTRL[22]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[22] , reg_CTRL[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][22]~feeder , mm|buf_readdata[0][22]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][22] , mm|buf_readdata[0][22], logic_analyzer, 1
instance = comp, \clk_mon_data|count[22] , clk_mon_data|count[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][22] , mm|buf_readdata[12][22], logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[22] , reg_NUM_ENTRIES[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][22]~feeder , mm|buf_readdata[8][22]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][22] , mm|buf_readdata[8][22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][22] , mm|buf_readdata[4][22], logic_analyzer, 1
instance = comp, \mm|mm_readdata~68 , mm|mm_readdata~68, logic_analyzer, 1
instance = comp, \mm|mm_readdata~134 , mm|mm_readdata~134, logic_analyzer, 1
instance = comp, \mm|mm_readdata[22] , mm|mm_readdata[22], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][22] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][22], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][22] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][22], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22]~38 , u0|mm_interconnect_0|rsp_mux_001|src_data[22]~38, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 , u0|mm_interconnect_0|cmd_mux_001|src_payload~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], logic_analyzer, 1
instance = comp, \mm|reg_writedata[21]~feeder , mm|reg_writedata[21]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[21] , mm|reg_writedata[21], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[21]~feeder , reg_LIMIT_TRIG_ENTRIES[21]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[21] , reg_LIMIT_TRIG_ENTRIES[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][21]~feeder , mm|buf_readdata[9][21]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][21] , mm|buf_readdata[9][21], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[21]~feeder , reg_LIMIT_TRIG_SAMPLES[21]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[21] , reg_LIMIT_TRIG_SAMPLES[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][21] , mm|buf_readdata[6][21], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[21] , clk_mon_sample|count[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][21] , mm|buf_readdata[11][21], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[53]~feeder , reg_LIMIT_TRIG_SAMPLES[53]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[53] , reg_LIMIT_TRIG_SAMPLES[53], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][21] , mm|buf_readdata[7][21], logic_analyzer, 1
instance = comp, \mm|mm_readdata~66 , mm|mm_readdata~66, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][21] , mm|buf_readdata[5][21], logic_analyzer, 1
instance = comp, \mm|mm_readdata~67 , mm|mm_readdata~67, logic_analyzer, 1
instance = comp, \reg_CTRL[21] , reg_CTRL[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][21]~feeder , mm|buf_readdata[0][21]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][21] , mm|buf_readdata[0][21], logic_analyzer, 1
instance = comp, \clk_mon_data|count[21] , clk_mon_data|count[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][21] , mm|buf_readdata[12][21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][21] , mm|buf_readdata[4][21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][21]~feeder , mm|buf_readdata[8][21]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][21] , mm|buf_readdata[8][21], logic_analyzer, 1
instance = comp, \mm|mm_readdata~65 , mm|mm_readdata~65, logic_analyzer, 1
instance = comp, \mm|mm_readdata~138 , mm|mm_readdata~138, logic_analyzer, 1
instance = comp, \mm|mm_readdata[21] , mm|mm_readdata[21], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][21] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][21], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][21] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][21], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21]~37 , u0|mm_interconnect_0|rsp_mux_001|src_data[21]~37, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 , u0|mm_interconnect_0|cmd_mux_001|src_payload~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], logic_analyzer, 1
instance = comp, \mm|reg_writedata[20] , mm|reg_writedata[20], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[20] , reg_LIMIT_TRIG_ENTRIES[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][20]~feeder , mm|buf_readdata[9][20]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][20] , mm|buf_readdata[9][20], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[52] , reg_LIMIT_TRIG_SAMPLES[52], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][20]~feeder , mm|buf_readdata[7][20]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][20] , mm|buf_readdata[7][20], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[20] , clk_mon_sample|count[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][20] , mm|buf_readdata[11][20], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[20] , reg_LIMIT_TRIG_SAMPLES[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][20] , mm|buf_readdata[6][20], logic_analyzer, 1
instance = comp, \mm|mm_readdata~63 , mm|mm_readdata~63, logic_analyzer, 1
instance = comp, \clk_mon_data|count[20] , clk_mon_data|count[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][20] , mm|buf_readdata[12][20], logic_analyzer, 1
instance = comp, \reg_CTRL[20] , reg_CTRL[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][20] , mm|buf_readdata[0][20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][20] , mm|buf_readdata[4][20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][20] , mm|buf_readdata[8][20], logic_analyzer, 1
instance = comp, \mm|mm_readdata~62 , mm|mm_readdata~62, logic_analyzer, 1
instance = comp, \mm|mm_readdata~142 , mm|mm_readdata~142, logic_analyzer, 1
instance = comp, \mm|mm_readdata[20] , mm|mm_readdata[20], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][20] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][20], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][20] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][20], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20]~36 , u0|mm_interconnect_0|rsp_mux_001|src_data[20]~36, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~31 , u0|mm_interconnect_0|cmd_mux_001|src_payload~31, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], logic_analyzer, 1
instance = comp, \mm|reg_writedata[31]~feeder , mm|reg_writedata[31]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[31] , mm|reg_writedata[31], logic_analyzer, 1
instance = comp, \reg_CTRL[31]~feeder , reg_CTRL[31]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[31] , reg_CTRL[31], logic_analyzer, 1
instance = comp, \run_buf[0]~feeder , run_buf[0]~feeder, logic_analyzer, 1
instance = comp, \run_buf[0] , run_buf[0], logic_analyzer, 1
instance = comp, \run_buf[1] , run_buf[1], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[0] , reg_NUM_SAMPLES[0], logic_analyzer, 1
instance = comp, \Add0~9 , Add0~9, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[1] , reg_NUM_SAMPLES[1], logic_analyzer, 1
instance = comp, \Add0~17 , Add0~17, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[2] , reg_NUM_SAMPLES[2], logic_analyzer, 1
instance = comp, \Add0~25 , Add0~25, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[3] , reg_NUM_SAMPLES[3], logic_analyzer, 1
instance = comp, \Add0~33 , Add0~33, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[4] , reg_NUM_SAMPLES[4], logic_analyzer, 1
instance = comp, \Add0~41 , Add0~41, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[5] , reg_NUM_SAMPLES[5], logic_analyzer, 1
instance = comp, \Add0~49 , Add0~49, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[6] , reg_NUM_SAMPLES[6], logic_analyzer, 1
instance = comp, \Add0~57 , Add0~57, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[7] , reg_NUM_SAMPLES[7], logic_analyzer, 1
instance = comp, \Add0~65 , Add0~65, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[8] , reg_NUM_SAMPLES[8], logic_analyzer, 1
instance = comp, \Add0~73 , Add0~73, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[9] , reg_NUM_SAMPLES[9], logic_analyzer, 1
instance = comp, \Add0~81 , Add0~81, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[10] , reg_NUM_SAMPLES[10], logic_analyzer, 1
instance = comp, \Add0~89 , Add0~89, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[11] , reg_NUM_SAMPLES[11], logic_analyzer, 1
instance = comp, \Add0~97 , Add0~97, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[12] , reg_NUM_SAMPLES[12], logic_analyzer, 1
instance = comp, \Add0~105 , Add0~105, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[13] , reg_NUM_SAMPLES[13], logic_analyzer, 1
instance = comp, \Add0~113 , Add0~113, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[14] , reg_NUM_SAMPLES[14], logic_analyzer, 1
instance = comp, \Add0~121 , Add0~121, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[15] , reg_NUM_SAMPLES[15], logic_analyzer, 1
instance = comp, \Add0~129 , Add0~129, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[16] , reg_NUM_SAMPLES[16], logic_analyzer, 1
instance = comp, \Add0~137 , Add0~137, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[17]~DUPLICATE , reg_NUM_SAMPLES[17]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add0~145 , Add0~145, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[18] , reg_NUM_SAMPLES[18], logic_analyzer, 1
instance = comp, \Add0~153 , Add0~153, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[19]~DUPLICATE , reg_NUM_SAMPLES[19]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add0~161 , Add0~161, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[20] , reg_NUM_SAMPLES[20], logic_analyzer, 1
instance = comp, \Add0~169 , Add0~169, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[21] , reg_NUM_SAMPLES[21], logic_analyzer, 1
instance = comp, \Add0~177 , Add0~177, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[22] , reg_NUM_SAMPLES[22], logic_analyzer, 1
instance = comp, \Add0~185 , Add0~185, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[23] , reg_NUM_SAMPLES[23], logic_analyzer, 1
instance = comp, \Add0~193 , Add0~193, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[24]~DUPLICATE , reg_NUM_SAMPLES[24]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add0~201 , Add0~201, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[25] , reg_NUM_SAMPLES[25], logic_analyzer, 1
instance = comp, \Add0~209 , Add0~209, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[26] , reg_NUM_SAMPLES[26], logic_analyzer, 1
instance = comp, \Add0~217 , Add0~217, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[27] , reg_NUM_SAMPLES[27], logic_analyzer, 1
instance = comp, \Add0~225 , Add0~225, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[28] , reg_NUM_SAMPLES[28], logic_analyzer, 1
instance = comp, \Add0~233 , Add0~233, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[29] , reg_NUM_SAMPLES[29], logic_analyzer, 1
instance = comp, \Add0~241 , Add0~241, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[30] , reg_NUM_SAMPLES[30], logic_analyzer, 1
instance = comp, \Add0~249 , Add0~249, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[31]~DUPLICATE , reg_NUM_SAMPLES[31]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add0~5 , Add0~5, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[32] , reg_NUM_SAMPLES[32], logic_analyzer, 1
instance = comp, \Add0~13 , Add0~13, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[33] , reg_NUM_SAMPLES[33], logic_analyzer, 1
instance = comp, \Add0~21 , Add0~21, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[34] , reg_NUM_SAMPLES[34], logic_analyzer, 1
instance = comp, \Add0~29 , Add0~29, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[35] , reg_NUM_SAMPLES[35], logic_analyzer, 1
instance = comp, \Add0~37 , Add0~37, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[36] , reg_NUM_SAMPLES[36], logic_analyzer, 1
instance = comp, \Add0~45 , Add0~45, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[37]~DUPLICATE , reg_NUM_SAMPLES[37]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add0~53 , Add0~53, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[38] , reg_NUM_SAMPLES[38], logic_analyzer, 1
instance = comp, \Add0~61 , Add0~61, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[39] , reg_NUM_SAMPLES[39], logic_analyzer, 1
instance = comp, \Add0~69 , Add0~69, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[40] , reg_NUM_SAMPLES[40], logic_analyzer, 1
instance = comp, \Add0~77 , Add0~77, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[41] , reg_NUM_SAMPLES[41], logic_analyzer, 1
instance = comp, \Add0~85 , Add0~85, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[42] , reg_NUM_SAMPLES[42], logic_analyzer, 1
instance = comp, \Add0~93 , Add0~93, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[43] , reg_NUM_SAMPLES[43], logic_analyzer, 1
instance = comp, \Add0~101 , Add0~101, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[44] , reg_NUM_SAMPLES[44], logic_analyzer, 1
instance = comp, \Add0~109 , Add0~109, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[45] , reg_NUM_SAMPLES[45], logic_analyzer, 1
instance = comp, \Add0~117 , Add0~117, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[46] , reg_NUM_SAMPLES[46], logic_analyzer, 1
instance = comp, \Add0~125 , Add0~125, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[47] , reg_NUM_SAMPLES[47], logic_analyzer, 1
instance = comp, \Add0~133 , Add0~133, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[48] , reg_NUM_SAMPLES[48], logic_analyzer, 1
instance = comp, \Add0~141 , Add0~141, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[49] , reg_NUM_SAMPLES[49], logic_analyzer, 1
instance = comp, \Add0~149 , Add0~149, logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[50] , reg_NUM_SAMPLES[50], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[51] , reg_NUM_SAMPLES[51], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][19]~feeder , mm|buf_readdata[5][19]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][19] , mm|buf_readdata[5][19], logic_analyzer, 1
instance = comp, \mm|mm_readdata~61 , mm|mm_readdata~61, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 , u0|mm_interconnect_0|cmd_mux_001|src_payload~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], logic_analyzer, 1
instance = comp, \mm|reg_writedata[19] , mm|reg_writedata[19], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[19]~feeder , reg_LIMIT_TRIG_ENTRIES[19]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[19] , reg_LIMIT_TRIG_ENTRIES[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][19]~feeder , mm|buf_readdata[9][19]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][19] , mm|buf_readdata[9][19], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[19] , reg_LIMIT_TRIG_SAMPLES[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][19] , mm|buf_readdata[6][19], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[19] , clk_mon_sample|count[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][19] , mm|buf_readdata[11][19], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[51]~feeder , reg_LIMIT_TRIG_SAMPLES[51]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[51] , reg_LIMIT_TRIG_SAMPLES[51], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][19] , mm|buf_readdata[7][19], logic_analyzer, 1
instance = comp, \mm|mm_readdata~60 , mm|mm_readdata~60, logic_analyzer, 1
instance = comp, \reg_CTRL[19] , reg_CTRL[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][19] , mm|buf_readdata[0][19], logic_analyzer, 1
instance = comp, \clk_mon_data|count[19] , clk_mon_data|count[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][19]~feeder , mm|buf_readdata[12][19]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][19] , mm|buf_readdata[12][19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][19]~feeder , mm|buf_readdata[8][19]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][19] , mm|buf_readdata[8][19], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[19] , reg_NUM_SAMPLES[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][19]~feeder , mm|buf_readdata[4][19]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][19] , mm|buf_readdata[4][19], logic_analyzer, 1
instance = comp, \mm|mm_readdata~59 , mm|mm_readdata~59, logic_analyzer, 1
instance = comp, \mm|mm_readdata~146 , mm|mm_readdata~146, logic_analyzer, 1
instance = comp, \mm|mm_readdata[19] , mm|mm_readdata[19], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][19] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][19], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][19] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][19], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19]~35 , u0|mm_interconnect_0|rsp_mux_001|src_data[19]~35, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][59]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][59]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 , u0|mm_interconnect_0|rsp_demux_001|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|read~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|write~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|read~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|read~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|read~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][18] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][18], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[18]~feeder , reg_LIMIT_TRIG_ENTRIES[18]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[18] , reg_LIMIT_TRIG_ENTRIES[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][18] , mm|buf_readdata[9][18], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[18] , clk_mon_sample|count[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][18] , mm|buf_readdata[11][18], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[50]~feeder , reg_LIMIT_TRIG_SAMPLES[50]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[50] , reg_LIMIT_TRIG_SAMPLES[50], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][18] , mm|buf_readdata[7][18], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[18]~feeder , reg_LIMIT_TRIG_SAMPLES[18]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[18] , reg_LIMIT_TRIG_SAMPLES[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][18]~feeder , mm|buf_readdata[6][18]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][18] , mm|buf_readdata[6][18], logic_analyzer, 1
instance = comp, \mm|mm_readdata~57 , mm|mm_readdata~57, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][18] , mm|buf_readdata[5][18], logic_analyzer, 1
instance = comp, \mm|mm_readdata~58 , mm|mm_readdata~58, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][18] , mm|buf_readdata[0][18], logic_analyzer, 1
instance = comp, \clk_mon_data|count[18] , clk_mon_data|count[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][18] , mm|buf_readdata[12][18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][18] , mm|buf_readdata[4][18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][18]~feeder , mm|buf_readdata[8][18]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][18] , mm|buf_readdata[8][18], logic_analyzer, 1
instance = comp, \mm|mm_readdata~56 , mm|mm_readdata~56, logic_analyzer, 1
instance = comp, \mm|mm_readdata~150 , mm|mm_readdata~150, logic_analyzer, 1
instance = comp, \mm|mm_readdata[18] , mm|mm_readdata[18], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][18] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][18], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18]~34 , u0|mm_interconnect_0|rsp_mux_001|src_data[18]~34, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[77] , u0|mm_interconnect_0|cmd_mux_001|src_data[77], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~21 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~21 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[71] , u0|mm_interconnect_0|cmd_mux_001|src_data[71], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[72] , u0|mm_interconnect_0|cmd_mux_001|src_data[72], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[17]~feeder , reg_LIMIT_TRIG_SAMPLES[17]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[17] , reg_LIMIT_TRIG_SAMPLES[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][17]~feeder , mm|buf_readdata[6][17]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][17] , mm|buf_readdata[6][17], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[17] , clk_mon_sample|count[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][17] , mm|buf_readdata[11][17], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[49]~feeder , reg_LIMIT_TRIG_SAMPLES[49]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[49] , reg_LIMIT_TRIG_SAMPLES[49], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][17] , mm|buf_readdata[7][17], logic_analyzer, 1
instance = comp, \mm|mm_readdata~54 , mm|mm_readdata~54, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[17]~feeder , reg_LIMIT_TRIG_ENTRIES[17]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[17] , reg_LIMIT_TRIG_ENTRIES[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][17] , mm|buf_readdata[9][17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][17]~feeder , mm|buf_readdata[5][17]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][17] , mm|buf_readdata[5][17], logic_analyzer, 1
instance = comp, \mm|mm_readdata~55 , mm|mm_readdata~55, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][17] , mm|buf_readdata[0][17], logic_analyzer, 1
instance = comp, \clk_mon_data|count[17] , clk_mon_data|count[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][17]~feeder , mm|buf_readdata[12][17]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][17] , mm|buf_readdata[12][17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][17]~feeder , mm|buf_readdata[8][17]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][17] , mm|buf_readdata[8][17], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[17] , reg_NUM_SAMPLES[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][17]~feeder , mm|buf_readdata[4][17]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][17] , mm|buf_readdata[4][17], logic_analyzer, 1
instance = comp, \mm|mm_readdata~53 , mm|mm_readdata~53, logic_analyzer, 1
instance = comp, \mm|mm_readdata~154 , mm|mm_readdata~154, logic_analyzer, 1
instance = comp, \mm|mm_readdata[17] , mm|mm_readdata[17], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][17] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][17], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][17] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][17], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17]~33 , u0|mm_interconnect_0|rsp_mux_001|src_data[17]~33, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[70] , u0|mm_interconnect_0|cmd_mux_001|src_data[70], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2, logic_analyzer, 1
instance = comp, \mm|always0~0 , mm|always0~0, logic_analyzer, 1
instance = comp, \mm|reg_writedata[26]~1 , mm|reg_writedata[26]~1, logic_analyzer, 1
instance = comp, \mm|reg_writedata[16] , mm|reg_writedata[16], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[16]~feeder , reg_LIMIT_TRIG_ENTRIES[16]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[16] , reg_LIMIT_TRIG_ENTRIES[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][16]~feeder , mm|buf_readdata[9][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][16] , mm|buf_readdata[9][16], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[48]~feeder , reg_LIMIT_TRIG_SAMPLES[48]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[48] , reg_LIMIT_TRIG_SAMPLES[48], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][16]~feeder , mm|buf_readdata[7][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][16] , mm|buf_readdata[7][16], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[16] , clk_mon_sample|count[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][16] , mm|buf_readdata[11][16], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[16]~feeder , reg_LIMIT_TRIG_SAMPLES[16]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[16] , reg_LIMIT_TRIG_SAMPLES[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][16]~feeder , mm|buf_readdata[6][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][16] , mm|buf_readdata[6][16], logic_analyzer, 1
instance = comp, \mm|mm_readdata~51 , mm|mm_readdata~51, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][16]~feeder , mm|buf_readdata[5][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][16] , mm|buf_readdata[5][16], logic_analyzer, 1
instance = comp, \mm|mm_readdata~52 , mm|mm_readdata~52, logic_analyzer, 1
instance = comp, \clk_mon_data|count[16] , clk_mon_data|count[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][16] , mm|buf_readdata[12][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][16] , mm|buf_readdata[0][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][16]~feeder , mm|buf_readdata[8][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][16] , mm|buf_readdata[8][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][16] , mm|buf_readdata[4][16], logic_analyzer, 1
instance = comp, \mm|mm_readdata~50 , mm|mm_readdata~50, logic_analyzer, 1
instance = comp, \mm|mm_readdata~158 , mm|mm_readdata~158, logic_analyzer, 1
instance = comp, \mm|mm_readdata[16] , mm|mm_readdata[16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][16] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][16] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]~32 , u0|mm_interconnect_0|rsp_mux_001|src_data[16]~32, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 , u0|mm_interconnect_0|cmd_mux_001|src_payload~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], logic_analyzer, 1
instance = comp, \mm|reg_writedata[15]~feeder , mm|reg_writedata[15]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[15] , mm|reg_writedata[15], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[15]~feeder , reg_LIMIT_TRIG_ENTRIES[15]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[15] , reg_LIMIT_TRIG_ENTRIES[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][15]~feeder , mm|buf_readdata[9][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][15] , mm|buf_readdata[9][15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][15]~feeder , mm|buf_readdata[5][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][15] , mm|buf_readdata[5][15], logic_analyzer, 1
instance = comp, \mm|mm_readdata~49 , mm|mm_readdata~49, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[47] , reg_LIMIT_TRIG_SAMPLES[47], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][15]~feeder , mm|buf_readdata[7][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][15] , mm|buf_readdata[7][15], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[15] , clk_mon_sample|count[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][15] , mm|buf_readdata[11][15], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[15]~feeder , reg_LIMIT_TRIG_SAMPLES[15]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[15] , reg_LIMIT_TRIG_SAMPLES[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][15]~feeder , mm|buf_readdata[6][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][15] , mm|buf_readdata[6][15], logic_analyzer, 1
instance = comp, \mm|mm_readdata~48 , mm|mm_readdata~48, logic_analyzer, 1
instance = comp, \clk_mon_data|count[15] , clk_mon_data|count[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][15]~feeder , mm|buf_readdata[12][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][15] , mm|buf_readdata[12][15], logic_analyzer, 1
instance = comp, \reg_CTRL[15] , reg_CTRL[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][15] , mm|buf_readdata[0][15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][15] , mm|buf_readdata[4][15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][15]~feeder , mm|buf_readdata[8][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][15] , mm|buf_readdata[8][15], logic_analyzer, 1
instance = comp, \mm|mm_readdata~47 , mm|mm_readdata~47, logic_analyzer, 1
instance = comp, \mm|mm_readdata~162 , mm|mm_readdata~162, logic_analyzer, 1
instance = comp, \mm|mm_readdata[15] , mm|mm_readdata[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector74~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector74~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[15] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~30 , u0|mm_interconnect_0|rsp_mux_001|src_data[15]~30, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~31 , u0|mm_interconnect_0|rsp_mux_001|src_data[15]~31, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[75] , u0|mm_interconnect_0|cmd_mux_001|src_data[75], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[4]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[4]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector2~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector2~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[5]~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[5]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 , u0|mm_interconnect_0|cmd_mux_001|src_payload~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], logic_analyzer, 1
instance = comp, \mm|reg_writedata[14]~feeder , mm|reg_writedata[14]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[14] , mm|reg_writedata[14], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[14]~feeder , reg_LIMIT_TRIG_ENTRIES[14]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[14] , reg_LIMIT_TRIG_ENTRIES[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][14]~feeder , mm|buf_readdata[9][14]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][14] , mm|buf_readdata[9][14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][14] , mm|buf_readdata[5][14], logic_analyzer, 1
instance = comp, \mm|mm_readdata~46 , mm|mm_readdata~46, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[14] , reg_LIMIT_TRIG_SAMPLES[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][14] , mm|buf_readdata[6][14], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[14] , clk_mon_sample|count[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][14] , mm|buf_readdata[11][14], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[46]~feeder , reg_LIMIT_TRIG_SAMPLES[46]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[46] , reg_LIMIT_TRIG_SAMPLES[46], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][14]~feeder , mm|buf_readdata[7][14]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][14] , mm|buf_readdata[7][14], logic_analyzer, 1
instance = comp, \mm|mm_readdata~45 , mm|mm_readdata~45, logic_analyzer, 1
instance = comp, \reg_CTRL[14] , reg_CTRL[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][14] , mm|buf_readdata[0][14], logic_analyzer, 1
instance = comp, \clk_mon_data|count[14] , clk_mon_data|count[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][14] , mm|buf_readdata[12][14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][14] , mm|buf_readdata[4][14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][14]~feeder , mm|buf_readdata[8][14]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][14] , mm|buf_readdata[8][14], logic_analyzer, 1
instance = comp, \mm|mm_readdata~44 , mm|mm_readdata~44, logic_analyzer, 1
instance = comp, \mm|mm_readdata~166 , mm|mm_readdata~166, logic_analyzer, 1
instance = comp, \mm|mm_readdata[14] , mm|mm_readdata[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[14] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~28 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~29 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~18 , u0|mm_interconnect_0|cmd_mux|src_payload~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_4|lcell_inst , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_4|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~14 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~16 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[13] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[13]~feeder , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[13]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~26 , u0|mm_interconnect_0|rsp_mux_001|src_data[13]~26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 , u0|mm_interconnect_0|cmd_mux_001|src_payload~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], logic_analyzer, 1
instance = comp, \mm|reg_writedata[13] , mm|reg_writedata[13], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[13]~feeder , reg_LIMIT_TRIG_ENTRIES[13]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[13] , reg_LIMIT_TRIG_ENTRIES[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][13]~feeder , mm|buf_readdata[9][13]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][13] , mm|buf_readdata[9][13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][13]~feeder , mm|buf_readdata[5][13]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][13] , mm|buf_readdata[5][13], logic_analyzer, 1
instance = comp, \mm|mm_readdata~43 , mm|mm_readdata~43, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[45]~feeder , reg_LIMIT_TRIG_SAMPLES[45]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[45] , reg_LIMIT_TRIG_SAMPLES[45], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][13] , mm|buf_readdata[7][13], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[13] , clk_mon_sample|count[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][13] , mm|buf_readdata[11][13], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[13]~feeder , reg_LIMIT_TRIG_SAMPLES[13]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[13] , reg_LIMIT_TRIG_SAMPLES[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][13] , mm|buf_readdata[6][13], logic_analyzer, 1
instance = comp, \mm|mm_readdata~42 , mm|mm_readdata~42, logic_analyzer, 1
instance = comp, \reg_CTRL[13] , reg_CTRL[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][13] , mm|buf_readdata[0][13], logic_analyzer, 1
instance = comp, \clk_mon_data|count[13] , clk_mon_data|count[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][13] , mm|buf_readdata[12][13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][13] , mm|buf_readdata[8][13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][13] , mm|buf_readdata[4][13], logic_analyzer, 1
instance = comp, \mm|mm_readdata~41 , mm|mm_readdata~41, logic_analyzer, 1
instance = comp, \mm|mm_readdata~170 , mm|mm_readdata~170, logic_analyzer, 1
instance = comp, \mm|mm_readdata[13] , mm|mm_readdata[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~27 , u0|mm_interconnect_0|rsp_mux_001|src_data[13]~27, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[32] , u0|mm_interconnect_0|cmd_mux_001|src_data[32], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[74] , u0|mm_interconnect_0|cmd_mux_001|src_data[74], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~10 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~11 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], logic_analyzer, 1
instance = comp, \mm|Equal2~10 , mm|Equal2~10, logic_analyzer, 1
instance = comp, \mm|buf_req[10][0] , mm|buf_req[10][0], logic_analyzer, 1
instance = comp, \mm|buf_req[10][1] , mm|buf_req[10][1], logic_analyzer, 1
instance = comp, \mm|buf_req[10][2] , mm|buf_req[10][2], logic_analyzer, 1
instance = comp, \mm|Mux0~2 , mm|Mux0~2, logic_analyzer, 1
instance = comp, \mm|buf_req[5][2] , mm|buf_req[5][2], logic_analyzer, 1
instance = comp, \mm|Mux0~1 , mm|Mux0~1, logic_analyzer, 1
instance = comp, \mm|buf_req[11][2] , mm|buf_req[11][2], logic_analyzer, 1
instance = comp, \mm|Mux0~3 , mm|Mux0~3, logic_analyzer, 1
instance = comp, \mm|buf_req[8][2] , mm|buf_req[8][2], logic_analyzer, 1
instance = comp, \mm|buf_req[12][2] , mm|buf_req[12][2], logic_analyzer, 1
instance = comp, \mm|buf_req[4][2]~feeder , mm|buf_req[4][2]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_req[4][2] , mm|buf_req[4][2], logic_analyzer, 1
instance = comp, \mm|Mux0~0 , mm|Mux0~0, logic_analyzer, 1
instance = comp, \mm|Mux0~4 , mm|Mux0~4, logic_analyzer, 1
instance = comp, \mm|buf_ack[0] , mm|buf_ack[0], logic_analyzer, 1
instance = comp, \mm|buf_ack[1] , mm|buf_ack[1], logic_analyzer, 1
instance = comp, \mm|buf_ack[2] , mm|buf_ack[2], logic_analyzer, 1
instance = comp, \mm|mm_waitrequest~0 , mm|mm_waitrequest~0, logic_analyzer, 1
instance = comp, \mm|state~14 , mm|state~14, logic_analyzer, 1
instance = comp, \mm|state.DONE~DUPLICATE , mm|state.DONE~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|state~19 , mm|state~19, logic_analyzer, 1
instance = comp, \mm|state.IDLE , mm|state.IDLE, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[10]~0 , mm|timeout_ctr[10]~0, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[0] , mm|timeout_ctr[0], logic_analyzer, 1
instance = comp, \mm|Add0~9 , mm|Add0~9, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[1]~DUPLICATE , mm|timeout_ctr[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|Add0~5 , mm|Add0~5, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[2] , mm|timeout_ctr[2], logic_analyzer, 1
instance = comp, \mm|Add0~61 , mm|Add0~61, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[3] , mm|timeout_ctr[3], logic_analyzer, 1
instance = comp, \mm|Add0~57 , mm|Add0~57, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[4] , mm|timeout_ctr[4], logic_analyzer, 1
instance = comp, \mm|Add0~53 , mm|Add0~53, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[5] , mm|timeout_ctr[5], logic_analyzer, 1
instance = comp, \mm|Add0~45 , mm|Add0~45, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[6] , mm|timeout_ctr[6], logic_analyzer, 1
instance = comp, \mm|Add0~13 , mm|Add0~13, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[7] , mm|timeout_ctr[7], logic_analyzer, 1
instance = comp, \mm|Add0~29 , mm|Add0~29, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[8] , mm|timeout_ctr[8], logic_analyzer, 1
instance = comp, \mm|Add0~21 , mm|Add0~21, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[9] , mm|timeout_ctr[9], logic_analyzer, 1
instance = comp, \mm|Add0~25 , mm|Add0~25, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[10] , mm|timeout_ctr[10], logic_analyzer, 1
instance = comp, \mm|Add0~49 , mm|Add0~49, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[11] , mm|timeout_ctr[11], logic_analyzer, 1
instance = comp, \mm|Equal1~2 , mm|Equal1~2, logic_analyzer, 1
instance = comp, \mm|Add0~1 , mm|Add0~1, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[12] , mm|timeout_ctr[12], logic_analyzer, 1
instance = comp, \mm|Add0~41 , mm|Add0~41, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[13] , mm|timeout_ctr[13], logic_analyzer, 1
instance = comp, \mm|Add0~37 , mm|Add0~37, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[14] , mm|timeout_ctr[14], logic_analyzer, 1
instance = comp, \mm|Add0~33 , mm|Add0~33, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[15] , mm|timeout_ctr[15], logic_analyzer, 1
instance = comp, \mm|Equal1~1 , mm|Equal1~1, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[1] , mm|timeout_ctr[1], logic_analyzer, 1
instance = comp, \mm|Equal1~0 , mm|Equal1~0, logic_analyzer, 1
instance = comp, \mm|Equal1~3 , mm|Equal1~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][12] , mm|buf_readdata[5][12], logic_analyzer, 1
instance = comp, \mm|mm_readdata~40 , mm|mm_readdata~40, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 , u0|mm_interconnect_0|cmd_mux_001|src_payload~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], logic_analyzer, 1
instance = comp, \mm|reg_writedata[12] , mm|reg_writedata[12], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[12]~feeder , reg_LIMIT_TRIG_ENTRIES[12]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[12] , reg_LIMIT_TRIG_ENTRIES[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][12] , mm|buf_readdata[9][12], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[12] , clk_mon_sample|count[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][12] , mm|buf_readdata[11][12], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[12]~feeder , reg_LIMIT_TRIG_SAMPLES[12]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[12] , reg_LIMIT_TRIG_SAMPLES[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][12]~feeder , mm|buf_readdata[6][12]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][12] , mm|buf_readdata[6][12], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[44]~feeder , reg_LIMIT_TRIG_SAMPLES[44]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[44] , reg_LIMIT_TRIG_SAMPLES[44], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][12] , mm|buf_readdata[7][12], logic_analyzer, 1
instance = comp, \mm|mm_readdata~39 , mm|mm_readdata~39, logic_analyzer, 1
instance = comp, \reg_CTRL[12] , reg_CTRL[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][12] , mm|buf_readdata[0][12], logic_analyzer, 1
instance = comp, \clk_mon_data|count[12] , clk_mon_data|count[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][12] , mm|buf_readdata[12][12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][12]~feeder , mm|buf_readdata[4][12]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][12] , mm|buf_readdata[4][12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][12] , mm|buf_readdata[8][12], logic_analyzer, 1
instance = comp, \mm|mm_readdata~38 , mm|mm_readdata~38, logic_analyzer, 1
instance = comp, \mm|mm_readdata~174 , mm|mm_readdata~174, logic_analyzer, 1
instance = comp, \mm|mm_readdata[12] , mm|mm_readdata[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[12] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~24 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~25 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~12 , u0|mm_interconnect_0|cmd_mux|src_payload~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[4]~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[4]~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[4]~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[4]~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[4]~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[4]~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[11] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~22 , u0|mm_interconnect_0|rsp_mux_001|src_data[11]~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 , u0|mm_interconnect_0|cmd_mux_001|src_payload~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], logic_analyzer, 1
instance = comp, \mm|reg_writedata[11]~feeder , mm|reg_writedata[11]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[11] , mm|reg_writedata[11], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[11]~feeder , reg_LIMIT_TRIG_ENTRIES[11]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[11] , reg_LIMIT_TRIG_ENTRIES[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][11]~feeder , mm|buf_readdata[9][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][11] , mm|buf_readdata[9][11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][11] , mm|buf_readdata[5][11], logic_analyzer, 1
instance = comp, \mm|mm_readdata~37 , mm|mm_readdata~37, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[11]~feeder , reg_LIMIT_TRIG_SAMPLES[11]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[11] , reg_LIMIT_TRIG_SAMPLES[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][11]~feeder , mm|buf_readdata[6][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][11] , mm|buf_readdata[6][11], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[11] , clk_mon_sample|count[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][11] , mm|buf_readdata[11][11], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[43]~feeder , reg_LIMIT_TRIG_SAMPLES[43]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[43] , reg_LIMIT_TRIG_SAMPLES[43], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][11]~feeder , mm|buf_readdata[7][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][11] , mm|buf_readdata[7][11], logic_analyzer, 1
instance = comp, \mm|mm_readdata~36 , mm|mm_readdata~36, logic_analyzer, 1
instance = comp, \clk_mon_data|count[11] , clk_mon_data|count[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][11]~feeder , mm|buf_readdata[12][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][11] , mm|buf_readdata[12][11], logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[11] , reg_NUM_ENTRIES[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][11] , mm|buf_readdata[8][11], logic_analyzer, 1
instance = comp, \reg_CTRL[11]~feeder , reg_CTRL[11]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[11] , reg_CTRL[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][11]~feeder , mm|buf_readdata[0][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][11] , mm|buf_readdata[0][11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][11]~feeder , mm|buf_readdata[4][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][11] , mm|buf_readdata[4][11], logic_analyzer, 1
instance = comp, \mm|mm_readdata~35 , mm|mm_readdata~35, logic_analyzer, 1
instance = comp, \mm|mm_readdata~178 , mm|mm_readdata~178, logic_analyzer, 1
instance = comp, \mm|mm_readdata[11] , mm|mm_readdata[11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~23 , u0|mm_interconnect_0|rsp_mux_001|src_data[11]~23, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~16 , u0|mm_interconnect_0|cmd_mux|src_payload~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_2|lcell_inst , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_2|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~20 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~57 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[10] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~20 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][10]~feeder , mm|buf_readdata[5][10]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][10] , mm|buf_readdata[5][10], logic_analyzer, 1
instance = comp, \mm|mm_readdata~34 , mm|mm_readdata~34, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 , u0|mm_interconnect_0|cmd_mux_001|src_payload~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], logic_analyzer, 1
instance = comp, \mm|reg_writedata[10]~feeder , mm|reg_writedata[10]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[10] , mm|reg_writedata[10], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[10] , reg_LIMIT_TRIG_ENTRIES[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][10]~feeder , mm|buf_readdata[9][10]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][10] , mm|buf_readdata[9][10], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[42]~feeder , reg_LIMIT_TRIG_SAMPLES[42]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[42] , reg_LIMIT_TRIG_SAMPLES[42], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][10] , mm|buf_readdata[7][10], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[10] , clk_mon_sample|count[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][10] , mm|buf_readdata[11][10], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[10]~feeder , reg_LIMIT_TRIG_SAMPLES[10]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[10] , reg_LIMIT_TRIG_SAMPLES[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][10] , mm|buf_readdata[6][10], logic_analyzer, 1
instance = comp, \mm|mm_readdata~33 , mm|mm_readdata~33, logic_analyzer, 1
instance = comp, \reg_CTRL[10]~feeder , reg_CTRL[10]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[10] , reg_CTRL[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][10]~feeder , mm|buf_readdata[0][10]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][10] , mm|buf_readdata[0][10], logic_analyzer, 1
instance = comp, \clk_mon_data|count[10] , clk_mon_data|count[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][10]~feeder , mm|buf_readdata[12][10]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][10] , mm|buf_readdata[12][10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][10] , mm|buf_readdata[4][10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][10] , mm|buf_readdata[8][10], logic_analyzer, 1
instance = comp, \mm|mm_readdata~32 , mm|mm_readdata~32, logic_analyzer, 1
instance = comp, \mm|mm_readdata~182 , mm|mm_readdata~182, logic_analyzer, 1
instance = comp, \mm|mm_readdata[10] , mm|mm_readdata[10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~21 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~19 , u0|mm_interconnect_0|cmd_mux|src_payload~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Add0~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_1|lcell_inst , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_1|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[2]~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[2]~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|din_s1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|din_s1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector5~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector5~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector5~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector5~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_CHANGED , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_CHANGED, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector1~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector1~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector1~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~19 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[1]~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[1]~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~24 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[9] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 , u0|mm_interconnect_0|cmd_mux_001|src_payload~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], logic_analyzer, 1
instance = comp, \mm|reg_writedata[9] , mm|reg_writedata[9], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[9]~feeder , reg_LIMIT_TRIG_ENTRIES[9]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[9] , reg_LIMIT_TRIG_ENTRIES[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][9]~feeder , mm|buf_readdata[9][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][9] , mm|buf_readdata[9][9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][9] , mm|buf_readdata[5][9], logic_analyzer, 1
instance = comp, \mm|mm_readdata~31 , mm|mm_readdata~31, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[41]~feeder , reg_LIMIT_TRIG_SAMPLES[41]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[41] , reg_LIMIT_TRIG_SAMPLES[41], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][9]~feeder , mm|buf_readdata[7][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][9] , mm|buf_readdata[7][9], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[9] , clk_mon_sample|count[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][9] , mm|buf_readdata[11][9], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[9]~feeder , reg_LIMIT_TRIG_SAMPLES[9]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[9] , reg_LIMIT_TRIG_SAMPLES[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][9]~feeder , mm|buf_readdata[6][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][9] , mm|buf_readdata[6][9], logic_analyzer, 1
instance = comp, \mm|mm_readdata~30 , mm|mm_readdata~30, logic_analyzer, 1
instance = comp, \reg_CTRL[9]~feeder , reg_CTRL[9]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[9] , reg_CTRL[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][9] , mm|buf_readdata[0][9], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[9]~DUPLICATE , reg_NUM_SAMPLES[9]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][9] , mm|buf_readdata[4][9], logic_analyzer, 1
instance = comp, \clk_mon_data|count[9] , clk_mon_data|count[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][9] , mm|buf_readdata[12][9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][9]~feeder , mm|buf_readdata[8][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][9] , mm|buf_readdata[8][9], logic_analyzer, 1
instance = comp, \mm|mm_readdata~29 , mm|mm_readdata~29, logic_analyzer, 1
instance = comp, \mm|mm_readdata~186 , mm|mm_readdata~186, logic_analyzer, 1
instance = comp, \mm|mm_readdata[9] , mm|mm_readdata[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~22 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~16 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~14 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~15 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector77~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector77~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector75~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector75~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector63~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector63~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector72~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector72~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[8] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 , u0|mm_interconnect_0|cmd_mux_001|src_payload~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], logic_analyzer, 1
instance = comp, \mm|reg_writedata[8] , mm|reg_writedata[8], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[8]~feeder , reg_LIMIT_TRIG_ENTRIES[8]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[8] , reg_LIMIT_TRIG_ENTRIES[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][8]~feeder , mm|buf_readdata[9][8]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][8] , mm|buf_readdata[9][8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][8]~feeder , mm|buf_readdata[5][8]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][8] , mm|buf_readdata[5][8], logic_analyzer, 1
instance = comp, \mm|mm_readdata~28 , mm|mm_readdata~28, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[8] , clk_mon_sample|count[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][8] , mm|buf_readdata[11][8], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[8]~feeder , reg_LIMIT_TRIG_SAMPLES[8]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[8] , reg_LIMIT_TRIG_SAMPLES[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][8] , mm|buf_readdata[6][8], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[40]~feeder , reg_LIMIT_TRIG_SAMPLES[40]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[40] , reg_LIMIT_TRIG_SAMPLES[40], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][8]~feeder , mm|buf_readdata[7][8]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][8] , mm|buf_readdata[7][8], logic_analyzer, 1
instance = comp, \mm|mm_readdata~27 , mm|mm_readdata~27, logic_analyzer, 1
instance = comp, \reg_CTRL[8] , reg_CTRL[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][8] , mm|buf_readdata[0][8], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[8]~DUPLICATE , reg_NUM_SAMPLES[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][8]~feeder , mm|buf_readdata[4][8]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][8] , mm|buf_readdata[4][8], logic_analyzer, 1
instance = comp, \clk_mon_data|count[8] , clk_mon_data|count[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][8] , mm|buf_readdata[12][8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][8] , mm|buf_readdata[8][8], logic_analyzer, 1
instance = comp, \mm|mm_readdata~26 , mm|mm_readdata~26, logic_analyzer, 1
instance = comp, \mm|mm_readdata~190 , mm|mm_readdata~190, logic_analyzer, 1
instance = comp, \mm|mm_readdata[8] , mm|mm_readdata[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[73] , u0|mm_interconnect_0|cmd_mux|src_data[73], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[79] , u0|mm_interconnect_0|cmd_mux|src_data[79], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[78] , u0|mm_interconnect_0|cmd_mux|src_data[78], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[77] , u0|mm_interconnect_0|cmd_mux|src_data[77], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71] , u0|mm_interconnect_0|cmd_mux|src_data[71], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[70] , u0|mm_interconnect_0|cmd_mux|src_data[70], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~14 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~15 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~12 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~13 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[7] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 , u0|mm_interconnect_0|cmd_mux_001|src_payload~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], logic_analyzer, 1
instance = comp, \mm|reg_writedata[7]~feeder , mm|reg_writedata[7]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[7] , mm|reg_writedata[7], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[7]~feeder , reg_LIMIT_TRIG_ENTRIES[7]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[7] , reg_LIMIT_TRIG_ENTRIES[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][7]~feeder , mm|buf_readdata[9][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][7] , mm|buf_readdata[9][7], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[39]~feeder , reg_LIMIT_TRIG_SAMPLES[39]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[39] , reg_LIMIT_TRIG_SAMPLES[39], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][7] , mm|buf_readdata[7][7], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[7] , clk_mon_sample|count[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][7] , mm|buf_readdata[11][7], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[7]~feeder , reg_LIMIT_TRIG_SAMPLES[7]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[7] , reg_LIMIT_TRIG_SAMPLES[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][7]~feeder , mm|buf_readdata[6][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][7] , mm|buf_readdata[6][7], logic_analyzer, 1
instance = comp, \mm|mm_readdata~24 , mm|mm_readdata~24, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][7]~feeder , mm|buf_readdata[5][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][7] , mm|buf_readdata[5][7], logic_analyzer, 1
instance = comp, \mm|mm_readdata~25 , mm|mm_readdata~25, logic_analyzer, 1
instance = comp, \reg_CTRL[7] , reg_CTRL[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][7] , mm|buf_readdata[0][7], logic_analyzer, 1
instance = comp, \clk_mon_data|count[7] , clk_mon_data|count[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][7]~feeder , mm|buf_readdata[12][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][7] , mm|buf_readdata[12][7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][7] , mm|buf_readdata[8][7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][7] , mm|buf_readdata[4][7], logic_analyzer, 1
instance = comp, \mm|mm_readdata~23 , mm|mm_readdata~23, logic_analyzer, 1
instance = comp, \mm|mm_readdata~194 , mm|mm_readdata~194, logic_analyzer, 1
instance = comp, \mm|mm_readdata[7] , mm|mm_readdata[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector2~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector2~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[74] , u0|mm_interconnect_0|cmd_mux|src_data[74], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~8 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_read , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_read, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_dprio_read|lcell_inst , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_dprio_read|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~17 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~17, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_HIGH , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_HIGH, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~16 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~16, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~15 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~15, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~14 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~14, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~13 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~13, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~12 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~12, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_START~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_START~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_en , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_en, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|phase_en , u0|pll_capture|altera_pll_i|dps_extra_inst|phase_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[6] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 , u0|mm_interconnect_0|cmd_mux_001|src_payload~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], logic_analyzer, 1
instance = comp, \mm|reg_writedata[6]~feeder , mm|reg_writedata[6]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[6] , mm|reg_writedata[6], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[6] , reg_LIMIT_TRIG_ENTRIES[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][6]~feeder , mm|buf_readdata[9][6]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][6] , mm|buf_readdata[9][6], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[38]~feeder , reg_LIMIT_TRIG_SAMPLES[38]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[38] , reg_LIMIT_TRIG_SAMPLES[38], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][6] , mm|buf_readdata[7][6], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[6] , clk_mon_sample|count[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][6] , mm|buf_readdata[11][6], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[6]~feeder , reg_LIMIT_TRIG_SAMPLES[6]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[6] , reg_LIMIT_TRIG_SAMPLES[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][6]~feeder , mm|buf_readdata[6][6]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][6] , mm|buf_readdata[6][6], logic_analyzer, 1
instance = comp, \mm|mm_readdata~21 , mm|mm_readdata~21, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][6]~feeder , mm|buf_readdata[5][6]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][6] , mm|buf_readdata[5][6], logic_analyzer, 1
instance = comp, \mm|mm_readdata~22 , mm|mm_readdata~22, logic_analyzer, 1
instance = comp, \clk_mon_data|count[6] , clk_mon_data|count[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][6] , mm|buf_readdata[12][6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][6] , mm|buf_readdata[8][6], logic_analyzer, 1
instance = comp, \reg_CTRL[6] , reg_CTRL[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][6] , mm|buf_readdata[0][6], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[6]~DUPLICATE , reg_NUM_SAMPLES[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][6] , mm|buf_readdata[4][6], logic_analyzer, 1
instance = comp, \mm|mm_readdata~20 , mm|mm_readdata~20, logic_analyzer, 1
instance = comp, \mm|mm_readdata~198 , mm|mm_readdata~198, logic_analyzer, 1
instance = comp, \mm|mm_readdata[6] , mm|mm_readdata[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[73] , u0|mm_interconnect_0|cmd_mux_001|src_data[73], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 , u0|mm_interconnect_0|cmd_mux_001|src_payload~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], logic_analyzer, 1
instance = comp, \mm|reg_writedata[5] , mm|reg_writedata[5], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[5]~feeder , reg_LIMIT_TRIG_ENTRIES[5]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[5] , reg_LIMIT_TRIG_ENTRIES[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][5] , mm|buf_readdata[9][5], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[37] , reg_NUM_SAMPLES[37], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][5] , mm|buf_readdata[5][5], logic_analyzer, 1
instance = comp, \mm|mm_readdata~19 , mm|mm_readdata~19, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[37] , reg_LIMIT_TRIG_SAMPLES[37], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][5] , mm|buf_readdata[7][5], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[5] , clk_mon_sample|count[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][5] , mm|buf_readdata[11][5], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[5]~feeder , reg_LIMIT_TRIG_SAMPLES[5]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[5] , reg_LIMIT_TRIG_SAMPLES[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][5] , mm|buf_readdata[6][5], logic_analyzer, 1
instance = comp, \mm|mm_readdata~18 , mm|mm_readdata~18, logic_analyzer, 1
instance = comp, \clk_mon_data|count[5] , clk_mon_data|count[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][5]~feeder , mm|buf_readdata[12][5]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][5] , mm|buf_readdata[12][5], logic_analyzer, 1
instance = comp, \reg_CTRL[5]~feeder , reg_CTRL[5]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[5] , reg_CTRL[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][5] , mm|buf_readdata[0][5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][5] , mm|buf_readdata[8][5], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[5]~DUPLICATE , reg_NUM_SAMPLES[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][5]~feeder , mm|buf_readdata[4][5]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][5] , mm|buf_readdata[4][5], logic_analyzer, 1
instance = comp, \mm|mm_readdata~17 , mm|mm_readdata~17, logic_analyzer, 1
instance = comp, \mm|mm_readdata~202 , mm|mm_readdata~202, logic_analyzer, 1
instance = comp, \mm|mm_readdata[5] , mm|mm_readdata[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[5] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector8~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector8~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector8~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector8~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[75] , u0|mm_interconnect_0|cmd_mux|src_data[75], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~6 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~7 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector1~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector2~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector2~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector1~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector1~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector78~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector78~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~10 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~8 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~9 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|cp_ready~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|cp_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload[0] , u0|mm_interconnect_0|cmd_mux|src_payload[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|cp_ready~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|cp_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~7 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[6]~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[6]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~10 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~25 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~0 , u0|mm_interconnect_0|cmd_mux|src_data[76]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~11 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector73~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector73~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector57~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector57~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[4] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 , u0|mm_interconnect_0|cmd_mux_001|src_payload~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], logic_analyzer, 1
instance = comp, \mm|reg_writedata[4] , mm|reg_writedata[4], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[4]~feeder , reg_LIMIT_TRIG_ENTRIES[4]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[4] , reg_LIMIT_TRIG_ENTRIES[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][4]~feeder , mm|buf_readdata[9][4]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][4] , mm|buf_readdata[9][4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][4] , mm|buf_readdata[5][4], logic_analyzer, 1
instance = comp, \mm|mm_readdata~16 , mm|mm_readdata~16, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[4]~feeder , reg_LIMIT_TRIG_SAMPLES[4]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[4] , reg_LIMIT_TRIG_SAMPLES[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][4] , mm|buf_readdata[6][4], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[4] , clk_mon_sample|count[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][4] , mm|buf_readdata[11][4], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[36]~feeder , reg_LIMIT_TRIG_SAMPLES[36]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[36] , reg_LIMIT_TRIG_SAMPLES[36], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][4] , mm|buf_readdata[7][4], logic_analyzer, 1
instance = comp, \mm|mm_readdata~15 , mm|mm_readdata~15, logic_analyzer, 1
instance = comp, \reg_CTRL[4]~feeder , reg_CTRL[4]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[4] , reg_CTRL[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][4] , mm|buf_readdata[0][4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][4] , mm|buf_readdata[8][4], logic_analyzer, 1
instance = comp, \clk_mon_data|count[4] , clk_mon_data|count[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][4] , mm|buf_readdata[12][4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][4] , mm|buf_readdata[4][4], logic_analyzer, 1
instance = comp, \mm|mm_readdata~14 , mm|mm_readdata~14, logic_analyzer, 1
instance = comp, \mm|mm_readdata~206 , mm|mm_readdata~206, logic_analyzer, 1
instance = comp, \mm|mm_readdata[4] , mm|mm_readdata[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector78~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector78~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[35] , u0|mm_interconnect_0|cmd_mux|src_data[35], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[34] , u0|mm_interconnect_0|cmd_mux|src_data[34], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[32] , u0|mm_interconnect_0|cmd_mux|src_data[32], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|cp_ready~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|cp_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|cp_ready~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|cp_ready~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][112] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][112], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][112] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][112], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|read~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|read~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|read~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector68~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector68~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[3] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[3]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 , u0|mm_interconnect_0|cmd_mux_001|src_payload~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], logic_analyzer, 1
instance = comp, \mm|reg_writedata[3] , mm|reg_writedata[3], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[3]~feeder , reg_LIMIT_TRIG_ENTRIES[3]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[3] , reg_LIMIT_TRIG_ENTRIES[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][3]~feeder , mm|buf_readdata[9][3]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][3] , mm|buf_readdata[9][3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][3] , mm|buf_readdata[5][3], logic_analyzer, 1
instance = comp, \mm|mm_readdata~13 , mm|mm_readdata~13, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[3]~feeder , reg_LIMIT_TRIG_SAMPLES[3]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[3] , reg_LIMIT_TRIG_SAMPLES[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][3] , mm|buf_readdata[6][3], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[3] , clk_mon_sample|count[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][3] , mm|buf_readdata[11][3], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[35]~feeder , reg_LIMIT_TRIG_SAMPLES[35]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[35] , reg_LIMIT_TRIG_SAMPLES[35], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][3]~feeder , mm|buf_readdata[7][3]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][3] , mm|buf_readdata[7][3], logic_analyzer, 1
instance = comp, \mm|mm_readdata~12 , mm|mm_readdata~12, logic_analyzer, 1
instance = comp, \clk_mon_data|count[3] , clk_mon_data|count[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][3] , mm|buf_readdata[12][3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][3] , mm|buf_readdata[8][3], logic_analyzer, 1
instance = comp, \reg_CTRL[3] , reg_CTRL[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][3] , mm|buf_readdata[0][3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][3]~feeder , mm|buf_readdata[4][3]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][3] , mm|buf_readdata[4][3], logic_analyzer, 1
instance = comp, \mm|mm_readdata~11 , mm|mm_readdata~11, logic_analyzer, 1
instance = comp, \mm|mm_readdata~210 , mm|mm_readdata~210, logic_analyzer, 1
instance = comp, \mm|mm_readdata[3] , mm|mm_readdata[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~6 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~25 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~1 , u0|mm_interconnect_0|cmd_mux|src_data[76]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~2 , u0|mm_interconnect_0|cmd_mux|src_data[76]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~6 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[7]~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[7]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~8 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~9 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~11 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~10 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector76~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector76~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector109~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector109~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[2] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 , u0|mm_interconnect_0|cmd_mux_001|src_payload~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], logic_analyzer, 1
instance = comp, \mm|reg_writedata[2] , mm|reg_writedata[2], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[2]~feeder , reg_LIMIT_TRIG_ENTRIES[2]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[2] , reg_LIMIT_TRIG_ENTRIES[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][2]~feeder , mm|buf_readdata[9][2]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][2] , mm|buf_readdata[9][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][2] , mm|buf_readdata[5][2], logic_analyzer, 1
instance = comp, \mm|mm_readdata~10 , mm|mm_readdata~10, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[2]~feeder , reg_LIMIT_TRIG_SAMPLES[2]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[2] , reg_LIMIT_TRIG_SAMPLES[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][2] , mm|buf_readdata[6][2], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[2] , clk_mon_sample|count[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][2] , mm|buf_readdata[11][2], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[34]~feeder , reg_LIMIT_TRIG_SAMPLES[34]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[34] , reg_LIMIT_TRIG_SAMPLES[34], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][2] , mm|buf_readdata[7][2], logic_analyzer, 1
instance = comp, \mm|mm_readdata~9 , mm|mm_readdata~9, logic_analyzer, 1
instance = comp, \reg_CTRL[2]~feeder , reg_CTRL[2]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL[2] , reg_CTRL[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][2] , mm|buf_readdata[0][2], logic_analyzer, 1
instance = comp, \clk_mon_data|count[2] , clk_mon_data|count[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][2]~feeder , mm|buf_readdata[12][2]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][2] , mm|buf_readdata[12][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][2] , mm|buf_readdata[8][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][2]~feeder , mm|buf_readdata[4][2]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][2] , mm|buf_readdata[4][2], logic_analyzer, 1
instance = comp, \mm|mm_readdata~8 , mm|mm_readdata~8, logic_analyzer, 1
instance = comp, \mm|mm_readdata~214 , mm|mm_readdata~214, logic_analyzer, 1
instance = comp, \mm|mm_readdata[2] , mm|mm_readdata[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[78] , u0|mm_interconnect_0|cmd_mux_001|src_data[78], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~3, logic_analyzer, 1
instance = comp, \mm|reg_writedata[26]~0 , mm|reg_writedata[26]~0, logic_analyzer, 1
instance = comp, \mm|state~16 , mm|state~16, logic_analyzer, 1
instance = comp, \mm|state~17 , mm|state~17, logic_analyzer, 1
instance = comp, \mm|state.WRITE_WAIT , mm|state.WRITE_WAIT, logic_analyzer, 1
instance = comp, \mm|state.DONE , mm|state.DONE, logic_analyzer, 1
instance = comp, \mm|buf_mm_readdatavalid~0 , mm|buf_mm_readdatavalid~0, logic_analyzer, 1
instance = comp, \mm|buf_mm_readdatavalid , mm|buf_mm_readdatavalid, logic_analyzer, 1
instance = comp, \mm|mm_readdatavalid , mm|mm_readdatavalid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|always4~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|always4~0, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[1]~feeder , reg_LIMIT_TRIG_ENTRIES[1]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[1] , reg_LIMIT_TRIG_ENTRIES[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][1] , mm|buf_readdata[9][1], logic_analyzer, 1
instance = comp, \reg_NUM_SAMPLES[33]~DUPLICATE , reg_NUM_SAMPLES[33]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][1] , mm|buf_readdata[5][1], logic_analyzer, 1
instance = comp, \mm|mm_readdata~7 , mm|mm_readdata~7, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[1] , clk_mon_sample|count[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][1] , mm|buf_readdata[11][1], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[1]~feeder , reg_LIMIT_TRIG_SAMPLES[1]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[1] , reg_LIMIT_TRIG_SAMPLES[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][1] , mm|buf_readdata[6][1], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[33]~feeder , reg_LIMIT_TRIG_SAMPLES[33]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[33] , reg_LIMIT_TRIG_SAMPLES[33], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][1] , mm|buf_readdata[7][1], logic_analyzer, 1
instance = comp, \mm|mm_readdata~6 , mm|mm_readdata~6, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][1] , mm|buf_readdata[0][1], logic_analyzer, 1
instance = comp, \clk_mon_data|count[1] , clk_mon_data|count[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][1]~feeder , mm|buf_readdata[12][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][1] , mm|buf_readdata[12][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][1]~feeder , mm|buf_readdata[4][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][1] , mm|buf_readdata[4][1], logic_analyzer, 1
instance = comp, \reg_NUM_ENTRIES[1] , reg_NUM_ENTRIES[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][1]~feeder , mm|buf_readdata[8][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][1] , mm|buf_readdata[8][1], logic_analyzer, 1
instance = comp, \mm|mm_readdata~5 , mm|mm_readdata~5, logic_analyzer, 1
instance = comp, \mm|mm_readdata~218 , mm|mm_readdata~218, logic_analyzer, 1
instance = comp, \mm|mm_readdata[1] , mm|mm_readdata[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector109~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector109~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[1] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[79] , u0|mm_interconnect_0|cmd_mux_001|src_data[79], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][59]~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][59]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_001|src1_valid~0, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[0]~feeder , reg_LIMIT_TRIG_ENTRIES[0]~feeder, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_ENTRIES[0] , reg_LIMIT_TRIG_ENTRIES[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][0]~feeder , mm|buf_readdata[9][0]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][0] , mm|buf_readdata[9][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][0] , mm|buf_readdata[5][0], logic_analyzer, 1
instance = comp, \mm|mm_readdata~2 , mm|mm_readdata~2, logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[32] , reg_LIMIT_TRIG_SAMPLES[32], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][0]~feeder , mm|buf_readdata[7][0]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][0] , mm|buf_readdata[7][0], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[0] , clk_mon_sample|count[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][0] , mm|buf_readdata[11][0], logic_analyzer, 1
instance = comp, \reg_LIMIT_TRIG_SAMPLES[0] , reg_LIMIT_TRIG_SAMPLES[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][0]~feeder , mm|buf_readdata[6][0]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][0] , mm|buf_readdata[6][0], logic_analyzer, 1
instance = comp, \mm|mm_readdata~1 , mm|mm_readdata~1, logic_analyzer, 1
instance = comp, \clk_mon_data|count[0] , clk_mon_data|count[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][0] , mm|buf_readdata[12][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][0]~feeder , mm|buf_readdata[0][0]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][0] , mm|buf_readdata[0][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][0] , mm|buf_readdata[8][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][0] , mm|buf_readdata[4][0], logic_analyzer, 1
instance = comp, \mm|mm_readdata~0 , mm|mm_readdata~0, logic_analyzer, 1
instance = comp, \mm|mm_readdata~222 , mm|mm_readdata~222, logic_analyzer, 1
instance = comp, \mm|mm_readdata[0] , mm|mm_readdata[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|status_read~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|status_read~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector2~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector2~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0] , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[0]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[99] , u0|mm_interconnect_0|cmd_mux_001|src_data[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][99] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][99] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[99] , u0|mm_interconnect_0|rsp_mux|src_data[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[98] , u0|mm_interconnect_0|cmd_mux_001|src_data[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][98] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][98] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[98] , u0|mm_interconnect_0|rsp_mux|src_data[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[97] , u0|mm_interconnect_0|cmd_mux_001|src_data[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][97] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[97] , u0|mm_interconnect_0|rsp_mux|src_data[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[96] , u0|mm_interconnect_0|cmd_mux|src_data[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][96] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[96] , u0|mm_interconnect_0|rsp_mux|src_data[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[95] , u0|mm_interconnect_0|cmd_mux_001|src_data[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][95] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][95] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[95] , u0|mm_interconnect_0|rsp_mux|src_data[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[94] , u0|mm_interconnect_0|cmd_mux_001|src_data[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][94] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[94] , u0|mm_interconnect_0|rsp_mux|src_data[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[93] , u0|mm_interconnect_0|cmd_mux_001|src_data[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][93] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][93] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[93] , u0|mm_interconnect_0|rsp_mux|src_data[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[92] , u0|mm_interconnect_0|cmd_mux|src_data[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][92] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][92] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[92] , u0|mm_interconnect_0|rsp_mux|src_data[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[91] , u0|mm_interconnect_0|cmd_mux_001|src_data[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[91] , u0|mm_interconnect_0|rsp_mux|src_data[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[90] , u0|mm_interconnect_0|cmd_mux|src_data[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[90] , u0|mm_interconnect_0|rsp_mux|src_data[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[89] , u0|mm_interconnect_0|cmd_mux_001|src_data[89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][89] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[89] , u0|mm_interconnect_0|rsp_mux|src_data[89], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[33] , u0|mm_interconnect_0|cmd_mux|src_data[33], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|WideOr0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~2 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~9 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~11 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~10 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid , u0|mm_interconnect_0|rsp_demux|src0_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[88] , u0|mm_interconnect_0|rsp_mux|src_data[88], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][113] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][113], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][113] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][113], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][113] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][113], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][113] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][113], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|last_cycle~0 , u0|mm_interconnect_0|cmd_mux|last_cycle~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|always6~0 , u0|mm_interconnect_0|cmd_mux|always6~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~8 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[72] , u0|mm_interconnect_0|cmd_mux|src_data[72], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~0 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~1 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~37 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~45 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~21 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~25 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~41 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~26 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~27 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~28 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE~DUPLICATE , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~4 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~5 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~6 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~9 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~7 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~3 , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|waitrequest_reset_override~feeder , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|waitrequest_reset_override~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|waitrequest_reset_override , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|waitrequest_reset_override, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|rp_valid , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent|rp_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|WideOr0~0 , u0|mm_interconnect_0|rsp_demux|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|write~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][60] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][60], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_demux|src1_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] , u0|mm_interconnect_0|rsp_mux_001|src_payload[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[34] , u0|mm_interconnect_0|cmd_mux_001|src_data[34], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~4, logic_analyzer, 1
instance = comp, \mm|state~15 , mm|state~15, logic_analyzer, 1
instance = comp, \mm|state.READ_WAIT , mm|state.READ_WAIT, logic_analyzer, 1
instance = comp, \mm|mm_waitrequest~1 , mm|mm_waitrequest~1, logic_analyzer, 1
instance = comp, \mm|mm_waitrequest , mm|mm_waitrequest, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][66] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][66] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_busy , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_busy, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][68] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][68] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add1~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][69] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][69] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add1~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[7] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][60] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][60], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][57], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1 , u0|mm_interconnect_0|rsp_mux|WideOr1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] , u0|mm_interconnect_0|cmd_mux_001|src_payload[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~4 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1 , u0|mm_interconnect_0|cmd_mux_001|WideOr1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 , u0|mm_interconnect_0|cmd_mux_001|update_grant~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~DUPLICATE , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[35] , u0|mm_interconnect_0|cmd_mux_001|src_data[35], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|WideOr0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|WideOr0~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|WideOr0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][112] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][112], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][112]~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][112]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][112] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][112], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|rp_valid , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|rp_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src0_valid , u0|mm_interconnect_0|rsp_demux_001|src0_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2 , u0|mm_interconnect_0|cmd_demux|WideOr0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~21 , u0|mm_interconnect_0|cmd_mux|src_payload~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , u0|mm_interconnect_0|pll_reconfig_0_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn , u0|pll_reconfig_0|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|counter[1].output_counter , u0|pll_capture|altera_pll_i|cyclonev_pll|counter[1].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0 , u0|pll_capture|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0, logic_analyzer, 1
instance = comp, \sdram_iface|fill_running_buf[0] , sdram_iface|fill_running_buf[0], logic_analyzer, 1
instance = comp, \sdram_iface|fill_running_buf[1] , sdram_iface|fill_running_buf[1], logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb , u0|hps_0|fpga_interfaces|debug_apb, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu , u0|hps_0|fpga_interfaces|tpiu, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga , u0|hps_0|fpga_interfaces|boot_from_fpga, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps , u0|hps_0|fpga_interfaces|fpga2hps, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga , u0|hps_0|fpga_interfaces|hps2fpga, logic_analyzer, 1
instance = comp, \ADC_SDO~input , ADC_SDO~input, logic_analyzer, 1
instance = comp, \FPGA_CLK2_50~input , FPGA_CLK2_50~input, logic_analyzer, 1
instance = comp, \FPGA_CLK3_50~input , FPGA_CLK3_50~input, logic_analyzer, 1
instance = comp, \HDMI_TX_INT~input , HDMI_TX_INT~input, logic_analyzer, 1
instance = comp, \KEY[1]~input , KEY[1]~input, logic_analyzer, 1
instance = comp, \SW[0]~input , SW[0]~input, logic_analyzer, 1
instance = comp, \SW[1]~input , SW[1]~input, logic_analyzer, 1
instance = comp, \SW[2]~input , SW[2]~input, logic_analyzer, 1
instance = comp, \SW[3]~input , SW[3]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, logic_analyzer, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, logic_analyzer, 1
instance = comp, \HDMI_I2C_SCL~input , HDMI_I2C_SCL~input, logic_analyzer, 1
instance = comp, \HDMI_I2C_SDA~input , HDMI_I2C_SDA~input, logic_analyzer, 1
instance = comp, \HDMI_I2S~input , HDMI_I2S~input, logic_analyzer, 1
instance = comp, \HDMI_LRCLK~input , HDMI_LRCLK~input, logic_analyzer, 1
instance = comp, \HDMI_MCLK~input , HDMI_MCLK~input, logic_analyzer, 1
instance = comp, \HDMI_SCLK~input , HDMI_SCLK~input, logic_analyzer, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, logic_analyzer, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, logic_analyzer, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, logic_analyzer, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, logic_analyzer, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, logic_analyzer, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, logic_analyzer, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, logic_analyzer, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, logic_analyzer, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, logic_analyzer, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, logic_analyzer, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, logic_analyzer, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, logic_analyzer, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, logic_analyzer, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, logic_analyzer, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, logic_analyzer, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, logic_analyzer, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, logic_analyzer, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, logic_analyzer, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, logic_analyzer, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, logic_analyzer, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, logic_analyzer, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, logic_analyzer, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, logic_analyzer, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, logic_analyzer, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, logic_analyzer, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, logic_analyzer, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, logic_analyzer, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, logic_analyzer, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, logic_analyzer, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, logic_analyzer, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, logic_analyzer, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, logic_analyzer, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, logic_analyzer, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, logic_analyzer, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, logic_analyzer, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, logic_analyzer, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, logic_analyzer, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, logic_analyzer, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, logic_analyzer, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, logic_analyzer, 1
