TimeQuest Timing Analyzer report for digital_cam_impl3
Fri Apr 26 11:52:12 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'do_edge_detection:Inst_edge_detection|clk_div2'
 13. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'ov7670_pclk'
 15. Slow 1200mV 85C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 16. Slow 1200mV 85C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'
 17. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'
 20. Slow 1200mV 85C Model Hold: 'do_edge_detection:Inst_edge_detection|clk_div2'
 21. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'ov7670_pclk'
 23. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 26. Slow 1200mV 85C Model Recovery: 'do_edge_detection:Inst_edge_detection|clk_div2'
 27. Slow 1200mV 85C Model Recovery: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 28. Slow 1200mV 85C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 29. Slow 1200mV 85C Model Removal: 'do_edge_detection:Inst_edge_detection|clk_div2'
 30. Slow 1200mV 85C Model Removal: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 31. Slow 1200mV 85C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'ov7670_pclk'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|clk_div2'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Slow 1200mV 85C Model Metastability Report
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|clk_div2'
 56. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Setup: 'ov7670_pclk'
 58. Slow 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 59. Slow 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'
 60. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 61. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 62. Slow 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'
 63. Slow 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|clk_div2'
 64. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 65. Slow 1200mV 0C Model Hold: 'ov7670_pclk'
 66. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 68. Slow 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 69. Slow 1200mV 0C Model Recovery: 'do_edge_detection:Inst_edge_detection|clk_div2'
 70. Slow 1200mV 0C Model Recovery: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 71. Slow 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 72. Slow 1200mV 0C Model Removal: 'do_edge_detection:Inst_edge_detection|clk_div2'
 73. Slow 1200mV 0C Model Removal: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 74. Slow 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'ov7670_pclk'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|clk_div2'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 83. Setup Times
 84. Hold Times
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Output Enable Times
 88. Minimum Output Enable Times
 89. Output Disable Times
 90. Minimum Output Disable Times
 91. Slow 1200mV 0C Model Metastability Report
 92. Fast 1200mV 0C Model Setup Summary
 93. Fast 1200mV 0C Model Hold Summary
 94. Fast 1200mV 0C Model Recovery Summary
 95. Fast 1200mV 0C Model Removal Summary
 96. Fast 1200mV 0C Model Minimum Pulse Width Summary
 97. Fast 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|clk_div2'
 98. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Setup: 'ov7670_pclk'
100. Fast 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
101. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
102. Fast 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'
103. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
104. Fast 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'
105. Fast 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|clk_div2'
106. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
107. Fast 1200mV 0C Model Hold: 'ov7670_pclk'
108. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
109. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
110. Fast 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
111. Fast 1200mV 0C Model Recovery: 'do_edge_detection:Inst_edge_detection|clk_div2'
112. Fast 1200mV 0C Model Recovery: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
113. Fast 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
114. Fast 1200mV 0C Model Removal: 'do_edge_detection:Inst_edge_detection|clk_div2'
115. Fast 1200mV 0C Model Removal: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
116. Fast 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'ov7670_pclk'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|clk_div2'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
125. Setup Times
126. Hold Times
127. Clock to Output Times
128. Minimum Clock to Output Times
129. Output Enable Times
130. Minimum Output Enable Times
131. Output Disable Times
132. Minimum Output Disable Times
133. Fast 1200mV 0C Model Metastability Report
134. Multicorner Timing Analysis Summary
135. Setup Times
136. Hold Times
137. Clock to Output Times
138. Minimum Clock to Output Times
139. Board Trace Model Assignments
140. Input Transition Times
141. Signal Integrity Metrics (Slow 1200mv 0c Model)
142. Signal Integrity Metrics (Slow 1200mv 85c Model)
143. Signal Integrity Metrics (Fast 1200mv 0c Model)
144. Setup Transfers
145. Hold Transfers
146. Recovery Transfers
147. Removal Transfers
148. Report TCCS
149. Report RSKM
150. Unconstrained Paths
151. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; digital_cam_impl3                                                  ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE115F29C7                                                      ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.0%      ;
;     Processors 3-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                 ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                             ; Targets                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_50                                                                                                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                                    ; { clk_50 }                                                                                                                                     ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                                    ; { do_edge_detection:Inst_edge_detection|clk_div2 }                                                                                             ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                                    ; { do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] }        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                                    ; { do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 } ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] }                                                                           ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]                                                                           ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] }                                                                           ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;        ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] }                                                                           ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] }                                                                           ;
; ov7670_pclk                                                                                                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                                    ; { ov7670_pclk }                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                  ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                 ; Note                    ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; 57.24 MHz  ; 57.24 MHz       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ;                         ;
; 88.0 MHz   ; 88.0 MHz        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ;                         ;
; 103.91 MHz ; 103.91 MHz      ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ;                         ;
; 110.71 MHz ; 110.71 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ;                         ;
; 183.18 MHz ; 183.18 MHz      ; ov7670_pclk                                                                                                                                ;                         ;
; 419.46 MHz ; 419.46 MHz      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ;                         ;
; 763.36 MHz ; 85.85 MHz       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; limit due to hold check ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                      ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -14.297 ; -259.592      ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; -11.843 ; -119.281      ;
; ov7670_pclk                                                                                                                                ; -4.459  ; -2298.280     ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -1.384  ; -22.565       ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -0.829  ; -11.468       ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; -0.155  ; -0.155        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 10.967  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -5.842 ; -135.768      ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -1.472 ; -11.341       ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; -0.208 ; -0.208        ;
; ov7670_pclk                                                                                                                                ; 0.228  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 0.311  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 0.354  ; 0.000         ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.407  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -1.727 ; -13.816       ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.168  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 7.393  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -1.076 ; -1.076        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -0.369 ; -2.952        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 1.882  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                                                                                                ; -3.000 ; -1618.279     ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -2.693 ; -157.262      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -1.549 ; -210.530      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -1.285 ; -30.840       ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 4.701  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 9.708  ; 0.000         ;
; clk_50                                                                                                                                     ; 9.891  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 19.709 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                              ; To Node                                                                                                     ; Launch Clock                                                                                                                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -14.297 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.429     ; 10.366     ;
; -14.296 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.429     ; 10.365     ;
; -14.296 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.429     ; 10.365     ;
; -14.274 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.427     ; 10.345     ;
; -14.273 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.427     ; 10.344     ;
; -14.273 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.427     ; 10.344     ;
; -14.264 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.644     ; 10.118     ;
; -14.263 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.644     ; 10.117     ;
; -14.263 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.644     ; 10.117     ;
; -14.190 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.406     ; 10.282     ;
; -14.189 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.406     ; 10.281     ;
; -14.189 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.406     ; 10.281     ;
; -14.146 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.778     ; 10.366     ;
; -14.145 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.778     ; 10.365     ;
; -14.145 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.778     ; 10.365     ;
; -14.123 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.776     ; 10.345     ;
; -14.122 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.776     ; 10.344     ;
; -14.122 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.776     ; 10.344     ;
; -14.113 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.993     ; 10.118     ;
; -14.112 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.993     ; 10.117     ;
; -14.112 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.993     ; 10.117     ;
; -14.091 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.563     ; 10.026     ;
; -14.091 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.563     ; 10.026     ;
; -14.091 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.563     ; 10.026     ;
; -14.049 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.429     ; 10.118     ;
; -14.040 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.403     ; 10.135     ;
; -14.039 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.755     ; 10.282     ;
; -14.039 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.403     ; 10.134     ;
; -14.039 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.403     ; 10.134     ;
; -14.038 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.755     ; 10.281     ;
; -14.038 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.755     ; 10.281     ;
; -14.026 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.427     ; 10.097     ;
; -14.016 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.644     ; 9.870      ;
; -13.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.414     ; 10.046     ;
; -13.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.414     ; 10.046     ;
; -13.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.414     ; 10.046     ;
; -13.942 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.406     ; 10.034     ;
; -13.940 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.912     ; 10.026     ;
; -13.940 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.912     ; 10.026     ;
; -13.940 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.912     ; 10.026     ;
; -13.898 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.778     ; 10.118     ;
; -13.889 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.752     ; 10.135     ;
; -13.888 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.752     ; 10.134     ;
; -13.888 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.752     ; 10.134     ;
; -13.875 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.776     ; 10.097     ;
; -13.865 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.993     ; 9.870      ;
; -13.811 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.763     ; 10.046     ;
; -13.811 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.763     ; 10.046     ;
; -13.811 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.763     ; 10.046     ;
; -13.799 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.431     ; 9.866      ;
; -13.798 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.431     ; 9.865      ;
; -13.798 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.431     ; 9.865      ;
; -13.792 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.403     ; 9.887      ;
; -13.791 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.755     ; 10.034     ;
; -13.782 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.647     ; 9.633      ;
; -13.781 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.647     ; 9.632      ;
; -13.781 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.647     ; 9.632      ;
; -13.775 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.429     ; 9.844      ;
; -13.774 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.429     ; 9.843      ;
; -13.774 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.429     ; 9.843      ;
; -13.773 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.563     ; 9.708      ;
; -13.648 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.780     ; 9.866      ;
; -13.647 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.780     ; 9.865      ;
; -13.647 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.780     ; 9.865      ;
; -13.644 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.414     ; 9.728      ;
; -13.641 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.752     ; 9.887      ;
; -13.631 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.996     ; 9.633      ;
; -13.630 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.996     ; 9.632      ;
; -13.630 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.996     ; 9.632      ;
; -13.624 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.778     ; 9.844      ;
; -13.623 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.778     ; 9.843      ;
; -13.623 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.778     ; 9.843      ;
; -13.622 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.912     ; 9.708      ;
; -13.607 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.425     ; 9.680      ;
; -13.606 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.425     ; 9.679      ;
; -13.606 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.425     ; 9.679      ;
; -13.587 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.424     ; 9.661      ;
; -13.586 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.424     ; 9.660      ;
; -13.586 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.424     ; 9.660      ;
; -13.565 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.413     ; 9.650      ;
; -13.565 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.413     ; 9.650      ;
; -13.565 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.413     ; 9.650      ;
; -13.551 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.431     ; 9.618      ;
; -13.534 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.647     ; 9.385      ;
; -13.527 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.429     ; 9.596      ;
; -13.519 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.670     ; 9.347      ;
; -13.519 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.670     ; 9.347      ;
; -13.519 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.670     ; 9.347      ;
; -13.493 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.763     ; 9.728      ;
; -13.456 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.774     ; 9.680      ;
; -13.455 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.774     ; 9.679      ;
; -13.455 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.774     ; 9.679      ;
; -13.436 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.773     ; 9.661      ;
; -13.435 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.773     ; 9.660      ;
; -13.435 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.773     ; 9.660      ;
; -13.414 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.762     ; 9.650      ;
; -13.414 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.762     ; 9.650      ;
; -13.414 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.762     ; 9.650      ;
; -13.400 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.780     ; 9.618      ;
; -13.383 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.996     ; 9.385      ;
+---------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                              ; To Node         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -11.843 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 21.752     ;
; -11.843 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 21.752     ;
; -11.839 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 21.748     ;
; -11.736 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 21.701     ;
; -11.736 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 21.701     ;
; -11.732 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 21.697     ;
; -11.691 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 21.626     ;
; -11.691 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 21.626     ;
; -11.687 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 21.622     ;
; -11.669 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 21.611     ;
; -11.669 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 21.611     ;
; -11.665 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 21.607     ;
; -11.664 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 21.629     ;
; -11.664 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 21.629     ;
; -11.660 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 21.625     ;
; -11.659 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 21.547     ;
; -11.659 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 21.547     ;
; -11.655 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 21.543     ;
; -11.586 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 21.547     ;
; -11.586 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 21.547     ;
; -11.582 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 21.543     ;
; -11.557 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 21.480     ;
; -11.557 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 21.480     ;
; -11.555 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 21.527     ;
; -11.555 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 21.527     ;
; -11.553 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 21.476     ;
; -11.551 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 21.523     ;
; -11.543 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.009     ; 21.532     ;
; -11.543 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.009     ; 21.532     ;
; -11.539 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.009     ; 21.528     ;
; -11.538 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 21.452     ;
; -11.538 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 21.452     ;
; -11.534 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 21.448     ;
; -11.520 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 21.434     ;
; -11.520 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 21.434     ;
; -11.516 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 21.430     ;
; -11.510 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~portb_address_reg0     ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 21.421     ;
; -11.510 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~portb_address_reg0     ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 21.421     ;
; -11.506 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~portb_address_reg0     ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 21.417     ;
; -11.504 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 21.431     ;
; -11.504 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 21.431     ;
; -11.500 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 21.427     ;
; -11.482 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 21.380     ;
; -11.482 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 21.380     ;
; -11.481 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 21.380     ;
; -11.481 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 21.380     ;
; -11.478 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 21.376     ;
; -11.478 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 21.390     ;
; -11.478 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 21.390     ;
; -11.477 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 21.376     ;
; -11.476 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 21.407     ;
; -11.476 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 21.407     ;
; -11.474 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 21.386     ;
; -11.472 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 21.403     ;
; -11.469 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 21.367     ;
; -11.469 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 21.367     ;
; -11.468 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 21.391     ;
; -11.468 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 21.391     ;
; -11.465 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 21.363     ;
; -11.464 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 21.387     ;
; -11.458 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.388     ;
; -11.458 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.388     ;
; -11.454 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.384     ;
; -11.450 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 21.338     ;
; -11.450 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 21.338     ;
; -11.446 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 21.334     ;
; -11.445 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 21.401     ;
; -11.445 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 21.401     ;
; -11.441 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 21.397     ;
; -11.440 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 21.337     ;
; -11.440 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 21.337     ;
; -11.437 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 21.355     ;
; -11.437 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 21.355     ;
; -11.436 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 21.333     ;
; -11.433 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 21.386     ;
; -11.433 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 21.386     ;
; -11.433 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 21.351     ;
; -11.432 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 21.381     ;
; -11.432 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 21.381     ;
; -11.429 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 21.382     ;
; -11.428 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 21.377     ;
; -11.420 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 21.391     ;
; -11.420 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 21.391     ;
; -11.416 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 21.387     ;
; -11.409 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 21.368     ;
; -11.409 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 21.368     ;
; -11.405 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 21.368     ;
; -11.405 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 21.368     ;
; -11.405 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 21.364     ;
; -11.401 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 21.364     ;
; -11.398 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 21.327     ;
; -11.398 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 21.327     ;
; -11.394 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 21.323     ;
; -11.387 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 21.327     ;
; -11.387 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 21.327     ;
; -11.383 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 21.308     ;
; -11.383 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 21.308     ;
; -11.383 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 21.323     ;
; -11.379 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 21.304     ;
; -11.371 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a9~portb_address_reg0     ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 21.290     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov7670_pclk'                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.459 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 5.222      ;
; -4.428 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.000      ; 5.486      ;
; -4.428 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.000      ; 5.486      ;
; -4.427 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.006      ; 5.491      ;
; -4.406 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.452      ; 5.916      ;
; -4.393 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.741      ; 6.192      ;
; -4.377 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 5.140      ;
; -4.376 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.289     ; 5.145      ;
; -4.362 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.462      ; 5.882      ;
; -4.348 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.741      ; 6.147      ;
; -4.346 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.747      ; 6.151      ;
; -4.338 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.141     ; 5.255      ;
; -4.337 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.099     ; 5.296      ;
; -4.337 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.099     ; 5.296      ;
; -4.335 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.093     ; 5.300      ;
; -4.334 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.126      ; 5.518      ;
; -4.321 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.126      ; 5.505      ;
; -4.320 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.132      ; 5.510      ;
; -4.320 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.802      ; 6.180      ;
; -4.316 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.452      ; 5.826      ;
; -4.314 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.462      ; 5.834      ;
; -4.314 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.458      ; 5.830      ;
; -4.312 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.468      ; 5.838      ;
; -4.308 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.000      ; 5.366      ;
; -4.308 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.000      ; 5.366      ;
; -4.306 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.802      ; 6.166      ;
; -4.306 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.006      ; 5.370      ;
; -4.305 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.808      ; 6.171      ;
; -4.299 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 5.062      ;
; -4.295 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.333      ; 5.686      ;
; -4.295 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.333      ; 5.686      ;
; -4.294 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.130     ; 5.222      ;
; -4.294 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.130     ; 5.222      ;
; -4.294 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.339      ; 5.691      ;
; -4.294 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 5.057      ;
; -4.293 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.124     ; 5.227      ;
; -4.292 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.289     ; 5.061      ;
; -4.279 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.741      ; 6.078      ;
; -4.279 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.741      ; 6.078      ;
; -4.277 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.747      ; 6.082      ;
; -4.268 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.099     ; 5.227      ;
; -4.268 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.099     ; 5.227      ;
; -4.266 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.093     ; 5.231      ;
; -4.264 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.141     ; 5.181      ;
; -4.263 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.135     ; 5.186      ;
; -4.262 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.346      ; 5.666      ;
; -4.247 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.452      ; 5.757      ;
; -4.247 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.452      ; 5.757      ;
; -4.245 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.462      ; 5.765      ;
; -4.245 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.462      ; 5.765      ;
; -4.245 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.458      ; 5.761      ;
; -4.243 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.468      ; 5.769      ;
; -4.237 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.416      ; 5.711      ;
; -4.237 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.416      ; 5.711      ;
; -4.236 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.422      ; 5.716      ;
; -4.236 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.182      ; 5.476      ;
; -4.234 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.182      ; 5.474      ;
; -4.233 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.188      ; 5.479      ;
; -4.210 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.145      ; 6.413      ;
; -4.203 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.130     ; 5.131      ;
; -4.203 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.130     ; 5.131      ;
; -4.201 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.124     ; 5.135      ;
; -4.186 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.126      ; 5.370      ;
; -4.186 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.126      ; 5.370      ;
; -4.184 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.132      ; 5.374      ;
; -4.180 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.358      ; 5.596      ;
; -4.180 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.358      ; 5.596      ;
; -4.179 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.364      ; 5.601      ;
; -4.179 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.333      ; 5.570      ;
; -4.179 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.333      ; 5.570      ;
; -4.178 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.141     ; 5.095      ;
; -4.178 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.141     ; 5.095      ;
; -4.177 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.339      ; 5.574      ;
; -4.176 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.135     ; 5.099      ;
; -4.175 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.200      ; 5.433      ;
; -4.175 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.200      ; 5.433      ;
; -4.174 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.206      ; 5.438      ;
; -4.169 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.517      ; 5.744      ;
; -4.166 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.298      ; 5.522      ;
; -4.153 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.298      ; 5.509      ;
; -4.152 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.304      ; 5.514      ;
; -4.152 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.390      ; 5.600      ;
; -4.146 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.092     ; 5.112      ;
; -4.144 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.744      ; 5.946      ;
; -4.144 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.744      ; 5.946      ;
; -4.144 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.299      ; 6.501      ;
; -4.144 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.299      ; 6.501      ;
; -4.144 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.044      ; 5.246      ;
; -4.143 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.750      ; 5.951      ;
; -4.143 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.305      ; 6.506      ;
; -4.141 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.071     ; 5.128      ;
; -4.137 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.093     ; 5.102      ;
; -4.134 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.083     ; 5.109      ;
; -4.131 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_we_reg     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.429      ; 5.618      ;
; -4.125 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.802      ; 5.985      ;
; -4.122 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a62~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.229      ; 5.409      ;
; -4.122 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a62~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.229      ; 5.409      ;
; -4.121 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a62~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.235      ; 5.414      ;
; -4.121 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a63~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.015     ; 5.164      ;
; -4.121 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a63~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.015     ; 5.164      ;
+--------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                               ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.384 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.539     ; 1.843      ;
; -1.384 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.539     ; 1.843      ;
; -1.384 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.539     ; 1.843      ;
; -1.384 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.539     ; 1.843      ;
; -1.384 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.539     ; 1.843      ;
; -1.384 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.539     ; 1.843      ;
; -1.384 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.539     ; 1.843      ;
; -1.383 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.302      ;
; -1.383 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.302      ;
; -1.383 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.302      ;
; -1.383 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.302      ;
; -1.383 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.302      ;
; -1.383 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.302      ;
; -1.383 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.302      ;
; -1.379 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.298      ;
; -1.379 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.298      ;
; -1.379 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.298      ;
; -1.379 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.298      ;
; -1.379 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.298      ;
; -1.379 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.298      ;
; -1.379 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.298      ;
; -1.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.166      ;
; -1.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.166      ;
; -1.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.166      ;
; -1.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.166      ;
; -1.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.166      ;
; -1.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.166      ;
; -1.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.166      ;
; -1.239 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.158      ;
; -1.239 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.158      ;
; -1.239 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.158      ;
; -1.239 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.158      ;
; -1.239 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.158      ;
; -1.239 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.158      ;
; -1.239 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.158      ;
; -1.219 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.138      ;
; -1.219 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.138      ;
; -1.219 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.138      ;
; -1.219 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.138      ;
; -1.219 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.138      ;
; -1.219 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.138      ;
; -1.219 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.138      ;
; -1.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 2.069      ;
; -1.131 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 2.048      ;
; -1.100 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 2.017      ;
; -1.092 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.011      ;
; -1.092 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.011      ;
; -1.092 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.011      ;
; -1.092 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.011      ;
; -1.092 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.011      ;
; -1.092 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.011      ;
; -1.092 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 2.011      ;
; -1.082 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 2.030      ;
; -1.020 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.937      ;
; -1.015 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.932      ;
; -1.002 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.919      ;
; -1.001 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.918      ;
; -0.999 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.916      ;
; -0.990 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.938      ;
; -0.987 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.935      ;
; -0.982 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.930      ;
; -0.972 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.889      ;
; -0.968 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.885      ;
; -0.967 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.884      ;
; -0.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 1.881      ;
; -0.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 1.881      ;
; -0.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 1.881      ;
; -0.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 1.881      ;
; -0.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 1.881      ;
; -0.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 1.881      ;
; -0.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.079     ; 1.881      ;
; -0.950 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.898      ;
; -0.949 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.866      ;
; -0.944 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.892      ;
; -0.942 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.890      ;
; -0.942 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.097     ; 1.843      ;
; -0.941 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 0.363      ; 2.302      ;
; -0.937 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 0.363      ; 2.298      ;
; -0.931 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.879      ;
; -0.888 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.805      ;
; -0.883 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.800      ;
; -0.870 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.787      ;
; -0.869 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.786      ;
; -0.867 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.784      ;
; -0.858 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.806      ;
; -0.855 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.803      ;
; -0.852 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.800      ;
; -0.850 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.798      ;
; -0.840 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.757      ;
; -0.840 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.757      ;
; -0.836 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.784      ;
; -0.836 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.753      ;
; -0.835 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.752      ;
; -0.821 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.738      ;
; -0.818 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.766      ;
; -0.818 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.766      ;
; -0.817 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.081     ; 1.734      ;
; -0.812 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.760      ;
; -0.810 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.758      ;
; -0.808 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.050     ; 1.756      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                ; Launch Clock                                                                                                                               ; Latch Clock                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.829 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.968      ; 4.902      ;
; -0.824 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.971      ; 4.903      ;
; -0.745 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.699      ;
; -0.738 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.692      ;
; -0.712 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.970      ; 4.795      ;
; -0.694 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.968      ; 4.767      ;
; -0.692 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.169      ; 4.699      ;
; -0.689 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.971      ; 4.768      ;
; -0.631 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.115      ; 4.725      ;
; -0.626 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.580      ;
; -0.616 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.570      ;
; -0.589 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.970      ; 4.193      ;
; -0.577 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.970      ; 4.660      ;
; -0.554 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.169      ; 4.561      ;
; -0.549 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.090      ; 4.625      ;
; -0.546 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.465      ; 5.990      ;
; -0.544 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.465      ; 5.988      ;
; -0.518 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.169      ; 4.525      ;
; -0.509 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.968      ; 4.582      ;
; -0.504 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.971      ; 4.583      ;
; -0.496 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.115      ; 4.590      ;
; -0.490 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.970      ; 4.094      ;
; -0.488 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.442      ;
; -0.486 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.947      ; 4.336      ;
; -0.478 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.321      ; 5.890      ;
; -0.475 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.294      ; 5.858      ;
; -0.475 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.950      ; 4.529      ;
; -0.471 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.321      ; 5.883      ;
; -0.470 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.318      ; 5.893      ;
; -0.468 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[21]                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.461      ; 2.563      ;
; -0.468 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.294      ; 5.851      ;
; -0.465 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.321      ; 5.894      ;
; -0.463 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.318      ; 5.886      ;
; -0.458 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.321      ; 5.887      ;
; -0.454 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.970      ; 4.058      ;
; -0.446 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.090      ; 4.522      ;
; -0.442 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.465      ; 5.886      ;
; -0.441 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.948      ; 4.498      ;
; -0.432 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.465      ; 5.876      ;
; -0.417 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.371      ;
; -0.410 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.090      ; 4.486      ;
; -0.396 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.169      ; 4.403      ;
; -0.392 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.970      ; 4.475      ;
; -0.391 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.968      ; 4.464      ;
; -0.388 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.931      ; 4.427      ;
; -0.387 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.947      ; 4.237      ;
; -0.386 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.971      ; 4.465      ;
; -0.382 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.815      ;
; -0.375 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.808      ;
; -0.373 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.944      ; 4.406      ;
; -0.364 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.295      ; 5.747      ;
; -0.360 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.926      ; 4.395      ;
; -0.359 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.522      ; 5.691      ;
; -0.358 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.276      ; 5.743      ;
; -0.357 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.295      ; 5.740      ;
; -0.356 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.318      ; 5.779      ;
; -0.354 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.522      ; 5.686      ;
; -0.354 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.321      ; 5.766      ;
; -0.351 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.294      ; 5.734      ;
; -0.351 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.321      ; 5.780      ;
; -0.351 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.276      ; 5.736      ;
; -0.351 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.947      ; 4.201      ;
; -0.346 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.318      ; 5.769      ;
; -0.344 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.544      ; 5.709      ;
; -0.341 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.321      ; 5.770      ;
; -0.337 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.544      ; 5.702      ;
; -0.336 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.950      ; 4.390      ;
; -0.333 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.169      ; 4.340      ;
; -0.332 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.970      ; 3.936      ;
; -0.328 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.950      ; 4.380      ;
; -0.325 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.317      ; 5.745      ;
; -0.323 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.317      ; 5.743      ;
; -0.321 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.954      ; 4.355      ;
; -0.313 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.746      ;
; -0.311 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.115      ; 4.405      ;
; -0.305 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.294      ; 5.688      ;
; -0.300 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.950      ; 4.354      ;
; -0.298 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.321      ; 5.710      ;
; -0.291 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.948      ; 4.348      ;
; -0.288 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.090      ; 4.364      ;
; -0.286 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.137      ; 4.380      ;
; -0.274 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.970      ; 4.357      ;
; -0.274 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.944      ; 4.307      ;
; -0.269 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.970      ; 3.873      ;
; -0.265 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.465      ; 5.709      ;
; -0.265 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.172      ; 4.247      ;
; -0.261 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.926      ; 4.296      ;
; -0.260 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.945      ; 4.293      ;
; -0.258 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.320      ; 5.691      ;
; -0.256 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.948      ; 4.313      ;
; -0.250 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.522      ; 5.582      ;
; -0.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.169      ; 4.254      ;
; -0.240 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.295      ; 5.623      ;
; -0.240 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.522      ; 5.572      ;
; -0.238 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.931      ; 4.277      ;
; -0.238 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.944      ; 4.271      ;
; -0.234 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 5.276      ; 5.619      ;
; -0.229 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.947      ; 4.079      ;
; -0.225 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.090      ; 4.301      ;
; -0.225 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.926      ; 4.260      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.155 ; do_edge_detection:Inst_edge_detection|clk_div2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.099     ; 0.726      ;
; 0.306  ; do_edge_detection:Inst_edge_detection|clk_div2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.099     ; 0.765      ;
; 0.995  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.093      ; 9.136      ;
; 1.004  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 9.115      ;
; 1.059  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.165      ; 9.144      ;
; 1.091  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.166      ; 9.113      ;
; 1.132  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.090      ; 8.996      ;
; 1.328  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.078      ; 8.788      ;
; 1.338  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.062      ; 8.762      ;
; 1.349  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.152      ; 8.841      ;
; 1.378  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.152      ; 8.812      ;
; 1.387  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.151      ; 8.802      ;
; 1.396  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 8.710      ;
; 1.397  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.098      ; 8.739      ;
; 1.399  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.093      ; 8.732      ;
; 1.411  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 8.708      ;
; 1.422  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 8.684      ;
; 1.440  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.078      ; 8.676      ;
; 1.451  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 8.655      ;
; 1.658  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.057      ; 8.437      ;
; 1.682  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a49~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.049      ; 8.405      ;
; 1.683  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 8.397      ;
; 1.713  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.035      ; 8.360      ;
; 1.716  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.037      ; 8.359      ;
; 1.722  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.044      ; 8.360      ;
; 1.738  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.149      ; 8.449      ;
; 1.743  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.146      ; 8.441      ;
; 1.747  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.029      ; 8.320      ;
; 1.755  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.143      ; 8.426      ;
; 1.769  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.134      ; 8.403      ;
; 1.807  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.100      ; 8.331      ;
; 1.847  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 8.288      ;
; 1.871  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.066      ; 8.233      ;
; 1.879  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.063      ; 8.222      ;
; 1.983  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.057      ; 8.112      ;
; 2.008  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.062      ; 8.092      ;
; 2.042  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.049      ; 8.045      ;
; 2.042  ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 8.093      ;
; 2.043  ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.100      ; 8.095      ;
; 2.048  ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 8.086      ;
; 2.052  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.062      ; 8.048      ;
; 2.057  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.057      ; 8.038      ;
; 2.064  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.057      ; 8.031      ;
; 2.068  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.150      ; 8.120      ;
; 2.074  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.044      ; 8.008      ;
; 2.081  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.051      ; 8.008      ;
; 2.083  ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.094      ; 8.049      ;
; 2.102  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.141      ; 8.077      ;
; 2.102  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.130      ; 8.066      ;
; 2.104  ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.148      ; 8.082      ;
; 2.126  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.057      ; 7.969      ;
; 2.129  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 8.005      ;
; 2.135  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.093      ; 7.996      ;
; 2.145  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 7.941      ;
; 2.159  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.094      ; 7.973      ;
; 2.168  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.076      ; 7.946      ;
; 2.177  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.090      ; 7.951      ;
; 2.203  ; rdaddress_buf_1[5]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.076      ; 7.911      ;
; 2.209  ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 7.925      ;
; 2.210  ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 7.924      ;
; 2.218  ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.039      ; 7.859      ;
; 2.221  ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.093      ; 7.910      ;
; 2.229  ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.094      ; 7.903      ;
; 2.240  ; rdaddress_buf_1[5]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.076      ; 7.874      ;
; 2.252  ; wraddress_buf_2[4]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.172      ; 7.958      ;
; 2.256  ; rdaddress_buf_1[12]                            ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.095      ; 7.877      ;
; 2.258  ; wraddress_buf_2[2]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.155      ; 7.935      ;
; 2.290  ; wraddress_buf_2[4]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.171      ; 7.919      ;
; 2.292  ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.039      ; 7.785      ;
; 2.294  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 7.786      ;
; 2.316  ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.116      ; 7.838      ;
; 2.316  ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.115      ; 7.837      ;
; 2.319  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 7.761      ;
; 2.323  ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.115      ; 7.830      ;
; 2.325  ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 7.809      ;
; 2.327  ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.046      ; 7.757      ;
; 2.330  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.035      ; 7.743      ;
; 2.330  ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 7.739      ;
; 2.335  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a49~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.049      ; 7.752      ;
; 2.383  ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.090      ; 7.745      ;
; 2.385  ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.093      ; 7.746      ;
; 2.388  ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.087      ; 7.737      ;
; 2.396  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 7.710      ;
; 2.428  ; rdaddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.105      ; 7.715      ;
; 2.435  ; rdaddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.105      ; 7.708      ;
; 2.440  ; rdaddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.106      ; 7.704      ;
; 2.444  ; wraddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.164      ; 7.758      ;
; 2.444  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.099      ; 7.693      ;
; 2.445  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.078      ; 7.671      ;
; 2.450  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.087      ; 7.675      ;
; 2.450  ; wraddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.164      ; 7.752      ;
; 2.452  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 7.654      ;
; 2.453  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.073      ; 7.658      ;
; 2.457  ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.034      ; 7.615      ;
; 2.464  ; wraddress_buf_2[2]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.116      ; 7.690      ;
; 2.469  ; rdaddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.084      ; 7.653      ;
; 2.472  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a73~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.095      ; 7.661      ;
; 2.478  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.087      ; 7.647      ;
; 2.479  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 7.640      ;
; 2.479  ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.095      ; 7.654      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 10.967 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.449     ; 8.582      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.447     ; 8.369      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.199 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 8.364      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.226 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.335      ;
; 11.528 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.029      ;
; 11.528 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.029      ;
; 11.528 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.029      ;
; 11.528 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.029      ;
; 11.528 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.029      ;
; 11.528 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.029      ;
; 11.528 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.029      ;
; 12.574 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 6.983      ;
; 12.714 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 6.843      ;
; 12.902 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.443     ; 6.653      ;
; 12.902 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.443     ; 6.653      ;
; 12.902 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.443     ; 6.653      ;
; 12.902 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.443     ; 6.653      ;
; 12.902 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.443     ; 6.653      ;
; 12.902 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.443     ; 6.653      ;
; 12.902 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.443     ; 6.653      ;
; 13.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 6.372      ;
; 13.248 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.443     ; 6.307      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.406 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.507      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.415 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.498      ;
; 15.597 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.316      ;
; 15.597 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.316      ;
; 15.597 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.316      ;
; 15.597 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.316      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                ; Launch Clock                                                                                                                        ; Latch Clock                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.842 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.793      ; 3.183      ;
; -5.579 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.555      ; 3.208      ;
; -5.455 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.444      ; 3.221      ;
; -5.446 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.557      ; 3.343      ;
; -5.433 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.702      ; 3.501      ;
; -5.324 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.793      ; 3.221      ;
; -5.262 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.206      ; 3.176      ;
; -5.222 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.746      ; 2.544      ;
; -5.131 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.555      ; 3.176      ;
; -5.114 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.573      ; 3.691      ;
; -5.110 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.746      ; 2.656      ;
; -5.109 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.575      ; 3.698      ;
; -5.109 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.575      ; 3.698      ;
; -5.109 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.353      ; 3.476      ;
; -5.088 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.580      ; 3.724      ;
; -5.055 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.208      ; 3.385      ;
; -5.013 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.444      ; 3.183      ;
; -4.990 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.508      ; 2.538      ;
; -4.978 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.702      ; 3.476      ;
; -4.966 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.554      ; 3.820      ;
; -4.947 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.746      ; 2.819      ;
; -4.924 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.557      ; 3.385      ;
; -4.889 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.557      ; 3.900      ;
; -4.874 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.575      ; 3.933      ;
; -4.847 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.508      ; 2.681      ;
; -4.837 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.655      ; 2.838      ;
; -4.826 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 2.704      ;
; -4.826 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.746      ; 2.940      ;
; -4.825 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.537      ; 3.944      ;
; -4.799 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.746      ; 2.967      ;
; -4.764 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.226      ; 3.694      ;
; -4.759 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.231      ; 3.704      ;
; -4.758 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.224      ; 3.698      ;
; -4.753 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.226      ; 3.705      ;
; -4.750 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.206      ; 3.208      ;
; -4.714 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 2.816      ;
; -4.701 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.655      ; 2.974      ;
; -4.684 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.508      ; 2.844      ;
; -4.633 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.575      ; 3.694      ;
; -4.629 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.746      ; 3.137      ;
; -4.628 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.580      ; 3.704      ;
; -4.627 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.573      ; 3.698      ;
; -4.622 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.575      ; 3.705      ;
; -4.617 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.746      ; 3.149      ;
; -4.617 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.208      ; 3.343      ;
; -4.615 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.746      ; 3.151      ;
; -4.604 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.353      ; 3.501      ;
; -4.570 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.205      ; 3.867      ;
; -4.563 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.508      ; 2.965      ;
; -4.553 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.208      ; 3.887      ;
; -4.551 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 2.979      ;
; -4.538 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.655      ; 3.137      ;
; -4.536 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.508      ; 2.992      ;
; -4.491 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.188      ; 3.929      ;
; -4.488 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 8.226      ; 3.970      ;
; -4.439 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.554      ; 3.867      ;
; -4.430 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 3.100      ;
; -4.429 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.526      ; 3.117      ;
; -4.424 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.528      ; 3.124      ;
; -4.424 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.528      ; 3.124      ;
; -4.422 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.557      ; 3.887      ;
; -4.417 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.655      ; 3.258      ;
; -4.403 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.533      ; 3.150      ;
; -4.403 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 3.127      ;
; -4.401 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.508      ; 3.127      ;
; -4.390 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.655      ; 3.285      ;
; -4.382 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.526      ; 3.164      ;
; -4.377 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.528      ; 3.171      ;
; -4.377 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.528      ; 3.171      ;
; -4.373 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.397      ; 2.544      ;
; -4.360 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.537      ; 3.929      ;
; -4.357 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.575      ; 3.970      ;
; -4.356 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.533      ; 3.197      ;
; -4.354 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.508      ; 3.174      ;
; -4.352 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.508      ; 3.176      ;
; -4.285 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.224      ; 3.691      ;
; -4.281 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.507      ; 3.246      ;
; -4.280 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.226      ; 3.698      ;
; -4.280 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.226      ; 3.698      ;
; -4.261 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.397      ; 2.656      ;
; -4.259 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.231      ; 3.724      ;
; -4.248 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.655      ; 3.427      ;
; -4.234 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.507      ; 3.293      ;
; -4.233 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 3.297      ;
; -4.221 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 3.309      ;
; -4.219 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 3.311      ;
; -4.208 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.655      ; 3.467      ;
; -4.206 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.655      ; 3.469      ;
; -4.204 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 3.326      ;
; -4.189 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.528      ; 3.359      ;
; -4.157 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.510      ; 3.373      ;
; -4.142 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.528      ; 3.406      ;
; -4.141 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.159      ; 2.538      ;
; -4.140 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.490      ; 3.370      ;
; -4.140 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.526      ; 3.406      ;
; -4.137 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 8.205      ; 3.820      ;
; -4.135 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.528      ; 3.413      ;
; -4.135 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.528      ; 3.413      ;
; -4.114 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.533      ; 3.439      ;
; -4.098 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.397      ; 2.819      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.472 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[20]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 4.087      ; 2.881      ;
; -1.452 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[19]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 4.206      ; 2.520      ;
; -1.442 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[21]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 4.217      ; 2.541      ;
; -1.325 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[22]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 4.098      ; 3.039      ;
; -1.201 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[20]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 4.216      ; 2.781      ;
; -1.148 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 4.215      ; 2.833      ;
; -1.088 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 4.097      ; 3.275      ;
; -0.956 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 4.096      ; 3.406      ;
; -0.725 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 4.607      ; 3.684      ;
; -0.133 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.978      ; 4.283      ;
; -0.133 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.978      ; 4.283      ;
; -0.133 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.978      ; 4.283      ;
; -0.133 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.978      ; 4.283      ;
; 0.296  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.976      ; 4.710      ;
; 0.320  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.978      ; 4.236      ;
; 0.320  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.978      ; 4.236      ;
; 0.320  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.978      ; 4.236      ;
; 0.320  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.978      ; 4.236      ;
; 0.342  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.454      ; 1.018      ;
; 0.346  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.453      ; 1.021      ;
; 0.356  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.454      ; 1.032      ;
; 0.356  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.453      ; 1.031      ;
; 0.389  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.453      ; 1.064      ;
; 0.429  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync1                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                                                                                                          ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.695      ;
; 0.430  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[15]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[7]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.696      ;
; 0.452  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[13]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[5]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.718      ;
; 0.452  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[15]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[7]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.079      ; 0.717      ;
; 0.453  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[15]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.079      ; 0.718      ;
; 0.588  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[12]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[4]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.093      ; 0.867      ;
; 0.594  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.454      ; 1.270      ;
; 0.612  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[23]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[15]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.878      ;
; 0.614  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[7]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.880      ;
; 0.614  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[7]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.880      ;
; 0.621  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[13]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[5]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.081      ; 0.888      ;
; 0.630  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[17]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.896      ;
; 0.630  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[17]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.896      ;
; 0.637  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[9]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.903      ;
; 0.637  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[3]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.903      ;
; 0.638  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[3]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.904      ;
; 0.639  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[9]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.905      ;
; 0.647  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[11]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.913      ;
; 0.649  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[11]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.915      ;
; 0.652  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[5]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.918      ;
; 0.656  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[5]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 0.922      ;
; 0.686  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.043      ; 0.915      ;
; 0.687  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.043      ; 0.916      ;
; 0.690  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.043      ; 0.919      ;
; 0.691  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.043      ; 0.920      ;
; 0.708  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.043      ; 0.937      ;
; 0.714  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.043      ; 0.943      ;
; 0.719  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[4]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.584      ; 1.045      ;
; 0.720  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[7]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.584      ; 1.046      ;
; 0.731  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[5]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.584      ; 1.057      ;
; 0.732  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[6]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.584      ; 1.058      ;
; 0.745  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.043      ; 0.974      ;
; 0.757  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 2.305      ;
; 0.762  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 2.310      ;
; 0.776  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[23]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[15]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.079      ; 1.041      ;
; 0.787  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[1]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 1.053      ;
; 0.814  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[15]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[7]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.114      ; 1.114      ;
; 0.831  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.976      ; 4.745      ;
; 0.835  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.453      ; 1.510      ;
; 0.883  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 2.431      ;
; 0.887  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[22]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[14]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.075      ; 1.148      ;
; 0.888  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 2.436      ;
; 0.889  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[22]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[14]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.509      ; 1.584      ;
; 0.937  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[13]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.090      ; 1.213      ;
; 0.947  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[13]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[5]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.076      ; 1.209      ;
; 0.982  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[20]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[12]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.509      ; 1.677      ;
; 0.998  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.233      ;
; 0.998  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.233      ;
; 1.009  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 2.557      ;
; 1.011  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.246      ;
; 1.012  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.247      ;
; 1.014  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 2.562      ;
; 1.017  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.252      ;
; 1.018  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[15]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 1.284      ;
; 1.020  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.255      ;
; 1.020  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.255      ;
; 1.020  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[15]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 1.286      ;
; 1.022  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[13]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.080      ; 1.288      ;
; 1.025  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.260      ;
; 1.035  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.270      ;
; 1.036  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[14]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[6]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.095      ; 1.317      ;
; 1.040  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.275      ;
; 1.043  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[12]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[4]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.079      ; 1.308      ;
; 1.049  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[13]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.079      ; 1.314      ;
; 1.096  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[20]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[12]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.077      ; 1.359      ;
; 1.114  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[14]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[6]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.083      ; 1.383      ;
; 1.119  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.354      ;
; 1.119  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.354      ;
; 1.124  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.359      ;
; 1.125  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[22]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[14]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.076      ; 1.387      ;
; 1.135  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 2.683      ;
; 1.138  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.373      ;
; 1.141  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.376      ;
; 1.143  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.378      ;
; 1.146  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.381      ;
; 1.146  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.381      ;
; 1.151  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.049      ; 1.386      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.208 ; do_edge_detection:Inst_edge_detection|clk_div2          ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.388      ; 0.698      ;
; 0.268  ; do_edge_detection:Inst_edge_detection|clk_div2          ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.388      ; 0.674      ;
; 0.401  ; do_black_white:Inst_black_white|state[1]                ; do_black_white:Inst_black_white|state[1]                                                                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; do_black_white:Inst_black_white|led_done_r              ; do_black_white:Inst_black_white|led_done_r                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; do_black_white:Inst_black_white|we_buf2_r               ; do_black_white:Inst_black_white|we_buf2_r                                                                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; do_edge_detection:Inst_edge_detection|hsync_dummy       ; do_edge_detection:Inst_edge_detection|hsync_dummy                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402  ; do_edge_detection:Inst_edge_detection|state[1]          ; do_edge_detection:Inst_edge_detection|state[1]                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram_rw:Inst_sdram_rw|cyc_i_r                          ; sdram_rw:Inst_sdram_rw|cyc_i_r                                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram_rw:Inst_sdram_rw|we_i_r                           ; sdram_rw:Inst_sdram_rw|we_i_r                                                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram_rw:Inst_sdram_rw|led_done_r                       ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram_rw:Inst_sdram_rw|we_buf2_r                        ; sdram_rw:Inst_sdram_rw|we_buf2_r                                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; VGA:Inst_VGA|activeArea                                 ; VGA:Inst_VGA|activeArea                                                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407  ; do_edge_detection:Inst_edge_detection|state[0]          ; do_edge_detection:Inst_edge_detection|state[0]                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.410  ; wraddress_buf_2[2]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.561      ; 1.213      ;
; 0.426  ; do_edge_detection:Inst_edge_detection|rd_cntr[16]       ; do_edge_detection:Inst_edge_detection|rd_cntr[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.694      ;
; 0.426  ; do_black_white:Inst_black_white|rw_cntr[16]             ; do_black_white:Inst_black_white|rw_cntr[16]                                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.694      ;
; 0.427  ; do_edge_detection:Inst_edge_detection|ColsCounter[8]    ; do_edge_detection:Inst_edge_detection|ColsCounter[8]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428  ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                      ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428  ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                  ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.695      ;
; 0.437  ; VGA:Inst_VGA|Hcnt[6]                                    ; VGA:Inst_VGA|Hsync                                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.703      ;
; 0.441  ; do_black_white:Inst_black_white|rdaddr_buf2_r[16]       ; do_black_white:Inst_black_white|rdaddr_buf2_r[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.709      ;
; 0.441  ; Address_Generator:Inst_Address_Generator|val[16]        ; Address_Generator:Inst_Address_Generator|val[16]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.709      ;
; 0.441  ; sdram_rw:Inst_sdram_rw|addr_buf2_r[16]                  ; sdram_rw:Inst_sdram_rw|addr_buf2_r[16]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.709      ;
; 0.441  ; do_black_white:Inst_black_white|wraddr_buf2_r[16]       ; do_black_white:Inst_black_white|wraddr_buf2_r[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.709      ;
; 0.442  ; do_edge_detection:Inst_edge_detection|rdaddr_buf2_r[16] ; do_edge_detection:Inst_edge_detection|rdaddr_buf2_r[16]                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.709      ;
; 0.448  ; do_edge_detection:Inst_edge_detection|wr_cntr[16]       ; do_edge_detection:Inst_edge_detection|wr_cntr[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.716      ;
; 0.489  ; sdram_rw:Inst_sdram_rw|state[0]                         ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.756      ;
; 0.500  ; wraddress_buf_2[3]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.546      ; 1.288      ;
; 0.506  ; do_edge_detection:Inst_edge_detection|state[1]          ; do_edge_detection:Inst_edge_detection|state[2]                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.773      ;
; 0.511  ; wraddress_buf_2[2]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.561      ; 1.314      ;
; 0.518  ; rdaddress_buf_1[6]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.481      ; 1.241      ;
; 0.526  ; wraddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.562      ; 1.330      ;
; 0.528  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.486      ; 1.256      ;
; 0.546  ; rdaddress_buf_1[5]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.480      ; 1.268      ;
; 0.550  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.562      ; 1.354      ;
; 0.550  ; rdaddress_buf_1[7]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.480      ; 1.272      ;
; 0.552  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.487      ; 1.281      ;
; 0.557  ; wraddress_buf_2[12]                                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.562      ; 1.361      ;
; 0.558  ; wraddress_buf_2[9]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.562      ; 1.362      ;
; 0.559  ; VGA:Inst_VGA|Hcnt[4]                                    ; VGA:Inst_VGA|Hsync                                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.825      ;
; 0.560  ; wraddress_buf_2[7]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.546      ; 1.348      ;
; 0.560  ; rdaddress_buf_2[2]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.479      ; 1.281      ;
; 0.563  ; rdaddress_buf_1[12]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.481      ; 1.286      ;
; 0.566  ; rdaddress_buf_1[10]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.481      ; 1.289      ;
; 0.567  ; wraddress_buf_2[1]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.547      ; 1.356      ;
; 0.573  ; rdaddress_buf_1[10]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.481      ; 1.296      ;
; 0.574  ; rdaddress_buf_1[9]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.483      ; 1.299      ;
; 0.578  ; rdaddress_buf_1[7]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.479      ; 1.299      ;
; 0.579  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.503      ; 1.324      ;
; 0.581  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.489      ; 1.312      ;
; 0.581  ; rdaddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.489      ; 1.312      ;
; 0.581  ; rdaddress_buf_1[9]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.485      ; 1.308      ;
; 0.582  ; rdaddress_buf_1[10]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.482      ; 1.306      ;
; 0.583  ; wraddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.547      ; 1.372      ;
; 0.585  ; rdaddress_buf_1[6]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.474      ; 1.301      ;
; 0.587  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.504      ; 1.333      ;
; 0.590  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.487      ; 1.319      ;
; 0.596  ; wraddress_buf_2[10]                                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.546      ; 1.384      ;
; 0.599  ; rdaddress_buf_1[5]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.479      ; 1.320      ;
; 0.604  ; rdaddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.498      ; 1.344      ;
; 0.606  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.561      ; 1.409      ;
; 0.606  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.486      ; 1.334      ;
; 0.616  ; rdaddress_buf_1[9]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.484      ; 1.342      ;
; 0.617  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.547      ; 1.406      ;
; 0.617  ; wraddress_buf_2[8]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.548      ; 1.407      ;
; 0.617  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.503      ; 1.362      ;
; 0.619  ; wraddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.546      ; 1.407      ;
; 0.620  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.504      ; 1.366      ;
; 0.624  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.489      ; 1.355      ;
; 0.630  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.546      ; 1.418      ;
; 0.633  ; rdaddress_buf_1[5]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.474      ; 1.349      ;
; 0.635  ; do_edge_detection:Inst_edge_detection|rd_cntr[1]        ; do_edge_detection:Inst_edge_detection|rd_cntr[1]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.903      ;
; 0.638  ; do_edge_detection:Inst_edge_detection|rd_cntr[7]        ; do_edge_detection:Inst_edge_detection|rd_cntr[7]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.906      ;
; 0.638  ; do_black_white:Inst_black_white|rw_cntr[7]              ; do_black_white:Inst_black_white|rw_cntr[7]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.906      ;
; 0.639  ; do_edge_detection:Inst_edge_detection|rd_cntr[5]        ; do_edge_detection:Inst_edge_detection|rd_cntr[5]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.907      ;
; 0.639  ; do_edge_detection:Inst_edge_detection|rd_cntr[11]       ; do_edge_detection:Inst_edge_detection|rd_cntr[11]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.907      ;
; 0.639  ; do_black_white:Inst_black_white|rw_cntr[3]              ; do_black_white:Inst_black_white|rw_cntr[3]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.907      ;
; 0.639  ; do_black_white:Inst_black_white|rw_cntr[5]              ; do_black_white:Inst_black_white|rw_cntr[5]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.907      ;
; 0.639  ; do_black_white:Inst_black_white|rw_cntr[11]             ; do_black_white:Inst_black_white|rw_cntr[11]                                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.907      ;
; 0.639  ; sdram_rw:Inst_sdram_rw|rw_cntr[7]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.906      ;
; 0.639  ; debounce:Inst_debounce_reset|c[9]                       ; debounce:Inst_debounce_reset|c[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.906      ;
; 0.639  ; debounce:Inst_debounce_reset|c[11]                      ; debounce:Inst_debounce_reset|c[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.906      ;
; 0.640  ; VGA:Inst_VGA|Hcnt[3]                                    ; VGA:Inst_VGA|Hcnt[3]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.906      ;
; 0.640  ; do_edge_detection:Inst_edge_detection|rd_cntr[3]        ; do_edge_detection:Inst_edge_detection|rd_cntr[3]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.908      ;
; 0.640  ; do_edge_detection:Inst_edge_detection|rd_cntr[9]        ; do_edge_detection:Inst_edge_detection|rd_cntr[9]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.908      ;
; 0.640  ; do_edge_detection:Inst_edge_detection|rd_cntr[13]       ; do_edge_detection:Inst_edge_detection|rd_cntr[13]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.908      ;
; 0.640  ; do_black_white:Inst_black_white|rw_cntr[9]              ; do_black_white:Inst_black_white|rw_cntr[9]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.908      ;
; 0.640  ; do_black_white:Inst_black_white|rw_cntr[13]             ; do_black_white:Inst_black_white|rw_cntr[13]                                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.908      ;
; 0.640  ; sdram_rw:Inst_sdram_rw|rw_cntr[3]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[3]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.907      ;
; 0.640  ; sdram_rw:Inst_sdram_rw|rw_cntr[5]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[5]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.907      ;
; 0.640  ; debounce:Inst_debounce_reset|c[7]                       ; debounce:Inst_debounce_reset|c[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.907      ;
; 0.641  ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                      ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.907      ;
; 0.641  ; debounce:Inst_debounce_reset|c[1]                       ; debounce:Inst_debounce_reset|c[1]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641  ; debounce:Inst_debounce_reset|c[15]                      ; debounce:Inst_debounce_reset|c[15]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.907      ;
; 0.642  ; VGA:Inst_VGA|Hcnt[1]                                    ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642  ; do_edge_detection:Inst_edge_detection|ColsCounter[1]    ; do_edge_detection:Inst_edge_detection|ColsCounter[1]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642  ; do_edge_detection:Inst_edge_detection|ColsCounter[2]    ; do_edge_detection:Inst_edge_detection|ColsCounter[2]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642  ; do_edge_detection:Inst_edge_detection|ColsCounter[5]    ; do_edge_detection:Inst_edge_detection|ColsCounter[5]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642  ; do_black_white:Inst_black_white|rw_cntr[1]              ; do_black_white:Inst_black_white|rw_cntr[1]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.910      ;
; 0.642  ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.908      ;
+--------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov7670_pclk'                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.228 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.819      ; 1.269      ;
; 0.273 ; ov7670_capture:Inst_ov7670_capture|latched_d[1] ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.903      ; 0.862      ;
; 0.297 ; ov7670_capture:Inst_ov7670_capture|latched_d[3] ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.903      ; 0.886      ;
; 0.299 ; ov7670_capture:Inst_ov7670_capture|latched_d[0] ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.903      ; 0.888      ;
; 0.300 ; ov7670_capture:Inst_ov7670_capture|latched_d[7] ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.903      ; 0.889      ;
; 0.326 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.980      ; 4.608      ;
; 0.327 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.803      ; 4.432      ;
; 0.328 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.974      ; 4.604      ;
; 0.328 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.974      ; 4.604      ;
; 0.329 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.797      ; 4.428      ;
; 0.329 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.797      ; 4.428      ;
; 0.343 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.770      ; 5.415      ;
; 0.344 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.764      ; 5.410      ;
; 0.344 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.764      ; 5.410      ;
; 0.356 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.756      ; 5.414      ;
; 0.358 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.750      ; 5.410      ;
; 0.358 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.750      ; 5.410      ;
; 0.370 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.248      ; 4.920      ;
; 0.372 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.242      ; 4.916      ;
; 0.372 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.242      ; 4.916      ;
; 0.376 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.969      ; 4.647      ;
; 0.378 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.963      ; 4.643      ;
; 0.378 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.963      ; 4.643      ;
; 0.394 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.004      ; 4.700      ;
; 0.395 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.053      ; 4.750      ;
; 0.396 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.998      ; 4.696      ;
; 0.396 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.998      ; 4.696      ;
; 0.396 ; ov7670_capture:Inst_ov7670_capture|latched_d[5] ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.903      ; 0.985      ;
; 0.397 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.047      ; 4.746      ;
; 0.397 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.047      ; 4.746      ;
; 0.397 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.007      ; 4.706      ;
; 0.398 ; ov7670_capture:Inst_ov7670_capture|latched_d[4] ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.903      ; 0.987      ;
; 0.399 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.001      ; 4.702      ;
; 0.399 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.001      ; 4.702      ;
; 0.403 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.759      ; 5.464      ;
; 0.405 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.753      ; 5.460      ;
; 0.405 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.753      ; 5.460      ;
; 0.409 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.007      ; 4.718      ;
; 0.411 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.001      ; 4.714      ;
; 0.411 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.001      ; 4.714      ;
; 0.421 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.749      ; 5.472      ;
; 0.422 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.721      ; 5.445      ;
; 0.423 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.743      ; 5.468      ;
; 0.423 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.743      ; 5.468      ;
; 0.423 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.044      ; 4.769      ;
; 0.424 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.715      ; 5.441      ;
; 0.424 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.715      ; 5.441      ;
; 0.425 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.038      ; 4.765      ;
; 0.425 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.038      ; 4.765      ;
; 0.430 ; ov7670_capture:Inst_ov7670_capture|latched_d[6] ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.903      ; 1.019      ;
; 0.432 ; ov7670_capture:Inst_ov7670_capture|latched_d[2] ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.903      ; 1.021      ;
; 0.439 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.066      ; 4.807      ;
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.441 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.060      ; 4.803      ;
; 0.441 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.060      ; 4.803      ;
; 0.445 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.043      ; 0.674      ;
; 0.449 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.741      ; 4.492      ;
; 0.451 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.735      ; 4.488      ;
; 0.451 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.735      ; 4.488      ;
; 0.451 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.418      ; 5.171      ;
; 0.453 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.412      ; 5.167      ;
; 0.453 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.412      ; 5.167      ;
; 0.453 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.356      ; 4.111      ;
; 0.455 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.350      ; 4.107      ;
; 0.455 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.350      ; 4.107      ;
; 0.456 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.770      ; 4.528      ;
; 0.457 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.854      ; 5.613      ;
; 0.458 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.764      ; 4.524      ;
; 0.458 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.764      ; 4.524      ;
; 0.459 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.848      ; 5.609      ;
; 0.459 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.848      ; 5.609      ;
; 0.460 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.330      ; 5.092      ;
; 0.462 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.324      ; 5.088      ;
; 0.462 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_we_reg           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.324      ; 5.088      ;
; 0.464 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                                                         ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.046      ; 0.696      ;
; 0.464 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                                                         ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.046      ; 0.696      ;
; 0.465 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.334      ; 4.101      ;
; 0.467 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.328      ; 4.097      ;
; 0.467 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.328      ; 4.097      ;
; 0.467 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.046      ; 0.699      ;
; 0.469 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.691      ; 5.462      ;
; 0.470 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.685      ; 5.457      ;
; 0.470 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.685      ; 5.457      ;
; 0.470 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.623      ; 5.395      ;
; 0.471 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.475      ; 4.248      ;
; 0.472 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.617      ; 5.391      ;
; 0.472 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.617      ; 5.391      ;
; 0.473 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.469      ; 4.244      ;
; 0.473 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.469      ; 4.244      ;
; 0.475 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.176      ; 4.953      ;
; 0.477 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.170      ; 4.949      ;
; 0.477 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.170      ; 4.949      ;
; 0.477 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 5.037      ; 5.816      ;
; 0.478 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_address_reg0    ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.869      ; 1.569      ;
; 0.479 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.802      ; 4.583      ;
; 0.481 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.796      ; 4.579      ;
; 0.481 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.796      ; 4.579      ;
; 0.481 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                        ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.050      ; 0.717      ;
; 0.482 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.205      ; 4.989      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                           ; sdram_controller:Inst_sdram_controller|address_r[2]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.703      ;
; 0.312 ; sdram_rw:Inst_sdram_rw|addr_i_r[9]                           ; sdram_controller:Inst_sdram_controller|address_r[9]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.704      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|init_done             ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|stb_i_r               ; sdram_controller:Inst_sdram_controller|stb_i_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|current_state[2]      ; sdram_controller:Inst_sdram_controller|current_state[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|do_refresh            ; sdram_controller:Inst_sdram_controller|do_refresh            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|current_state[1]      ; sdram_controller:Inst_sdram_controller|current_state[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:Inst_sdram_controller|ack_o_r               ; sdram_controller:Inst_sdram_controller|ack_o_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sdram_controller:Inst_sdram_controller|current_state[0]      ; sdram_controller:Inst_sdram_controller|current_state[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.442 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.459 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.725      ;
; 0.461 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.727      ;
; 0.462 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.728      ;
; 0.469 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[7]                        ; rdaddress_buf_1[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.873      ;
; 0.471 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[3]                        ; rdaddress_buf_1[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.875      ;
; 0.471 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[1]                        ; rdaddress_buf_1[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.875      ;
; 0.473 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[2]                        ; wrdata_buf_2[2]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.866      ;
; 0.474 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[1]                        ; wrdata_buf_2[1]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.867      ;
; 0.474 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[3]                        ; wrdata_buf_2[3]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.866      ;
; 0.479 ; do_black_white:Inst_black_white|wraddr_buf2_r[7]             ; wraddress_buf_2[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.872      ;
; 0.482 ; sdram_rw:Inst_sdram_rw|addr_i_r[21]                          ; sdram_controller:Inst_sdram_controller|address_r[21]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.882      ;
; 0.483 ; do_black_white:Inst_black_white|wraddr_buf2_r[1]             ; wraddress_buf_2[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.876      ;
; 0.485 ; sdram_rw:Inst_sdram_rw|addr_i_r[16]                          ; sdram_controller:Inst_sdram_controller|address_r[16]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.885      ;
; 0.487 ; sdram_rw:Inst_sdram_rw|addr_i_r[14]                          ; sdram_controller:Inst_sdram_controller|address_r[14]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.887      ;
; 0.494 ; do_black_white:Inst_black_white|rdaddr_buf2_r[6]             ; rdaddress_buf_2[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.886      ;
; 0.497 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[4]                        ; rdaddress_buf_1[4]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.901      ;
; 0.497 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[2]                        ; rdaddress_buf_1[2]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.901      ;
; 0.497 ; sdram_rw:Inst_sdram_rw|addr_i_r[11]                          ; sdram_controller:Inst_sdram_controller|address_r[11]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.887      ;
; 0.501 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[6]                        ; rdaddress_buf_1[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.905      ;
; 0.503 ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.769      ;
; 0.504 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[13]                       ; rdaddress_buf_1[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.898      ;
; 0.505 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[14]                       ; rdaddress_buf_1[14]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.899      ;
; 0.505 ; do_black_white:Inst_black_white|wraddr_buf2_r[6]             ; wraddress_buf_2[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.898      ;
; 0.505 ; Address_Generator:Inst_Address_Generator|val[16]             ; rdaddress_buf_1[16]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.898      ;
; 0.507 ; do_black_white:Inst_black_white|wraddr_buf2_r[4]             ; wraddress_buf_2[4]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.900      ;
; 0.509 ; sdram_rw:Inst_sdram_rw|addr_i_r[24]                          ; sdram_controller:Inst_sdram_controller|address_r[24]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.909      ;
; 0.511 ; do_black_white:Inst_black_white|wraddr_buf2_r[13]            ; wraddress_buf_2[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.901      ;
; 0.513 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]                        ; wrdata_buf_2[5]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.906      ;
; 0.513 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[9]                        ; wrdata_buf_2[9]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.906      ;
; 0.513 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[10]                       ; wrdata_buf_2[10]                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.906      ;
; 0.513 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[6]                        ; wrdata_buf_2[6]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.906      ;
; 0.514 ; do_black_white:Inst_black_white|rdaddr_buf2_r[12]            ; rdaddress_buf_2[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.916      ;
; 0.514 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[7]                        ; wrdata_buf_2[7]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.906      ;
; 0.517 ; do_black_white:Inst_black_white|rdaddr_buf2_r[1]             ; rdaddress_buf_2[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.909      ;
; 0.519 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[11]                       ; wrdata_buf_2[11]                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.911      ;
; 0.521 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                       ; rdaddress_buf_1[16]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.914      ;
; 0.523 ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                           ; sdram_controller:Inst_sdram_controller|address_r[8]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.913      ;
; 0.529 ; Address_Generator:Inst_Address_Generator|val[10]             ; rdaddress_buf_1[10]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.922      ;
; 0.529 ; Address_Generator:Inst_Address_Generator|val[5]              ; rdaddress_buf_1[5]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.933      ;
; 0.531 ; Address_Generator:Inst_Address_Generator|val[3]              ; rdaddress_buf_1[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.935      ;
; 0.532 ; Address_Generator:Inst_Address_Generator|val[7]              ; rdaddress_buf_1[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.936      ;
; 0.534 ; do_black_white:Inst_black_white|rdaddr_buf2_r[9]             ; rdaddress_buf_2[9]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.936      ;
; 0.535 ; Address_Generator:Inst_Address_Generator|val[0]              ; rdaddress_buf_1[0]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.939      ;
; 0.535 ; Address_Generator:Inst_Address_Generator|val[1]              ; rdaddress_buf_1[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.939      ;
; 0.538 ; do_black_white:Inst_black_white|rdaddr_buf2_r[13]            ; rdaddress_buf_2[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.940      ;
; 0.538 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[10]                       ; rdaddress_buf_1[10]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.931      ;
; 0.542 ; Address_Generator:Inst_Address_Generator|val[15]             ; rdaddress_buf_1[15]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.936      ;
; 0.544 ; Address_Generator:Inst_Address_Generator|val[8]              ; rdaddress_buf_1[8]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.938      ;
; 0.550 ; Address_Generator:Inst_Address_Generator|val[12]             ; rdaddress_buf_1[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.944      ;
; 0.553 ; sdram_controller:Inst_sdram_controller|address_r[23]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[0]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; sdram_controller:Inst_sdram_controller|address_r[24]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[1]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.595 ; Address_Generator:Inst_Address_Generator|val[2]              ; rdaddress_buf_1[2]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.999      ;
; 0.596 ; Address_Generator:Inst_Address_Generator|val[4]              ; rdaddress_buf_1[4]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 1.000      ;
; 0.616 ; Address_Generator:Inst_Address_Generator|val[6]              ; rdaddress_buf_1[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 1.020      ;
; 0.618 ; Address_Generator:Inst_Address_Generator|val[14]             ; rdaddress_buf_1[14]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.012      ;
; 0.627 ; Address_Generator:Inst_Address_Generator|val[11]             ; rdaddress_buf_1[11]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.021      ;
; 0.630 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[5]                        ; rdaddress_buf_1[5]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 1.034      ;
; 0.637 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[8]                        ; rdaddress_buf_1[8]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.031      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; Address_Generator:Inst_Address_Generator|val[13]             ; rdaddress_buf_1[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.040      ;
; 0.647 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.655 ; sdram_rw:Inst_sdram_rw|addr_i_r[18]                          ; sdram_controller:Inst_sdram_controller|address_r[18]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 1.055      ;
; 0.655 ; sdram_rw:Inst_sdram_rw|addr_i_r[23]                          ; sdram_controller:Inst_sdram_controller|address_r[23]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 1.055      ;
; 0.656 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[12]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[12]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.011      ;
; 0.365 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.022      ;
; 0.379 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.036      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.053      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.060      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.063      ;
; 0.407 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.697      ;
; 0.520 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.785      ;
; 0.522 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.787      ;
; 0.527 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.792      ;
; 0.528 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.530 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.795      ;
; 0.534 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.799      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.822      ;
; 0.557 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.822      ;
; 0.570 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.835      ;
; 0.614 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.877      ;
; 0.621 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.888      ;
; 0.638 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.905      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.905      ;
; 0.642 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.907      ;
; 0.644 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.910      ;
; 0.648 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.915      ;
; 0.651 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.916      ;
; 0.652 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.917      ;
; 0.653 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.917      ;
; 0.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.920      ;
; 0.656 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.662 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.319      ;
; 0.663 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.937      ;
; 0.676 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.941      ;
; 0.677 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.942      ;
; 0.679 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.944      ;
; 0.703 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.360      ;
; 0.744 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.015      ;
; 0.793 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.058      ;
; 0.797 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.059      ;
; 0.814 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.079      ;
; 0.892 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.157      ;
; 0.899 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.175      ;
; 0.911 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.172      ;
; 0.968 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.233      ;
; 0.969 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.234      ;
; 0.969 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.234      ;
; 0.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                               ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.407 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.426 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 0.693      ;
; 0.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 0.702      ;
; 0.445 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.043      ; 0.674      ;
; 0.525 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.539      ; 1.250      ;
; 0.538 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.539      ; 1.263      ;
; 0.635 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.097      ; 0.918      ;
; 0.642 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.539      ; 1.367      ;
; 0.647 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 0.914      ;
; 0.651 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 0.916      ;
; 0.656 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 0.923      ;
; 0.659 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 0.927      ;
; 0.666 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 0.931      ;
; 0.667 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.539      ; 1.392      ;
; 0.668 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 0.933      ;
; 0.672 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 0.937      ;
; 0.689 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.043      ; 0.918      ;
; 0.692 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 0.957      ;
; 0.698 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.043      ; 0.927      ;
; 0.700 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 0.936      ;
; 0.701 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.043      ; 0.930      ;
; 0.702 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.043      ; 0.931      ;
; 0.702 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.043      ; 0.931      ;
; 0.706 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.043      ; 0.935      ;
; 0.735 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.043      ; 0.964      ;
; 0.807 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.074      ;
; 0.821 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.088      ;
; 0.969 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.234      ;
; 0.973 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.241      ;
; 0.976 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.241      ;
; 0.978 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.246      ;
; 0.993 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.258      ;
; 0.996 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.261      ;
; 0.999 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.264      ;
; 1.001 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.266      ;
; 1.008 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.244      ;
; 1.009 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.245      ;
; 1.010 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.246      ;
; 1.012 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.248      ;
; 1.013 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.249      ;
; 1.014 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.250      ;
; 1.015 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.251      ;
; 1.017 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.253      ;
; 1.022 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.258      ;
; 1.027 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.263      ;
; 1.036 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.539      ; 1.761      ;
; 1.045 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.281      ;
; 1.090 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.355      ;
; 1.095 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.362      ;
; 1.097 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.364      ;
; 1.097 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.362      ;
; 1.099 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.367      ;
; 1.102 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.369      ;
; 1.104 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.371      ;
; 1.106 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.371      ;
; 1.111 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.376      ;
; 1.119 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.384      ;
; 1.122 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.387      ;
; 1.124 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.389      ;
; 1.131 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.398      ;
; 1.134 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.370      ;
; 1.134 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.401      ;
; 1.135 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.371      ;
; 1.136 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.372      ;
; 1.136 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.403      ;
; 1.138 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.374      ;
; 1.139 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.375      ;
; 1.139 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.406      ;
; 1.140 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.376      ;
; 1.141 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.377      ;
; 1.143 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.379      ;
; 1.166 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.402      ;
; 1.171 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.407      ;
; 1.176 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.539      ; 1.901      ;
; 1.221 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.488      ;
; 1.223 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.488      ;
; 1.225 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.492      ;
; 1.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.493      ;
; 1.228 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.493      ;
; 1.230 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.497      ;
; 1.232 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.497      ;
; 1.245 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.510      ;
; 1.248 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.513      ;
; 1.253 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.079      ; 1.518      ;
; 1.257 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.524      ;
; 1.260 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.496      ;
; 1.260 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.527      ;
; 1.262 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.498      ;
; 1.262 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.081      ; 1.529      ;
; 1.264 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.500      ;
; 1.265 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.050      ; 1.501      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                             ; Launch Clock                                                                                                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.727 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 1.047      ; 3.504      ;
; -1.727 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 1.047      ; 3.504      ;
; -1.727 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 1.047      ; 3.504      ;
; -1.727 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 1.047      ; 3.504      ;
; -1.727 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 1.047      ; 3.504      ;
; -1.727 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 1.047      ; 3.504      ;
; -1.727 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 1.047      ; 3.504      ;
; -1.727 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 1.047      ; 3.504      ;
; -1.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 1.047      ; 3.520      ;
; -1.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 1.047      ; 3.520      ;
; -1.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 1.047      ; 3.520      ;
; -1.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 1.047      ; 3.520      ;
; -1.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 1.047      ; 3.520      ;
; -1.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 1.047      ; 3.520      ;
; -1.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 1.047      ; 3.520      ;
; -1.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 1.047      ; 3.520      ;
; 1.025  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 3.799      ; 3.504      ;
; 1.509  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 3.799      ; 3.520      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.168 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.493      ; 3.243      ;
; 0.168 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.493      ; 3.243      ;
; 0.168 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.493      ; 3.243      ;
; 0.168 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.493      ; 3.243      ;
; 0.168 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.493      ; 3.243      ;
; 0.168 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.493      ; 3.243      ;
; 0.168 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.493      ; 3.243      ;
; 0.168 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.493      ; 3.243      ;
+-------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                      ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 7.393 ; reset_BW_entity ; do_edge_detection:Inst_edge_detection|clk_div2 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.180     ; 2.425      ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                             ; Launch Clock                                                                                                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.076 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.976      ; 3.338      ;
; -0.586 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.976      ; 3.328      ;
; 1.790  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 3.338      ;
; 1.790  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 3.338      ;
; 1.790  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 3.338      ;
; 1.790  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 3.338      ;
; 1.790  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 3.338      ;
; 1.790  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 3.338      ;
; 1.790  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 3.338      ;
; 1.790  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.110      ; 3.338      ;
; 2.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.110      ; 3.328      ;
; 2.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.110      ; 3.328      ;
; 2.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.110      ; 3.328      ;
; 2.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.110      ; 3.328      ;
; 2.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.110      ; 3.328      ;
; 2.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.110      ; 3.328      ;
; 2.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.110      ; 3.328      ;
; 2.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.110      ; 3.328      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.369 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 3.121      ; 3.018      ;
; -0.369 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 3.121      ; 3.018      ;
; -0.369 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 3.121      ; 3.018      ;
; -0.369 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 3.121      ; 3.018      ;
; -0.369 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 3.121      ; 3.018      ;
; -0.369 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 3.121      ; 3.018      ;
; -0.369 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 3.121      ; 3.018      ;
; -0.369 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 3.121      ; 3.018      ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                       ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.882 ; reset_BW_entity ; do_edge_detection:Inst_edge_detection|clk_div2 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.214      ; 2.302      ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ov7670_pclk'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock       ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; ov7670_pclk ; Rise       ; ov7670_pclk                                                                                                                                                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_we_reg       ;
+--------+--------------+----------------+------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[4]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[5]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[6]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[7]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[0]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[10]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[11]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[12]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[13]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[14]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[15]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[16]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[17]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[18]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[19]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[1]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[20]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[21]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[2]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[3]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[5]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[6]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[7]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[8]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[9]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[4]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[5]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[6]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[7]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[0]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[10]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[11]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[12]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[13]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[14]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[15]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[16]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[17]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[18]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[19]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[1]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[20]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[21]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[22]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[2]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[3]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[5]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[6]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[7]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[8]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[9]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync1                                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[12]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[13]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[14]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[15]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[20]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[22]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[4]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[5]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[6]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[7]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[12]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[13]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[14]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[15]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[20]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[21]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[22]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[23]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[4]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[5]                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                               ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.549 ; -1.549       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ;
; -1.549 ; -1.549       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ;
; -1.549 ; -1.549       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ;
; -1.549 ; -1.549       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ;
; -1.548 ; -1.548       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ;
; -1.547 ; -1.547       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4] ;
; -1.547 ; -1.547       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6] ;
; -1.546 ; -1.546       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ;
; -1.545 ; -1.545       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ;
; -1.545 ; -1.545       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ;
; -1.544 ; -1.544       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ;
; -1.544 ; -1.544       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ;
; -1.543 ; -1.543       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ;
; -1.543 ; -1.543       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ;
; -1.543 ; -1.543       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ;
; -1.541 ; -1.541       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ;
; -1.541 ; -1.541       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ;
; -1.541 ; -1.541       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ;
; -1.541 ; -1.541       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ;
; -1.541 ; -1.541       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ;
; -1.541 ; -1.541       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ;
; -1.538 ; -1.538       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ;
; -1.533 ; -1.533       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ;
; -1.531 ; -1.531       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ;
; -1.530 ; -1.530       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3|combout                                        ;
; -1.523 ; -1.523       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2|combout                                        ;
; -1.521 ; -1.521       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] ;
; -1.519 ; -1.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]|datad                                            ;
; -1.519 ; -1.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]|datad                                            ;
; -1.519 ; -1.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]|datad                                            ;
; -1.519 ; -1.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]|datad                                            ;
; -1.518 ; -1.518       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]|datad                                            ;
; -1.518 ; -1.518       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ;
; -1.517 ; -1.517       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]|datad                                            ;
; -1.517 ; -1.517       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]|datad                                            ;
; -1.517 ; -1.517       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]|datac                                            ;
; -1.516 ; -1.516       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]|datad                                            ;
; -1.515 ; -1.515       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]|datad                                            ;
; -1.515 ; -1.515       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]|datad                                            ;
; -1.515 ; -1.515       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7] ;
; -1.514 ; -1.514       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]|datad                                            ;
; -1.514 ; -1.514       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]|datad                                            ;
; -1.513 ; -1.513       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]|datad                                            ;
; -1.513 ; -1.513       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]|datad                                            ;
; -1.513 ; -1.513       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]|datad                                            ;
; -1.512 ; -1.512       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]|datad                                            ;
; -1.512 ; -1.512       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]|datad                                            ;
; -1.512 ; -1.512       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]|datad                                            ;
; -1.512 ; -1.512       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]|datad                                            ;
; -1.512 ; -1.512       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ;
; -1.511 ; -1.511       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]|datad                                            ;
; -1.511 ; -1.511       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]|datad                                            ;
; -1.511 ; -1.511       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]|datad                                            ;
; -1.511 ; -1.511       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]|datac                                            ;
; -1.511 ; -1.511       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]|datad                                            ;
; -1.511 ; -1.511       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]|datad                                            ;
; -1.511 ; -1.511       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ;
; -1.508 ; -1.508       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]|datac                                            ;
; -1.508 ; -1.508       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]|datac                                            ;
; -1.507 ; -1.507       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|inclk[0]                                ;
; -1.507 ; -1.507       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|outclk                                  ;
; -1.507 ; -1.507       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]|datac                                            ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]|datab                                            ;
; -1.501 ; -1.501       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]|dataa                                            ;
; -1.500 ; -1.500       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3|datad                                          ;
; -1.499 ; -1.499       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]|dataa                                            ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]|dataa                                            ;
; -1.478 ; -1.478       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3|datad                                          ;
; -1.477 ; -1.477       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]|dataa                                            ;
; -1.474 ; -1.474       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]|datab                                            ;
; -1.472 ; -1.472       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]|datac                                            ;
; -1.471 ; -1.471       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|inclk[0]                                ;
; -1.471 ; -1.471       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|outclk                                  ;
; -1.470 ; -1.470       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]|datac                                            ;
; -1.470 ; -1.470       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]|datac                                            ;
; -1.468 ; -1.468       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]|datac                                            ;
; -1.468 ; -1.468       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ;
; -1.467 ; -1.467       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]|datad                                            ;
; -1.467 ; -1.467       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]|datad                                            ;
; -1.467 ; -1.467       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]|datad                                            ;
; -1.467 ; -1.467       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]|datad                                            ;
; -1.467 ; -1.467       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]|datad                                            ;
; -1.467 ; -1.467       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]|datad                                            ;
; -1.467 ; -1.467       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]|datad                                            ;
; -1.467 ; -1.467       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]|datad                                            ;
; -1.466 ; -1.466       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]|datad                                            ;
; -1.466 ; -1.466       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]|datad                                            ;
; -1.466 ; -1.466       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ;
; -1.465 ; -1.465       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]|datad                                            ;
; -1.465 ; -1.465       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]|datad                                            ;
; -1.465 ; -1.465       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]|datad                                            ;
; -1.464 ; -1.464       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]|datad                                            ;
; -1.464 ; -1.464       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]|datad                                            ;
; -1.463 ; -1.463       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]|datad                                            ;
; -1.463 ; -1.463       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]|datad                                            ;
; -1.463 ; -1.463       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7] ;
; -1.461 ; -1.461       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]|datad                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                      ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ;
; 0.325  ; 0.545        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ;
; 0.325  ; 0.545        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ;
; 0.325  ; 0.545        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ;
; 0.325  ; 0.545        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ;
; 0.325  ; 0.545        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ;
; 0.325  ; 0.545        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ;
; 0.325  ; 0.545        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ;
; 0.325  ; 0.545        ; 0.220          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[0]|clk                                                                                     ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[1]|clk                                                                                     ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[2]|clk                                                                                     ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[3]|clk                                                                                     ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[4]|clk                                                                                     ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[5]|clk                                                                                     ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[6]|clk                                                                                     ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[7]|clk                                                                                     ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~clkctrl|inclk[0]                                                                            ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~clkctrl|outclk                                                                              ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[0]|clk                                                                         ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[1]|clk                                                                         ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[2]|clk                                                                         ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[3]|clk                                                                         ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[4]|clk                                                                         ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[5]|clk                                                                         ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[6]|clk                                                                         ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[7]|clk                                                                         ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[0]|clk                                                                     ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[1]|clk                                                                     ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]|clk                                                                     ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[3]|clk                                                                     ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]|clk                                                                     ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[5]|clk                                                                     ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]|clk                                                                     ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[7]|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2|q                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+---------------------------------------------------------+
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[0]                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[4]                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[8]                                         ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wren_buf_1                                              ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[11]    ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[12]    ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[22]    ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[2]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[3]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[8]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[9]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[0]       ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[1]       ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[2]       ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[3]       ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[5]       ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[6]       ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[7]       ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[8]       ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_addr_r[12]  ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[0]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[11]    ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[1]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[2]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[3]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[6]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[7]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[8]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[1]                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[5]                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[7]                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[0]                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[10]                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[11]                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[12]                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[13]                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[14]                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[15]                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[16]                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[1]                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[2]                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[3]                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[4]                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[5]                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[6]                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[7]                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[8]                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_state[2] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_state[3] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[10]      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[0]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[10]      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[11]      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[1]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[2]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[3]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[4]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[5]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[6]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[7]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[8]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[9]       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_addr_r[10]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_cas_n_r     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[10]    ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[4]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[5]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[9]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_ras_n_r     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_we_n_r      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|trc_cntr[0]      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|trc_cntr[1]      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|trc_cntr[2]      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|trc_cntr[3]      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[10]                                        ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[1]                                         ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[2]                                         ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[5]                                         ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[6]                                         ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[9]                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[0]                                          ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[10]                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[2]                                          ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[3]                                          ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[4]                                          ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[6]                                          ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[8]                                          ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[9]                                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_BW_entity                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|ack_o_r          ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[10]    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[13]    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[14]    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[15]    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[16]    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[17]    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[18]    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[19]    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[1]     ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|sioc                                                                                             ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ;
; 9.753 ; 9.988        ; 0.235          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.757 ; 9.992        ; 0.235          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                             ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                             ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                             ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------------------+
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[0]      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[1]      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[2]      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[3]      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[4]      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[5]      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[6]      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[7]      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[0]                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[1]                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[2]                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[3]                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[4]                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[5]                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[6]                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[7]                ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|led_done_r           ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|state[1]             ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|we_buf2_r            ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|led_done_r     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|state[0]       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|state[1]       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|state[2]       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|we_buf2_r      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[13]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[14]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[15]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[16]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[17]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[18]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[19]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[20]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[21]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[22]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[23]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[24]                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|cyc_i_r                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|led_done_r                    ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[10]                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[12]                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[13]                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[14]                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[15]                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[8]                    ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                    ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|state[0]                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|state[1]                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|state[2]                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|state[3]                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|we_buf2_r                     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|we_i_r                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[0] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[1] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[2] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[3] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[4] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[5] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[6] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[7] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[8] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dat_i_r[9]                    ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[0]                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[10]                  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[11]                  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[1]                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[2]                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[3]                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[4]                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[5]                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[6]                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[7]                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[8]                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[9]                   ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[12]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[13]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[14]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[15]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[16]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[17]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[18]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[19]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[20]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[21]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[22]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|c[23]                  ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_resend|o                      ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|rw_cntr[10]          ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|rw_cntr[11]          ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|rw_cntr[12]          ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|rw_cntr[13]          ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|rw_cntr[14]          ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|rw_cntr[15]          ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|rw_cntr[16]          ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|rw_cntr[8]           ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|rw_cntr[9]           ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|wraddr_buf2_r[10]    ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|wraddr_buf2_r[11]    ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|wraddr_buf2_r[12]    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port                  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]                 ; clk_50      ; 5.235  ; 5.656  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]                ; clk_50      ; 5.235  ; 5.656  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]                ; clk_50      ; 4.931  ; 5.320  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]                ; clk_50      ; 5.119  ; 5.554  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]                ; clk_50      ; 4.815  ; 5.171  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]                ; clk_50      ; 4.753  ; 5.118  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]                ; clk_50      ; 4.748  ; 5.100  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]                ; clk_50      ; 4.697  ; 5.054  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]                ; clk_50      ; 5.121  ; 5.504  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]                ; clk_50      ; 4.762  ; 5.132  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]                ; clk_50      ; 4.903  ; 5.299  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]               ; clk_50      ; 4.857  ; 5.232  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]               ; clk_50      ; 5.122  ; 5.523  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; 9.159  ; 9.723  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_black_white         ; clk_50      ; 8.872  ; 9.311  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_edge_detection      ; clk_50      ; 8.975  ; 9.329  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_take_snapshot          ; clk_50      ; 8.912  ; 9.377  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; 10.618 ; 11.087 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_black_white         ; clk_50      ; 9.606  ; 10.029 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_edge_detection      ; clk_50      ; 8.929  ; 9.445  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_take_snapshot          ; clk_50      ; 10.696 ; 11.144 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_RESET             ; clk_50      ; 5.804  ; 6.328  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_resend_reg_values ; clk_50      ; 5.140  ; 5.589  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; ov7670_data[*]             ; ov7670_pclk ; 2.821  ; 3.260  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[0]            ; ov7670_pclk ; 2.217  ; 2.592  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[1]            ; ov7670_pclk ; 2.797  ; 3.225  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[2]            ; ov7670_pclk ; 2.350  ; 2.730  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[3]            ; ov7670_pclk ; 1.649  ; 1.997  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[4]            ; ov7670_pclk ; 2.090  ; 2.404  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[5]            ; ov7670_pclk ; 1.608  ; 1.963  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[6]            ; ov7670_pclk ; 2.095  ; 2.410  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[7]            ; ov7670_pclk ; 2.821  ; 3.260  ; Fall       ; ov7670_pclk                                                      ;
; ov7670_href                ; ov7670_pclk ; 2.352  ; 2.744  ; Fall       ; ov7670_pclk                                                      ;
; ov7670_vsync               ; ov7670_pclk ; 1.986  ; 2.466  ; Fall       ; ov7670_pclk                                                      ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port                  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]                 ; clk_50      ; -3.871 ; -4.204 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]                ; clk_50      ; -4.385 ; -4.781 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]                ; clk_50      ; -4.093 ; -4.458 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]                ; clk_50      ; -4.201 ; -4.594 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]                ; clk_50      ; -3.983 ; -4.316 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]                ; clk_50      ; -3.923 ; -4.264 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]                ; clk_50      ; -3.919 ; -4.248 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]                ; clk_50      ; -3.871 ; -4.204 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]                ; clk_50      ; -4.277 ; -4.636 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]                ; clk_50      ; -3.931 ; -4.278 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]                ; clk_50      ; -4.067 ; -4.439 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]               ; clk_50      ; -4.024 ; -4.376 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]               ; clk_50      ; -4.277 ; -4.654 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; -5.687 ; -6.225 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_black_white         ; clk_50      ; -4.540 ; -5.045 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_edge_detection      ; clk_50      ; -4.835 ; -5.248 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_take_snapshot          ; clk_50      ; -5.036 ; -5.488 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; -5.924 ; -6.378 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_black_white         ; clk_50      ; -5.684 ; -6.158 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_edge_detection      ; clk_50      ; -5.511 ; -5.960 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_take_snapshot          ; clk_50      ; -6.228 ; -6.606 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_RESET             ; clk_50      ; -4.632 ; -5.139 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_resend_reg_values ; clk_50      ; -3.981 ; -4.429 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; ov7670_data[*]             ; ov7670_pclk ; -1.194 ; -1.531 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[0]            ; ov7670_pclk ; -1.778 ; -2.135 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[1]            ; ov7670_pclk ; -2.349 ; -2.766 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[2]            ; ov7670_pclk ; -1.920 ; -2.291 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[3]            ; ov7670_pclk ; -1.233 ; -1.564 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[4]            ; ov7670_pclk ; -1.657 ; -1.954 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[5]            ; ov7670_pclk ; -1.194 ; -1.531 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[6]            ; ov7670_pclk ; -1.662 ; -1.960 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[7]            ; ov7670_pclk ; -2.373 ; -2.801 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_href                ; ov7670_pclk ; -1.914 ; -2.287 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_vsync               ; ov7670_pclk ; -1.487 ; -1.946 ; Fall       ; ov7670_pclk                                                      ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_ADDR[*]        ; clk_50     ; 7.218  ; 7.099  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; clk_50     ; 5.821  ; 5.788  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; clk_50     ; 5.923  ; 5.920  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; clk_50     ; 6.492  ; 6.502  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; clk_50     ; 7.218  ; 7.099  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; clk_50     ; 5.927  ; 5.911  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; clk_50     ; 6.012  ; 6.054  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; clk_50     ; 6.591  ; 6.563  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; clk_50     ; 5.905  ; 6.027  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; clk_50     ; 6.497  ; 6.449  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; clk_50     ; 6.719  ; 6.648  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; clk_50     ; 5.870  ; 5.808  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; clk_50     ; 5.558  ; 5.628  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; clk_50     ; 5.121  ; 5.171  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; clk_50     ; 6.402  ; 6.307  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; clk_50     ; 5.537  ; 5.517  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; clk_50     ; 6.218  ; 6.222  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; clk_50     ; 8.760  ; 8.649  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; clk_50     ; 7.388  ; 7.444  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; clk_50     ; 4.967  ; 4.951  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; clk_50     ; 5.654  ; 5.623  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; clk_50     ; 5.351  ; 5.326  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; clk_50     ; 4.987  ; 5.001  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; clk_50     ; 5.410  ; 5.371  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; clk_50     ; 5.565  ; 5.532  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; clk_50     ; 6.249  ; 6.203  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; clk_50     ; 6.142  ; 6.048  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; clk_50     ; 6.240  ; 6.143  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; clk_50     ; 6.160  ; 6.076  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; clk_50     ; 6.507  ; 6.406  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; clk_50     ; 8.434  ; 8.374  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; clk_50     ; 8.760  ; 8.649  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; clk_50     ; 8.616  ; 8.500  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; clk_50     ; 8.757  ; 8.645  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; clk_50     ; 5.756  ; 5.736  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; clk_50     ; 6.807  ; 6.717  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]            ; clk_50     ; 8.195  ; 8.096  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]           ; clk_50     ; 8.195  ; 8.096  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]           ; clk_50     ; 7.731  ; 7.825  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[2]           ; clk_50     ; 8.158  ; 8.038  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[3]           ; clk_50     ; 7.787  ; 7.631  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[4]           ; clk_50     ; 7.985  ; 7.803  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[5]           ; clk_50     ; 7.068  ; 7.138  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[6]           ; clk_50     ; 8.138  ; 8.018  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[7]           ; clk_50     ; 7.885  ; 7.778  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]            ; clk_50     ; 10.332 ; 10.131 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]           ; clk_50     ; 9.333  ; 9.256  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]           ; clk_50     ; 9.627  ; 9.393  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[2]           ; clk_50     ; 9.108  ; 9.049  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[3]           ; clk_50     ; 10.079 ; 10.066 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[4]           ; clk_50     ; 9.033  ; 8.937  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[5]           ; clk_50     ; 10.332 ; 10.125 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[6]           ; clk_50     ; 9.095  ; 9.036  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[7]           ; clk_50     ; 10.145 ; 10.131 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]            ; clk_50     ; 9.898  ; 9.801  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]           ; clk_50     ; 7.017  ; 7.045  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]           ; clk_50     ; 9.115  ; 8.989  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[2]           ; clk_50     ; 8.696  ; 8.516  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[3]           ; clk_50     ; 9.594  ; 9.488  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[4]           ; clk_50     ; 6.438  ; 6.451  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[5]           ; clk_50     ; 8.664  ; 8.480  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[6]           ; clk_50     ; 9.898  ; 9.687  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[7]           ; clk_50     ; 9.835  ; 9.801  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; clk_50     ; -2.174 ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; clk_50     ;        ; -2.190 ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; LED_config_finished ; clk_50     ; 13.268 ; 13.329 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_sioc         ; clk_50     ; 5.002  ; 4.959  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_siod         ; clk_50     ; 4.907  ; 4.973  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_xclk         ; clk_50     ; 4.082  ; 4.047  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LED_done            ; clk_50     ; 7.966  ; 8.074  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ; 2.902  ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_b[*]            ; clk_50     ; 11.091 ; 11.130 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[0]           ; clk_50     ; 11.091 ; 11.130 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[1]           ; clk_50     ; 10.140 ; 10.311 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[2]           ; clk_50     ; 11.055 ; 11.073 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[3]           ; clk_50     ; 10.687 ; 10.670 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[4]           ; clk_50     ; 10.881 ; 10.837 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[5]           ; clk_50     ; 9.477  ; 9.624  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[6]           ; clk_50     ; 11.035 ; 11.053 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[7]           ; clk_50     ; 10.785 ; 10.817 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_blank_N         ; clk_50     ; 7.554  ; 7.426  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_g[*]            ; clk_50     ; 12.635 ; 12.610 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[0]           ; clk_50     ; 11.737 ; 11.731 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[1]           ; clk_50     ; 11.930 ; 11.852 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[2]           ; clk_50     ; 11.509 ; 11.528 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[3]           ; clk_50     ; 12.482 ; 12.545 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[4]           ; clk_50     ; 11.437 ; 11.412 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[5]           ; clk_50     ; 12.635 ; 12.584 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[6]           ; clk_50     ; 11.496 ; 11.515 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[7]           ; clk_50     ; 12.548 ; 12.610 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_hsync           ; clk_50     ; 6.989  ; 7.123  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_r[*]            ; clk_50     ; 12.799 ; 12.726 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[0]           ; clk_50     ; 9.910  ; 10.076 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[1]           ; clk_50     ; 12.261 ; 12.250 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[2]           ; clk_50     ; 11.597 ; 11.555 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[3]           ; clk_50     ; 11.906 ; 11.906 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[4]           ; clk_50     ; 9.331  ; 9.482  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[5]           ; clk_50     ; 11.810 ; 11.741 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[6]           ; clk_50     ; 12.799 ; 12.726 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[7]           ; clk_50     ; 12.147 ; 12.219 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_vsync           ; clk_50     ; 7.183  ; 7.135  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ;        ; 2.754  ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_ADDR[*]        ; clk_50     ; 4.478  ; 4.525  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; clk_50     ; 5.149  ; 5.117  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; clk_50     ; 5.247  ; 5.243  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; clk_50     ; 5.790  ; 5.798  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; clk_50     ; 6.492  ; 6.377  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; clk_50     ; 5.252  ; 5.235  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; clk_50     ; 5.333  ; 5.372  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; clk_50     ; 5.885  ; 5.857  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; clk_50     ; 5.227  ; 5.343  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; clk_50     ; 5.799  ; 5.751  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; clk_50     ; 6.012  ; 5.943  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; clk_50     ; 5.193  ; 5.133  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; clk_50     ; 4.898  ; 4.964  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; clk_50     ; 4.478  ; 4.525  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; clk_50     ; 5.704  ; 5.612  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; clk_50     ; 4.877  ; 4.857  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; clk_50     ; 5.532  ; 5.534  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; clk_50     ; 4.331  ; 4.315  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; clk_50     ; 6.655  ; 6.707  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; clk_50     ; 4.331  ; 4.315  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; clk_50     ; 4.991  ; 4.960  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; clk_50     ; 4.700  ; 4.675  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; clk_50     ; 4.350  ; 4.363  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; clk_50     ; 4.758  ; 4.718  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; clk_50     ; 4.906  ; 4.873  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; clk_50     ; 5.562  ; 5.517  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; clk_50     ; 5.459  ; 5.367  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; clk_50     ; 5.553  ; 5.459  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; clk_50     ; 5.478  ; 5.396  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; clk_50     ; 5.810  ; 5.712  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; clk_50     ; 7.458  ; 7.422  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; clk_50     ; 7.772  ; 7.686  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; clk_50     ; 7.629  ; 7.538  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; clk_50     ; 7.768  ; 7.682  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; clk_50     ; 5.087  ; 5.067  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; clk_50     ; 6.098  ; 6.010  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]            ; clk_50     ; 6.288  ; 6.337  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]           ; clk_50     ; 7.429  ; 7.329  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]           ; clk_50     ; 6.926  ; 6.998  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[2]           ; clk_50     ; 7.394  ; 7.273  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[3]           ; clk_50     ; 7.038  ; 6.884  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[4]           ; clk_50     ; 7.228  ; 7.048  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[5]           ; clk_50     ; 6.288  ; 6.337  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[6]           ; clk_50     ; 7.374  ; 7.253  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[7]           ; clk_50     ; 7.131  ; 7.024  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]            ; clk_50     ; 8.214  ; 8.109  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]           ; clk_50     ; 8.501  ; 8.413  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]           ; clk_50     ; 8.803  ; 8.574  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[2]           ; clk_50     ; 8.286  ; 8.212  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[3]           ; clk_50     ; 9.178  ; 9.146  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[4]           ; clk_50     ; 8.214  ; 8.109  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[5]           ; clk_50     ; 9.482  ; 9.278  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[6]           ; clk_50     ; 8.273  ; 8.200  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[7]           ; clk_50     ; 9.244  ; 9.211  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]            ; clk_50     ; 5.741  ; 5.748  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]           ; clk_50     ; 6.297  ; 6.318  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]           ; clk_50     ; 8.311  ; 8.186  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[2]           ; clk_50     ; 7.909  ; 7.733  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[3]           ; clk_50     ; 8.772  ; 8.665  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[4]           ; clk_50     ; 5.741  ; 5.748  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[5]           ; clk_50     ; 7.879  ; 7.697  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[6]           ; clk_50     ; 9.063  ; 8.856  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[7]           ; clk_50     ; 9.003  ; 8.965  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; clk_50     ; -2.632 ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; clk_50     ;        ; -2.649 ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; LED_config_finished ; clk_50     ; 11.598 ; 11.595 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_sioc         ; clk_50     ; 4.368  ; 4.325  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_siod         ; clk_50     ; 4.276  ; 4.340  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_xclk         ; clk_50     ; 3.484  ; 3.449  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LED_done            ; clk_50     ; 6.064  ; 6.216  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ; 2.358  ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_b[*]            ; clk_50     ; 8.658  ; 8.796  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[0]           ; clk_50     ; 10.190 ; 10.214 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[1]           ; clk_50     ; 9.296  ; 9.457  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[2]           ; clk_50     ; 10.155 ; 10.159 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[3]           ; clk_50     ; 9.802  ; 9.773  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[4]           ; clk_50     ; 9.989  ; 9.933  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[5]           ; clk_50     ; 8.658  ; 8.796  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[6]           ; clk_50     ; 10.135 ; 10.139 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[7]           ; clk_50     ; 9.895  ; 9.913  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_blank_N         ; clk_50     ; 6.109  ; 5.984  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_g[*]            ; clk_50     ; 10.542 ; 10.515 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[0]           ; clk_50     ; 10.829 ; 10.819 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[1]           ; clk_50     ; 10.994 ; 10.906 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[2]           ; clk_50     ; 10.610 ; 10.623 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[3]           ; clk_50     ; 11.541 ; 11.598 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[4]           ; clk_50     ; 10.542 ; 10.515 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[5]           ; clk_50     ; 11.673 ; 11.610 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[6]           ; clk_50     ; 10.597 ; 10.611 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[7]           ; clk_50     ; 11.607 ; 11.663 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_hsync           ; clk_50     ; 6.270  ; 6.394  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_r[*]            ; clk_50     ; 8.499  ; 8.630  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[0]           ; clk_50     ; 9.055  ; 9.200  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[1]           ; clk_50     ; 11.313 ; 11.286 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[2]           ; clk_50     ; 10.675 ; 10.623 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[3]           ; clk_50     ; 10.991 ; 10.986 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[4]           ; clk_50     ; 8.499  ; 8.630  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[5]           ; clk_50     ; 10.881 ; 10.797 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[6]           ; clk_50     ; 11.829 ; 11.746 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[7]           ; clk_50     ; 11.222 ; 11.286 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_vsync           ; clk_50     ; 6.458  ; 6.408  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ;        ; 2.212  ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 8.115 ; 8.038 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 8.115 ; 8.038 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 8.474 ; 8.397 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 8.452 ; 8.375 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 8.253 ; 8.176 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 8.452 ; 8.375 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 8.481 ; 8.404 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 8.481 ; 8.404 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 8.447 ; 8.370 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 8.786 ; 8.709 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 8.786 ; 8.709 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 8.473 ; 8.396 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 8.457 ; 8.380 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 6.407 ; 6.310 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 7.159 ; 7.082 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 7.159 ; 7.082 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 7.503 ; 7.426 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 7.482 ; 7.405 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 7.291 ; 7.214 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 7.482 ; 7.405 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 7.511 ; 7.434 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 7.511 ; 7.434 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 7.478 ; 7.401 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 7.803 ; 7.726 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 7.803 ; 7.726 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 7.503 ; 7.426 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 7.487 ; 7.410 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 4.558 ; 4.461 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                              ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 7.963     ; 8.040     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 7.963     ; 8.040     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 8.359     ; 8.436     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 8.337     ; 8.414     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 8.108     ; 8.185     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 8.337     ; 8.414     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 8.370     ; 8.447     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 8.370     ; 8.447     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 8.333     ; 8.410     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 8.622     ; 8.699     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 8.622     ; 8.699     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 8.361     ; 8.438     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 8.300     ; 8.377     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 6.197     ; 6.294     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 7.032     ; 7.109     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 7.032     ; 7.109     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 7.413     ; 7.490     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 7.392     ; 7.469     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 7.171     ; 7.248     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 7.392     ; 7.469     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 7.423     ; 7.500     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 7.423     ; 7.500     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 7.388     ; 7.465     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 7.665     ; 7.742     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 7.665     ; 7.742     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 7.415     ; 7.492     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 7.355     ; 7.432     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 4.348     ; 4.445     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                 ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 63.49 MHz  ; 63.49 MHz       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ;                                                ;
; 96.81 MHz  ; 96.81 MHz       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ;                                                ;
; 116.12 MHz ; 116.12 MHz      ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ;                                                ;
; 121.71 MHz ; 121.71 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ;                                                ;
; 197.59 MHz ; 197.59 MHz      ; ov7670_pclk                                                                                                                                ;                                                ;
; 460.62 MHz ; 437.64 MHz      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; limit due to minimum period restriction (tmin) ;
; 698.32 MHz ; 94.97 MHz       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; limit due to hold check                        ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                      ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -12.763 ; -229.263      ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; -9.806  ; -91.950       ;
; ov7670_pclk                                                                                                                                ; -4.061  ; -2072.002     ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -1.171  ; -18.303       ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -0.856  ; -12.622       ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 0.016   ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 11.784  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -5.313 ; -123.334      ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -1.202 ; -8.101        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; -0.310 ; -0.310        ;
; ov7670_pclk                                                                                                                                ; 0.216  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 0.293  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 0.355  ; 0.000         ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.365  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -1.437 ; -11.496       ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.037  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 7.638  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -1.011 ; -1.011        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -0.255 ; -2.040        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 1.716  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                                                                                                ; -3.000 ; -1591.789     ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -2.649 ; -157.086      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -1.398 ; -187.711      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -1.285 ; -30.840       ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 4.690  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 9.708  ; 0.000         ;
; clk_50                                                                                                                                     ; 9.887  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 19.709 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                              ; To Node                                                                                                     ; Launch Clock                                                                                                                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -12.763 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.929     ; 9.333      ;
; -12.762 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.929     ; 9.332      ;
; -12.762 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.929     ; 9.332      ;
; -12.741 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.927     ; 9.313      ;
; -12.740 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.927     ; 9.312      ;
; -12.740 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.927     ; 9.312      ;
; -12.686 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.352     ; 9.333      ;
; -12.685 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.352     ; 9.332      ;
; -12.685 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.352     ; 9.332      ;
; -12.682 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.118     ; 9.063      ;
; -12.681 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.118     ; 9.062      ;
; -12.681 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.118     ; 9.062      ;
; -12.664 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.350     ; 9.313      ;
; -12.663 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.350     ; 9.312      ;
; -12.663 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.350     ; 9.312      ;
; -12.614 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.908     ; 9.205      ;
; -12.613 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.908     ; 9.204      ;
; -12.613 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.908     ; 9.204      ;
; -12.605 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.541     ; 9.063      ;
; -12.604 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.541     ; 9.062      ;
; -12.604 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.541     ; 9.062      ;
; -12.538 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.929     ; 9.108      ;
; -12.537 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.331     ; 9.205      ;
; -12.536 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.331     ; 9.204      ;
; -12.536 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.331     ; 9.204      ;
; -12.516 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.927     ; 9.088      ;
; -12.505 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.054     ; 8.950      ;
; -12.505 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.054     ; 8.950      ;
; -12.505 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.054     ; 8.950      ;
; -12.486 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.905     ; 9.080      ;
; -12.485 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.905     ; 9.079      ;
; -12.485 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.905     ; 9.079      ;
; -12.480 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.118     ; 8.861      ;
; -12.461 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.352     ; 9.108      ;
; -12.439 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.350     ; 9.088      ;
; -12.428 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.477     ; 8.950      ;
; -12.428 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.477     ; 8.950      ;
; -12.428 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.477     ; 8.950      ;
; -12.412 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.908     ; 9.003      ;
; -12.409 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.328     ; 9.080      ;
; -12.408 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.328     ; 9.079      ;
; -12.408 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.328     ; 9.079      ;
; -12.403 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.541     ; 8.861      ;
; -12.390 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.918     ; 8.971      ;
; -12.390 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.918     ; 8.971      ;
; -12.390 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.918     ; 8.971      ;
; -12.335 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.331     ; 9.003      ;
; -12.313 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.341     ; 8.971      ;
; -12.313 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.341     ; 8.971      ;
; -12.313 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.341     ; 8.971      ;
; -12.308 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.930     ; 8.877      ;
; -12.307 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.930     ; 8.876      ;
; -12.307 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.930     ; 8.876      ;
; -12.286 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.929     ; 8.856      ;
; -12.285 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.929     ; 8.855      ;
; -12.285 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.929     ; 8.855      ;
; -12.284 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.905     ; 8.878      ;
; -12.244 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.121     ; 8.622      ;
; -12.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.121     ; 8.621      ;
; -12.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.121     ; 8.621      ;
; -12.237 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.054     ; 8.682      ;
; -12.231 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.353     ; 8.877      ;
; -12.230 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.353     ; 8.876      ;
; -12.230 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.353     ; 8.876      ;
; -12.209 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.352     ; 8.856      ;
; -12.208 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.352     ; 8.855      ;
; -12.208 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.352     ; 8.855      ;
; -12.207 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.328     ; 8.878      ;
; -12.167 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.544     ; 8.622      ;
; -12.166 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.544     ; 8.621      ;
; -12.166 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.544     ; 8.621      ;
; -12.161 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.925     ; 8.735      ;
; -12.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.477     ; 8.682      ;
; -12.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.925     ; 8.734      ;
; -12.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.925     ; 8.734      ;
; -12.153 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.923     ; 8.729      ;
; -12.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.923     ; 8.728      ;
; -12.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.923     ; 8.728      ;
; -12.122 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.918     ; 8.703      ;
; -12.084 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.348     ; 8.735      ;
; -12.083 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.348     ; 8.734      ;
; -12.083 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.348     ; 8.734      ;
; -12.083 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.930     ; 8.652      ;
; -12.076 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.346     ; 8.729      ;
; -12.075 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.346     ; 8.728      ;
; -12.075 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.346     ; 8.728      ;
; -12.061 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.929     ; 8.631      ;
; -12.054 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.917     ; 8.636      ;
; -12.054 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.917     ; 8.636      ;
; -12.054 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -3.917     ; 8.636      ;
; -12.045 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.341     ; 8.703      ;
; -12.042 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.121     ; 8.420      ;
; -12.006 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.353     ; 8.652      ;
; -11.984 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.352     ; 8.631      ;
; -11.977 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.340     ; 8.636      ;
; -11.977 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.340     ; 8.636      ;
; -11.977 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.340     ; 8.636      ;
; -11.965 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -4.544     ; 8.420      ;
; -11.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.143     ; 8.318      ;
; -11.962 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -4.143     ; 8.318      ;
+---------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -9.806 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 19.742     ;
; -9.805 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 19.741     ;
; -9.801 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 19.737     ;
; -9.678 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 19.669     ;
; -9.677 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 19.668     ;
; -9.676 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 19.591     ;
; -9.675 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 19.590     ;
; -9.673 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 19.664     ;
; -9.671 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 19.586     ;
; -9.643 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 19.613     ;
; -9.642 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 19.612     ;
; -9.638 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 19.629     ;
; -9.638 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 19.608     ;
; -9.637 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 19.628     ;
; -9.635 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 19.598     ;
; -9.634 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 19.597     ;
; -9.633 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 19.624     ;
; -9.630 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 19.593     ;
; -9.602 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 19.590     ;
; -9.601 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 19.589     ;
; -9.597 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 19.585     ;
; -9.591 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 19.539     ;
; -9.590 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 19.538     ;
; -9.586 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 19.534     ;
; -9.573 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 19.512     ;
; -9.572 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 19.511     ;
; -9.569 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 19.568     ;
; -9.568 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 19.567     ;
; -9.568 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 19.507     ;
; -9.564 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 19.563     ;
; -9.531 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 19.471     ;
; -9.530 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 19.470     ;
; -9.526 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 19.466     ;
; -9.523 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~portb_address_reg0     ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 19.461     ;
; -9.522 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~portb_address_reg0     ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 19.460     ;
; -9.518 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~portb_address_reg0     ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 19.456     ;
; -9.505 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 19.442     ;
; -9.504 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 19.441     ;
; -9.501 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 19.425     ;
; -9.500 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 19.424     ;
; -9.500 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 19.437     ;
; -9.500 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 19.448     ;
; -9.499 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 19.414     ;
; -9.499 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 19.447     ;
; -9.498 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 19.413     ;
; -9.496 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 19.420     ;
; -9.495 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 19.443     ;
; -9.494 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 19.409     ;
; -9.491 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 19.447     ;
; -9.490 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 19.446     ;
; -9.486 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 19.442     ;
; -9.473 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 19.397     ;
; -9.472 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 19.396     ;
; -9.468 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 19.392     ;
; -9.457 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 19.413     ;
; -9.456 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 19.412     ;
; -9.455 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 19.453     ;
; -9.454 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 19.452     ;
; -9.452 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.018      ; 19.469     ;
; -9.452 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 19.408     ;
; -9.451 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.018      ; 19.468     ;
; -9.450 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 19.448     ;
; -9.447 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.018      ; 19.464     ;
; -9.446 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 19.370     ;
; -9.445 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 19.369     ;
; -9.441 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 19.365     ;
; -9.435 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 19.391     ;
; -9.434 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 19.390     ;
; -9.430 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 19.386     ;
; -9.426 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 19.369     ;
; -9.425 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 19.368     ;
; -9.421 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 19.364     ;
; -9.415 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 19.340     ;
; -9.414 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 19.339     ;
; -9.410 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 19.335     ;
; -9.407 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.006      ; 19.412     ;
; -9.406 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.006      ; 19.411     ;
; -9.405 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 19.389     ;
; -9.404 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 19.388     ;
; -9.404 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 19.363     ;
; -9.403 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 19.362     ;
; -9.402 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.006      ; 19.407     ;
; -9.400 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 19.384     ;
; -9.399 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 19.382     ;
; -9.399 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 19.350     ;
; -9.399 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 19.358     ;
; -9.398 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 19.381     ;
; -9.398 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 19.353     ;
; -9.398 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 19.349     ;
; -9.397 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 19.352     ;
; -9.394 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 19.377     ;
; -9.394 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 19.345     ;
; -9.393 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 19.348     ;
; -9.389 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 19.341     ;
; -9.388 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 19.340     ;
; -9.386 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 19.364     ;
; -9.385 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 19.363     ;
; -9.384 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; wrdata_buf_2[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 19.336     ;
; -9.384 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0 ; wrdata_buf_2[8] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 19.348     ;
; -9.383 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0 ; wrdata_buf_2[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 19.347     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.061 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.305     ; 4.806      ;
; -4.002 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.026     ; 5.026      ;
; -3.999 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.026     ; 5.023      ;
; -3.999 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.021     ; 5.028      ;
; -3.997 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.394      ; 5.441      ;
; -3.980 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.675      ; 5.705      ;
; -3.955 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.404      ; 5.409      ;
; -3.953 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.305     ; 4.698      ;
; -3.953 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.300     ; 4.703      ;
; -3.946 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.723      ; 5.719      ;
; -3.937 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.154     ; 4.833      ;
; -3.926 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.096      ; 5.072      ;
; -3.923 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.675      ; 5.648      ;
; -3.923 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.680      ; 5.653      ;
; -3.919 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.305     ; 4.664      ;
; -3.911 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.121     ; 4.840      ;
; -3.911 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.116     ; 4.845      ;
; -3.911 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.121     ; 4.840      ;
; -3.901 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.286      ; 5.237      ;
; -3.895 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.723      ; 5.668      ;
; -3.895 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.728      ; 5.673      ;
; -3.890 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.096      ; 5.036      ;
; -3.890 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.101      ; 5.041      ;
; -3.886 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.147     ; 4.789      ;
; -3.884 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.286      ; 5.220      ;
; -3.884 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.291      ; 5.225      ;
; -3.871 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.147     ; 4.774      ;
; -3.871 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.142     ; 4.779      ;
; -3.860 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.026     ; 4.884      ;
; -3.857 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.026     ; 4.881      ;
; -3.857 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.021     ; 4.886      ;
; -3.855 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.394      ; 5.299      ;
; -3.854 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.053      ; 5.957      ;
; -3.849 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.148      ; 5.047      ;
; -3.841 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.154     ; 4.737      ;
; -3.841 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.149     ; 4.742      ;
; -3.838 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.366      ; 5.254      ;
; -3.838 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.371      ; 5.259      ;
; -3.838 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.366      ; 5.254      ;
; -3.838 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.675      ; 5.563      ;
; -3.836 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.394      ; 5.280      ;
; -3.836 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.399      ; 5.285      ;
; -3.825 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.148      ; 5.023      ;
; -3.825 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.153      ; 5.028      ;
; -3.821 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.404      ; 5.275      ;
; -3.821 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.409      ; 5.280      ;
; -3.813 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.404      ; 5.267      ;
; -3.811 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.305     ; 4.556      ;
; -3.811 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.300     ; 4.561      ;
; -3.809 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.301      ; 5.160      ;
; -3.807 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.255      ; 5.112      ;
; -3.804 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.723      ; 5.577      ;
; -3.798 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.307      ; 5.155      ;
; -3.798 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.312      ; 5.160      ;
; -3.798 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.307      ; 5.155      ;
; -3.795 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.154     ; 4.691      ;
; -3.794 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.457      ; 5.301      ;
; -3.786 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_we_reg     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.378      ; 5.214      ;
; -3.784 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.116     ; 4.718      ;
; -3.784 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.096      ; 4.930      ;
; -3.783 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.092     ; 4.741      ;
; -3.781 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.675      ; 5.506      ;
; -3.781 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.680      ; 5.511      ;
; -3.779 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.104     ; 4.725      ;
; -3.772 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.713      ; 5.535      ;
; -3.771 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.015      ; 4.836      ;
; -3.770 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.167      ; 4.987      ;
; -3.770 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.172      ; 4.992      ;
; -3.770 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.167      ; 4.987      ;
; -3.769 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.121     ; 4.698      ;
; -3.769 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.116     ; 4.703      ;
; -3.769 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.121     ; 4.698      ;
; -3.768 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.674      ; 5.492      ;
; -3.768 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.679      ; 5.497      ;
; -3.768 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.674      ; 5.492      ;
; -3.766 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.276      ; 6.092      ;
; -3.766 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.255      ; 5.071      ;
; -3.766 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.260      ; 5.076      ;
; -3.765 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.111     ; 4.704      ;
; -3.763 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.190      ; 6.003      ;
; -3.763 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.195      ; 6.008      ;
; -3.763 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.190      ; 6.003      ;
; -3.759 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.286      ; 5.095      ;
; -3.758 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.292     ; 4.516      ;
; -3.756 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~porta_we_reg    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.886      ; 5.692      ;
; -3.756 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_we_reg    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.014     ; 4.792      ;
; -3.753 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.723      ; 5.526      ;
; -3.753 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.728      ; 5.531      ;
; -3.750 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.177      ; 5.977      ;
; -3.748 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.096      ; 4.894      ;
; -3.748 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.101      ; 4.899      ;
; -3.744 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.489      ; 5.283      ;
; -3.744 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.147     ; 4.647      ;
; -3.743 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.280      ; 5.073      ;
; -3.742 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.286      ; 5.078      ;
; -3.742 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.291      ; 5.083      ;
; -3.737 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.292     ; 4.495      ;
; -3.737 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.287     ; 4.500      ;
; -3.736 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.158     ; 4.628      ;
; -3.736 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.489      ; 5.275      ;
+--------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                               ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.171 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.098      ;
; -1.171 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.098      ;
; -1.171 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.098      ;
; -1.171 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.098      ;
; -1.171 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.098      ;
; -1.171 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.098      ;
; -1.171 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.098      ;
; -1.169 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.096      ;
; -1.169 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.096      ;
; -1.169 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.096      ;
; -1.169 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.096      ;
; -1.169 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.096      ;
; -1.169 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.096      ;
; -1.169 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 2.096      ;
; -1.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.477     ; 1.682      ;
; -1.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.477     ; 1.682      ;
; -1.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.477     ; 1.682      ;
; -1.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.477     ; 1.682      ;
; -1.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.477     ; 1.682      ;
; -1.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.477     ; 1.682      ;
; -1.160 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.477     ; 1.682      ;
; -1.050 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.977      ;
; -1.050 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.977      ;
; -1.050 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.977      ;
; -1.050 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.977      ;
; -1.050 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.977      ;
; -1.050 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.977      ;
; -1.050 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.977      ;
; -1.041 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.968      ;
; -1.041 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.968      ;
; -1.041 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.968      ;
; -1.041 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.968      ;
; -1.041 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.968      ;
; -1.041 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.968      ;
; -1.041 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.968      ;
; -1.032 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.959      ;
; -1.032 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.959      ;
; -1.032 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.959      ;
; -1.032 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.959      ;
; -1.032 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.959      ;
; -1.032 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.959      ;
; -1.032 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.959      ;
; -0.933 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.860      ;
; -0.922 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.849      ;
; -0.915 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.842      ;
; -0.915 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.842      ;
; -0.915 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.842      ;
; -0.915 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.842      ;
; -0.915 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.842      ;
; -0.915 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.842      ;
; -0.915 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.842      ;
; -0.877 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.804      ;
; -0.862 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.816      ;
; -0.819 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.746      ;
; -0.817 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.744      ;
; -0.806 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.733      ;
; -0.800 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.727      ;
; -0.794 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.721      ;
; -0.794 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.721      ;
; -0.794 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.721      ;
; -0.794 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.721      ;
; -0.794 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.721      ;
; -0.794 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.721      ;
; -0.794 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.721      ;
; -0.790 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.717      ;
; -0.782 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.736      ;
; -0.782 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 0.317      ; 2.098      ;
; -0.780 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 0.317      ; 2.096      ;
; -0.777 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.731      ;
; -0.773 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.727      ;
; -0.771 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.088     ; 1.682      ;
; -0.769 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.696      ;
; -0.765 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.692      ;
; -0.761 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.688      ;
; -0.749 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.703      ;
; -0.748 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.702      ;
; -0.746 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.700      ;
; -0.732 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.659      ;
; -0.717 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.671      ;
; -0.703 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.630      ;
; -0.701 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.628      ;
; -0.690 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.617      ;
; -0.684 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.611      ;
; -0.674 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.601      ;
; -0.666 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.620      ;
; -0.661 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.615      ;
; -0.661 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.615      ;
; -0.661 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 0.317      ; 1.977      ;
; -0.657 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.611      ;
; -0.653 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.580      ;
; -0.652 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 0.317      ; 1.968      ;
; -0.649 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.576      ;
; -0.649 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.576      ;
; -0.645 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.072     ; 1.572      ;
; -0.643 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 0.317      ; 1.959      ;
; -0.633 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.587      ;
; -0.632 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.586      ;
; -0.632 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.586      ;
; -0.630 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.584      ;
; -0.629 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.045     ; 1.583      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                ; Launch Clock                                                                                                                               ; Latch Clock                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.856 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.477      ; 4.522      ;
; -0.852 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.480      ; 4.524      ;
; -0.744 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 5.225      ;
; -0.743 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 5.224      ;
; -0.738 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.479      ; 4.413      ;
; -0.738 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.477      ; 4.404      ;
; -0.734 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.480      ; 4.406      ;
; -0.703 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.656      ; 4.305      ;
; -0.671 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 5.152      ;
; -0.668 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.614      ; 4.353      ;
; -0.626 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 5.107      ;
; -0.620 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.479      ; 4.295      ;
; -0.609 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.479      ; 3.831      ;
; -0.581 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.477      ; 4.247      ;
; -0.577 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.480      ; 4.249      ;
; -0.572 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.873      ; 5.516      ;
; -0.571 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.873      ; 5.515      ;
; -0.568 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.591      ; 4.239      ;
; -0.567 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.656      ; 4.169      ;
; -0.550 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.614      ; 4.235      ;
; -0.524 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.656      ; 4.126      ;
; -0.520 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.736      ; 5.445      ;
; -0.516 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.739      ; 5.447      ;
; -0.516 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.479      ; 3.738      ;
; -0.514 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.736      ; 5.439      ;
; -0.511 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.460      ; 4.158      ;
; -0.510 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.739      ; 5.441      ;
; -0.506 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.458      ; 3.976      ;
; -0.499 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 4.980      ;
; -0.499 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.873      ; 5.443      ;
; -0.491 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.479      ; 3.713      ;
; -0.486 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.459      ; 4.135      ;
; -0.471 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.477      ; 4.137      ;
; -0.467 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.480      ; 4.139      ;
; -0.463 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.479      ; 4.138      ;
; -0.454 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.873      ; 5.398      ;
; -0.446 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.715      ; 5.333      ;
; -0.446 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.444      ; 4.082      ;
; -0.440 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.715      ; 5.327      ;
; -0.432 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.591      ; 4.103      ;
; -0.431 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.739      ; 5.346      ;
; -0.430 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.739      ; 5.345      ;
; -0.426 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 4.907      ;
; -0.424 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.736      ; 5.349      ;
; -0.420 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.739      ; 5.351      ;
; -0.403 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.440      ; 4.033      ;
; -0.402 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 5.336      ;
; -0.396 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 5.330      ;
; -0.395 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.591      ; 4.066      ;
; -0.393 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.614      ; 4.078      ;
; -0.392 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[21]                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.159      ; 2.294      ;
; -0.390 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.463      ; 4.038      ;
; -0.389 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.939      ; 5.257      ;
; -0.389 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.656      ; 3.991      ;
; -0.383 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.939      ; 5.251      ;
; -0.379 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.736      ; 5.304      ;
; -0.379 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.479      ; 3.601      ;
; -0.375 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.739      ; 5.306      ;
; -0.375 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.460      ; 4.022      ;
; -0.370 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.458      ; 3.840      ;
; -0.369 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.456      ; 3.997      ;
; -0.358 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.739      ; 5.273      ;
; -0.353 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 5.287      ;
; -0.353 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.479      ; 4.028      ;
; -0.352 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.715      ; 5.239      ;
; -0.352 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.919      ; 5.192      ;
; -0.351 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.919      ; 5.191      ;
; -0.350 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.459      ; 3.999      ;
; -0.348 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.736      ; 5.270      ;
; -0.347 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.736      ; 5.269      ;
; -0.346 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.715      ; 5.233      ;
; -0.344 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.656      ; 3.946      ;
; -0.341 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.699      ; 5.230      ;
; -0.335 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.699      ; 5.224      ;
; -0.334 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.479      ; 3.556      ;
; -0.332 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.468      ; 3.966      ;
; -0.332 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.460      ; 3.979      ;
; -0.330 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.715      ; 5.217      ;
; -0.327 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.873      ; 5.271      ;
; -0.327 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.458      ; 3.797      ;
; -0.322 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.632      ; 4.007      ;
; -0.313 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.739      ; 5.228      ;
; -0.313 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.660      ; 3.894      ;
; -0.310 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.444      ; 3.946      ;
; -0.307 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.459      ; 3.956      ;
; -0.306 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.738      ; 5.240      ;
; -0.285 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.715      ; 5.172      ;
; -0.285 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.736      ; 5.210      ;
; -0.283 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.614      ; 3.968      ;
; -0.283 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.591      ; 3.954      ;
; -0.281 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.739      ; 5.212      ;
; -0.279 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.919      ; 5.119      ;
; -0.276 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.456      ; 3.904      ;
; -0.275 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.736      ; 5.197      ;
; -0.272 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.456      ; 3.900      ;
; -0.271 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 4.939      ; 5.139      ;
; -0.267 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.478      ; 4.083      ;
; -0.267 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.444      ; 3.903      ;
; -0.267 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 3.440      ; 3.897      ;
; -0.267 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 4.566      ; 4.522      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.016 ; do_edge_detection:Inst_edge_detection|clk_div2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.019      ; 0.655      ;
; 0.488 ; do_edge_detection:Inst_edge_detection|clk_div2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.019      ; 0.683      ;
; 1.580 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.080      ; 8.530      ;
; 1.589 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.069      ; 8.510      ;
; 1.712 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.077      ; 8.395      ;
; 1.889 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.143      ; 8.284      ;
; 1.889 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.065      ; 8.206      ;
; 1.901 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.049      ; 8.178      ;
; 1.917 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.143      ; 8.256      ;
; 1.950 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.055      ; 8.135      ;
; 1.969 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.084      ; 8.145      ;
; 1.970 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.069      ; 8.129      ;
; 1.971 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.080      ; 8.139      ;
; 1.977 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.054      ; 8.107      ;
; 1.999 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.065      ; 8.096      ;
; 2.010 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.055      ; 8.075      ;
; 2.166 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.130      ; 7.994      ;
; 2.191 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.131      ; 7.970      ;
; 2.195 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.043      ; 7.878      ;
; 2.199 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.130      ; 7.961      ;
; 2.221 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.028      ; 7.837      ;
; 2.221 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a49~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.036      ; 7.845      ;
; 2.246 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.019      ; 7.803      ;
; 2.252 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.023      ; 7.801      ;
; 2.259 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 7.802      ;
; 2.283 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.014      ; 7.761      ;
; 2.343 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.087      ; 7.774      ;
; 2.387 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.086      ; 7.729      ;
; 2.405 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.054      ; 7.679      ;
; 2.411 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.049      ; 7.668      ;
; 2.525 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.128      ; 7.633      ;
; 2.525 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.043      ; 7.548      ;
; 2.526 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.122      ; 7.626      ;
; 2.538 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.121      ; 7.613      ;
; 2.549 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.113      ; 7.594      ;
; 2.551 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.049      ; 7.528      ;
; 2.557 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.036      ; 7.509      ;
; 2.567 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.049      ; 7.512      ;
; 2.571 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.043      ; 7.502      ;
; 2.584 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.043      ; 7.489      ;
; 2.588 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 7.473      ;
; 2.596 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 7.472      ;
; 2.642 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.044      ; 7.432      ;
; 2.646 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 7.469      ;
; 2.650 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.080      ; 7.460      ;
; 2.654 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.034      ; 7.410      ;
; 2.655 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.087      ; 7.462      ;
; 2.655 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.086      ; 7.461      ;
; 2.661 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 7.454      ;
; 2.675 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 7.436      ;
; 2.682 ; wraddress_buf_2[4]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.147      ; 7.495      ;
; 2.684 ; rdaddress_buf_1[5]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.064      ; 7.410      ;
; 2.692 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.065      ; 7.403      ;
; 2.694 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 7.417      ;
; 2.695 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.079      ; 7.414      ;
; 2.720 ; wraddress_buf_2[4]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.148      ; 7.458      ;
; 2.720 ; rdaddress_buf_1[5]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.063      ; 7.373      ;
; 2.757 ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.101      ; 7.374      ;
; 2.759 ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.102      ; 7.373      ;
; 2.765 ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.102      ; 7.367      ;
; 2.768 ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.084      ; 7.346      ;
; 2.772 ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.084      ; 7.342      ;
; 2.772 ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 7.343      ;
; 2.782 ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.082      ; 7.330      ;
; 2.790 ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.083      ; 7.323      ;
; 2.818 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.028      ; 7.240      ;
; 2.820 ; rdaddress_buf_1[12]                            ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.082      ; 7.292      ;
; 2.831 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.129      ; 7.328      ;
; 2.836 ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.026      ; 7.220      ;
; 2.840 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.028      ; 7.218      ;
; 2.849 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.019      ; 7.200      ;
; 2.857 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a49~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.036      ; 7.209      ;
; 2.861 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.126      ; 7.295      ;
; 2.862 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.107      ; 7.275      ;
; 2.865 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.119      ; 7.284      ;
; 2.878 ; wraddress_buf_2[2]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.134      ; 7.286      ;
; 2.885 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.055      ; 7.200      ;
; 2.932 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 7.183      ;
; 2.932 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.059      ; 7.157      ;
; 2.935 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.065      ; 7.160      ;
; 2.936 ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.026      ; 7.120      ;
; 2.942 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.054      ; 7.142      ;
; 2.945 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.020      ; 7.105      ;
; 2.947 ; wraddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.141      ; 7.224      ;
; 2.948 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.075      ; 7.157      ;
; 2.952 ; wraddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.141      ; 7.219      ;
; 2.964 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a73~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.084      ; 7.150      ;
; 2.968 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.003      ; 7.065      ;
; 2.970 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 7.128      ;
; 2.970 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.075      ; 7.135      ;
; 2.970 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.083      ; 7.143      ;
; 2.971 ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.034      ; 7.093      ;
; 2.972 ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.017      ; 7.075      ;
; 2.977 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.080      ; 7.133      ;
; 2.977 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.079      ; 7.132      ;
; 2.979 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.079      ; 7.130      ;
; 2.981 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.075      ; 7.124      ;
; 2.981 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.069      ; 7.118      ;
; 2.983 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.044      ; 7.091      ;
; 2.985 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.080      ; 7.125      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.784 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.403     ; 7.812      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.982 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.401     ; 7.616      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 11.996 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 7.615      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.026 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.583      ;
; 12.307 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.298      ;
; 12.307 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.298      ;
; 12.307 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.298      ;
; 12.307 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.298      ;
; 12.307 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.298      ;
; 12.307 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.298      ;
; 12.307 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.298      ;
; 13.253 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.352      ;
; 13.369 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.236      ;
; 13.517 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.396     ; 6.086      ;
; 13.517 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.396     ; 6.086      ;
; 13.517 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.396     ; 6.086      ;
; 13.517 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.396     ; 6.086      ;
; 13.517 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.396     ; 6.086      ;
; 13.517 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.396     ; 6.086      ;
; 13.517 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.396     ; 6.086      ;
; 13.801 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 5.804      ;
; 13.827 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.396     ; 5.776      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.767 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.155      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.775 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.147      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.991      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.991      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.991      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.991      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                ; Launch Clock                                                                                                                        ; Latch Clock                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.313 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.997      ; 2.897      ;
; -5.088 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.787      ; 2.912      ;
; -4.968 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.788      ; 3.033      ;
; -4.961 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.924      ; 3.176      ;
; -4.822 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.574      ; 2.965      ;
; -4.765 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.997      ; 2.965      ;
; -4.726 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.025      ; 2.319      ;
; -4.665 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.364      ; 2.912      ;
; -4.650 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.025      ; 2.395      ;
; -4.608 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.800      ; 3.405      ;
; -4.608 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.787      ; 2.912      ;
; -4.605 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.803      ; 3.411      ;
; -4.604 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.803      ; 3.412      ;
; -4.592 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.809      ; 3.430      ;
; -4.525 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.815      ; 2.310      ;
; -4.518 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.501      ; 3.196      ;
; -4.509 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.025      ; 2.536      ;
; -4.482 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.786      ; 3.517      ;
; -4.461 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.924      ; 3.196      ;
; -4.459 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.365      ; 3.119      ;
; -4.425 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.815      ; 2.410      ;
; -4.410 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.574      ; 2.897      ;
; -4.403 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.792      ; 3.602      ;
; -4.402 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.788      ; 3.119      ;
; -4.399 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.025      ; 2.646      ;
; -4.399 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.806      ; 3.620      ;
; -4.381 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.816      ; 2.455      ;
; -4.378 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.952      ; 2.594      ;
; -4.362 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.025      ; 2.683      ;
; -4.344 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.771      ; 3.640      ;
; -4.305 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.816      ; 2.531      ;
; -4.298 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.952      ; 2.674      ;
; -4.284 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.815      ; 2.551      ;
; -4.250 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.380      ; 3.343      ;
; -4.249 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.386      ; 3.350      ;
; -4.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.377      ; 3.343      ;
; -4.243 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.380      ; 3.350      ;
; -4.204 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.025      ; 2.841      ;
; -4.203 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.025      ; 2.842      ;
; -4.196 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.025      ; 2.849      ;
; -4.193 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.803      ; 3.343      ;
; -4.192 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.809      ; 3.350      ;
; -4.190 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.800      ; 3.343      ;
; -4.186 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.803      ; 3.350      ;
; -4.185 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.364      ; 2.912      ;
; -4.174 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.815      ; 2.661      ;
; -4.164 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.816      ; 2.672      ;
; -4.157 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.952      ; 2.815      ;
; -4.137 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.815      ; 2.698      ;
; -4.080 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.363      ; 3.496      ;
; -4.065 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.365      ; 3.033      ;
; -4.065 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.369      ; 3.517      ;
; -4.058 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.501      ; 3.176      ;
; -4.054 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.816      ; 2.782      ;
; -4.047 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.952      ; 2.925      ;
; -4.023 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.786      ; 3.496      ;
; -4.017 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.816      ; 2.819      ;
; -4.010 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.952      ; 2.962      ;
; -4.008 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.792      ; 3.517      ;
; -4.007 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.383      ; 3.589      ;
; -4.006 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 7.348      ; 3.555      ;
; -3.989 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.828      ; 2.859      ;
; -3.986 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.831      ; 2.865      ;
; -3.985 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.831      ; 2.866      ;
; -3.981 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.837      ; 2.876      ;
; -3.979 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.815      ; 2.856      ;
; -3.978 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.815      ; 2.857      ;
; -3.971 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.815      ; 2.864      ;
; -3.950 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.806      ; 3.589      ;
; -3.949 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.771      ; 3.555      ;
; -3.945 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.828      ; 2.903      ;
; -3.942 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.831      ; 2.909      ;
; -3.941 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.831      ; 2.910      ;
; -3.929 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.837      ; 2.928      ;
; -3.863 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.814      ; 2.971      ;
; -3.859 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.816      ; 2.977      ;
; -3.858 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.816      ; 2.978      ;
; -3.852 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.952      ; 3.120      ;
; -3.851 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.816      ; 2.985      ;
; -3.851 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.952      ; 3.121      ;
; -3.844 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.952      ; 3.128      ;
; -3.819 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.814      ; 3.015      ;
; -3.803 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 6.602      ; 2.319      ;
; -3.797 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.820      ; 3.043      ;
; -3.780 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.834      ; 3.074      ;
; -3.743 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.820      ; 3.097      ;
; -3.738 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.799      ; 3.081      ;
; -3.736 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.834      ; 3.118      ;
; -3.732 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.828      ; 3.116      ;
; -3.729 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.831      ; 3.122      ;
; -3.728 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.831      ; 3.123      ;
; -3.727 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 6.602      ; 2.395      ;
; -3.721 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.837      ; 3.136      ;
; -3.705 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.377      ; 3.405      ;
; -3.702 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.380      ; 3.411      ;
; -3.701 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.380      ; 3.412      ;
; -3.689 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 7.386      ; 3.430      ;
; -3.684 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.799      ; 3.135      ;
; -3.668 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.831      ; 3.183      ;
; -3.667 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 6.837      ; 3.190      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.202 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[20]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.607      ; 2.656      ;
; -1.079 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[19]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.643      ; 2.315      ;
; -1.056 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[22]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.618      ; 2.813      ;
; -1.056 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[21]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.653      ; 2.348      ;
; -0.844 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.617      ; 3.024      ;
; -0.833 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[20]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.652      ; 2.570      ;
; -0.797 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.652      ; 2.606      ;
; -0.736 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.616      ; 3.131      ;
; -0.394 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 4.000      ; 3.387      ;
; -0.026 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.618      ; 3.996      ;
; -0.026 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.618      ; 3.996      ;
; -0.026 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.618      ; 3.996      ;
; -0.026 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.618      ; 3.996      ;
; 0.282  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.618      ; 3.804      ;
; 0.282  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.618      ; 3.804      ;
; 0.282  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.618      ; 3.804      ;
; 0.282  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.618      ; 3.804      ;
; 0.299  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.617      ; 4.320      ;
; 0.338  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.411      ; 0.950      ;
; 0.339  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.411      ; 0.951      ;
; 0.349  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.411      ; 0.961      ;
; 0.349  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.411      ; 0.961      ;
; 0.382  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.411      ; 0.994      ;
; 0.394  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync1                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                                                                                                          ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.638      ;
; 0.397  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[15]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[7]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 0.640      ;
; 0.415  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[13]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[5]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.659      ;
; 0.416  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[15]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[7]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 0.659      ;
; 0.417  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[15]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 0.660      ;
; 0.543  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[12]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[4]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.085      ; 0.799      ;
; 0.552  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.411      ; 1.164      ;
; 0.566  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[23]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[15]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 0.809      ;
; 0.567  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[13]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[5]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.811      ;
; 0.572  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[7]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 0.815      ;
; 0.572  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[7]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 0.815      ;
; 0.574  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[17]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.818      ;
; 0.574  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[17]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.818      ;
; 0.579  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[9]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.823      ;
; 0.580  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[3]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.824      ;
; 0.580  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[3]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.824      ;
; 0.582  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[9]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.826      ;
; 0.593  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[5]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 0.836      ;
; 0.597  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[5]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 0.840      ;
; 0.603  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[11]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.074      ; 0.848      ;
; 0.607  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[11]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.074      ; 0.852      ;
; 0.625  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.039      ; 0.835      ;
; 0.626  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.039      ; 0.836      ;
; 0.629  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.039      ; 0.839      ;
; 0.630  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.039      ; 0.840      ;
; 0.645  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.039      ; 0.855      ;
; 0.651  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.039      ; 0.861      ;
; 0.677  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.039      ; 0.887      ;
; 0.689  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 2.124      ;
; 0.700  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 2.135      ;
; 0.718  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[23]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[15]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 0.962      ;
; 0.730  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[1]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 0.973      ;
; 0.755  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[15]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[7]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.102      ; 1.028      ;
; 0.766  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.411      ; 1.378      ;
; 0.799  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 2.234      ;
; 0.801  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[7]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.450      ; 0.972      ;
; 0.804  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[4]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.450      ; 0.975      ;
; 0.806  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.617      ; 4.327      ;
; 0.809  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[22]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[14]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.068      ; 1.048      ;
; 0.810  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 2.245      ;
; 0.816  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[5]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.450      ; 0.987      ;
; 0.817  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[22]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[14]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.467      ; 1.455      ;
; 0.817  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[6]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.450      ; 0.988      ;
; 0.851  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[13]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.083      ; 1.105      ;
; 0.855  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[13]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[5]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.069      ; 1.095      ;
; 0.895  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[20]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[12]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.467      ; 1.533      ;
; 0.905  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.121      ;
; 0.907  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.123      ;
; 0.909  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 2.344      ;
; 0.911  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.127      ;
; 0.912  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.128      ;
; 0.919  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.135      ;
; 0.920  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 2.355      ;
; 0.923  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.139      ;
; 0.925  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.141      ;
; 0.930  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.146      ;
; 0.933  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.149      ;
; 0.942  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[15]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 1.186      ;
; 0.944  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.160      ;
; 0.944  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[15]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 1.188      ;
; 0.950  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[13]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.074      ; 1.195      ;
; 0.955  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[12]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[4]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.073      ; 1.199      ;
; 0.971  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[13]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.072      ; 1.214      ;
; 0.972  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[14]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[6]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.084      ; 1.227      ;
; 1.004  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.220      ;
; 1.006  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.222      ;
; 1.017  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.233      ;
; 1.017  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[20]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[12]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.071      ; 1.259      ;
; 1.019  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 2.454      ;
; 1.022  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.238      ;
; 1.024  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.240      ;
; 1.029  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.245      ;
; 1.033  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.249      ;
; 1.035  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.251      ;
; 1.036  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[14]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[6]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.076      ; 1.283      ;
; 1.040  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 1.256      ;
; 1.042  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[20]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[12]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.103      ; 1.316      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.310 ; do_edge_detection:Inst_edge_detection|clk_div2          ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.451      ; 0.625      ;
; 0.173  ; do_edge_detection:Inst_edge_detection|clk_div2          ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.451      ; 0.608      ;
; 0.352  ; do_edge_detection:Inst_edge_detection|hsync_dummy       ; do_edge_detection:Inst_edge_detection|hsync_dummy                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353  ; do_edge_detection:Inst_edge_detection|state[1]          ; do_edge_detection:Inst_edge_detection|state[1]                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; sdram_rw:Inst_sdram_rw|we_buf2_r                        ; sdram_rw:Inst_sdram_rw|we_buf2_r                                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; do_black_white:Inst_black_white|state[1]                ; do_black_white:Inst_black_white|state[1]                                                                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; do_black_white:Inst_black_white|led_done_r              ; do_black_white:Inst_black_white|led_done_r                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram_rw:Inst_sdram_rw|cyc_i_r                          ; sdram_rw:Inst_sdram_rw|cyc_i_r                                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram_rw:Inst_sdram_rw|we_i_r                           ; sdram_rw:Inst_sdram_rw|we_i_r                                                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram_rw:Inst_sdram_rw|led_done_r                       ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; do_black_white:Inst_black_white|we_buf2_r               ; do_black_white:Inst_black_white|we_buf2_r                                                                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; VGA:Inst_VGA|activeArea                                 ; VGA:Inst_VGA|activeArea                                                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.364  ; do_edge_detection:Inst_edge_detection|state[0]          ; do_edge_detection:Inst_edge_detection|state[0]                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.608      ;
; 0.386  ; do_edge_detection:Inst_edge_detection|rd_cntr[16]       ; do_edge_detection:Inst_edge_detection|rd_cntr[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.630      ;
; 0.386  ; do_edge_detection:Inst_edge_detection|ColsCounter[8]    ; do_edge_detection:Inst_edge_detection|ColsCounter[8]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.630      ;
; 0.386  ; do_black_white:Inst_black_white|rw_cntr[16]             ; do_black_white:Inst_black_white|rw_cntr[16]                                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.630      ;
; 0.386  ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                  ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.630      ;
; 0.387  ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                      ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.630      ;
; 0.390  ; wraddress_buf_2[2]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.499      ; 1.110      ;
; 0.395  ; VGA:Inst_VGA|Hcnt[6]                                    ; VGA:Inst_VGA|Hsync                                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.638      ;
; 0.399  ; do_edge_detection:Inst_edge_detection|rdaddr_buf2_r[16] ; do_edge_detection:Inst_edge_detection|rdaddr_buf2_r[16]                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399  ; do_black_white:Inst_black_white|rdaddr_buf2_r[16]       ; do_black_white:Inst_black_white|rdaddr_buf2_r[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399  ; Address_Generator:Inst_Address_Generator|val[16]        ; Address_Generator:Inst_Address_Generator|val[16]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399  ; sdram_rw:Inst_sdram_rw|addr_buf2_r[16]                  ; sdram_rw:Inst_sdram_rw|addr_buf2_r[16]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399  ; do_black_white:Inst_black_white|wraddr_buf2_r[16]       ; do_black_white:Inst_black_white|wraddr_buf2_r[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.643      ;
; 0.406  ; do_edge_detection:Inst_edge_detection|wr_cntr[16]       ; do_edge_detection:Inst_edge_detection|wr_cntr[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.650      ;
; 0.454  ; sdram_rw:Inst_sdram_rw|state[0]                         ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.697      ;
; 0.456  ; do_edge_detection:Inst_edge_detection|state[1]          ; do_edge_detection:Inst_edge_detection|state[2]                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.700      ;
; 0.490  ; wraddress_buf_2[3]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.485      ; 1.196      ;
; 0.498  ; wraddress_buf_2[2]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.499      ; 1.218      ;
; 0.506  ; VGA:Inst_VGA|Hcnt[4]                                    ; VGA:Inst_VGA|Hsync                                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.749      ;
; 0.515  ; rdaddress_buf_1[6]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.423      ; 1.159      ;
; 0.518  ; wraddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.499      ; 1.238      ;
; 0.524  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.429      ; 1.174      ;
; 0.535  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.499      ; 1.255      ;
; 0.536  ; rdaddress_buf_1[5]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.181      ;
; 0.537  ; rdaddress_buf_1[7]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.182      ;
; 0.548  ; rdaddress_buf_1[12]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.427      ; 1.196      ;
; 0.550  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.430      ; 1.201      ;
; 0.551  ; wraddress_buf_2[12]                                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.500      ; 1.272      ;
; 0.552  ; rdaddress_buf_2[2]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.422      ; 1.195      ;
; 0.553  ; rdaddress_buf_1[10]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.198      ;
; 0.554  ; wraddress_buf_2[9]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.500      ; 1.275      ;
; 0.557  ; wraddress_buf_2[7]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.485      ; 1.263      ;
; 0.557  ; rdaddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.432      ; 1.210      ;
; 0.558  ; rdaddress_buf_1[9]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.426      ; 1.205      ;
; 0.563  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.445      ; 1.229      ;
; 0.564  ; wraddress_buf_2[1]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.486      ; 1.271      ;
; 0.565  ; rdaddress_buf_1[7]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.207      ;
; 0.566  ; rdaddress_buf_1[10]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.211      ;
; 0.568  ; rdaddress_buf_1[10]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.427      ; 1.216      ;
; 0.570  ; rdaddress_buf_1[6]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.416      ; 1.207      ;
; 0.571  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.432      ; 1.224      ;
; 0.572  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.445      ; 1.238      ;
; 0.573  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.430      ; 1.224      ;
; 0.575  ; rdaddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.441      ; 1.237      ;
; 0.575  ; rdaddress_buf_1[9]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.224      ;
; 0.579  ; wraddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.486      ; 1.286      ;
; 0.582  ; do_edge_detection:Inst_edge_detection|rd_cntr[1]        ; do_edge_detection:Inst_edge_detection|rd_cntr[1]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.826      ;
; 0.582  ; do_black_white:Inst_black_white|rw_cntr[5]              ; do_black_white:Inst_black_white|rw_cntr[5]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.827      ;
; 0.583  ; do_edge_detection:Inst_edge_detection|rd_cntr[7]        ; do_edge_detection:Inst_edge_detection|rd_cntr[7]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.827      ;
; 0.583  ; do_black_white:Inst_black_white|rw_cntr[3]              ; do_black_white:Inst_black_white|rw_cntr[3]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.828      ;
; 0.583  ; do_black_white:Inst_black_white|rw_cntr[7]              ; do_black_white:Inst_black_white|rw_cntr[7]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.828      ;
; 0.584  ; debounce:Inst_debounce_reset|c[9]                       ; debounce:Inst_debounce_reset|c[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.827      ;
; 0.584  ; do_edge_detection:Inst_edge_detection|rd_cntr[3]        ; do_edge_detection:Inst_edge_detection|rd_cntr[3]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.828      ;
; 0.584  ; do_black_white:Inst_black_white|rw_cntr[11]             ; do_black_white:Inst_black_white|rw_cntr[11]                                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.828      ;
; 0.585  ; debounce:Inst_debounce_reset|c[7]                       ; debounce:Inst_debounce_reset|c[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585  ; debounce:Inst_debounce_reset|c[11]                      ; debounce:Inst_debounce_reset|c[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585  ; VGA:Inst_VGA|Hcnt[3]                                    ; VGA:Inst_VGA|Hcnt[3]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585  ; do_edge_detection:Inst_edge_detection|rd_cntr[5]        ; do_edge_detection:Inst_edge_detection|rd_cntr[5]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.829      ;
; 0.585  ; do_edge_detection:Inst_edge_detection|rd_cntr[11]       ; do_edge_detection:Inst_edge_detection|rd_cntr[11]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.829      ;
; 0.585  ; do_edge_detection:Inst_edge_detection|rd_cntr[13]       ; do_edge_detection:Inst_edge_detection|rd_cntr[13]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.829      ;
; 0.585  ; sdram_rw:Inst_sdram_rw|rw_cntr[3]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[3]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585  ; sdram_rw:Inst_sdram_rw|rw_cntr[5]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[5]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585  ; sdram_rw:Inst_sdram_rw|rw_cntr[7]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586  ; wraddress_buf_2[10]                                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.485      ; 1.292      ;
; 0.586  ; debounce:Inst_debounce_reset|c[1]                       ; debounce:Inst_debounce_reset|c[1]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586  ; debounce:Inst_debounce_reset|c[15]                      ; debounce:Inst_debounce_reset|c[15]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586  ; debounce:Inst_debounce_reset|c[17]                      ; debounce:Inst_debounce_reset|c[17]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586  ; do_edge_detection:Inst_edge_detection|ColsCounter[2]    ; do_edge_detection:Inst_edge_detection|ColsCounter[2]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586  ; do_edge_detection:Inst_edge_detection|ColsCounter[4]    ; do_edge_detection:Inst_edge_detection|ColsCounter[4]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586  ; do_black_white:Inst_black_white|rw_cntr[9]              ; do_black_white:Inst_black_white|rw_cntr[9]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586  ; do_black_white:Inst_black_white|rw_cntr[13]             ; do_black_white:Inst_black_white|rw_cntr[13]                                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586  ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                      ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586  ; sdram_rw:Inst_sdram_rw|rw_cntr[13]                      ; sdram_rw:Inst_sdram_rw|rw_cntr[13]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587  ; debounce:Inst_debounce_resend|c[9]                      ; debounce:Inst_debounce_resend|c[9]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.827      ;
; 0.587  ; debounce:Inst_debounce_reset|c[13]                      ; debounce:Inst_debounce_reset|c[13]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587  ; VGA:Inst_VGA|Hcnt[1]                                    ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587  ; do_edge_detection:Inst_edge_detection|rd_cntr[9]        ; do_edge_detection:Inst_edge_detection|rd_cntr[9]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.831      ;
; 0.587  ; do_edge_detection:Inst_edge_detection|ColsCounter[1]    ; do_edge_detection:Inst_edge_detection|ColsCounter[1]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.831      ;
; 0.587  ; do_edge_detection:Inst_edge_detection|ColsCounter[5]    ; do_edge_detection:Inst_edge_detection|ColsCounter[5]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.831      ;
; 0.587  ; do_black_white:Inst_black_white|rw_cntr[1]              ; do_black_white:Inst_black_white|rw_cntr[1]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.832      ;
; 0.587  ; do_black_white:Inst_black_white|rw_cntr[6]              ; do_black_white:Inst_black_white|rw_cntr[6]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.832      ;
; 0.587  ; do_black_white:Inst_black_white|rw_cntr[14]             ; do_black_white:Inst_black_white|rw_cntr[14]                                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.831      ;
; 0.587  ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587  ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                      ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.829      ;
; 0.588  ; debounce:Inst_debounce_resend|c[7]                      ; debounce:Inst_debounce_resend|c[7]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.828      ;
; 0.588  ; debounce:Inst_debounce_resend|c[11]                     ; debounce:Inst_debounce_resend|c[11]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.828      ;
; 0.588  ; debounce:Inst_debounce_resend|c[15]                     ; debounce:Inst_debounce_resend|c[15]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.829      ;
; 0.588  ; debounce:Inst_debounce_resend|c[17]                     ; debounce:Inst_debounce_resend|c[17]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.829      ;
+--------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.216 ; ov7670_capture:Inst_ov7670_capture|latched_d[1] ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.906      ; 0.793      ;
; 0.236 ; ov7670_capture:Inst_ov7670_capture|latched_d[3] ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.906      ; 0.813      ;
; 0.238 ; ov7670_capture:Inst_ov7670_capture|latched_d[7] ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.906      ; 0.815      ;
; 0.239 ; ov7670_capture:Inst_ov7670_capture|latched_d[0] ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.906      ; 0.816      ;
; 0.255 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.732      ; 1.188      ;
; 0.263 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.332      ; 4.876      ;
; 0.264 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.327      ; 4.872      ;
; 0.264 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.327      ; 4.872      ;
; 0.270 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.590      ; 4.141      ;
; 0.271 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.585      ; 4.137      ;
; 0.271 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.585      ; 4.137      ;
; 0.273 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.320      ; 4.874      ;
; 0.273 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.436      ; 3.990      ;
; 0.274 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.315      ; 4.870      ;
; 0.274 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.315      ; 4.870      ;
; 0.274 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.431      ; 3.986      ;
; 0.274 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.431      ; 3.986      ;
; 0.294 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.849      ; 4.424      ;
; 0.295 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.844      ; 4.420      ;
; 0.295 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.844      ; 4.420      ;
; 0.314 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.323      ; 4.918      ;
; 0.315 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.318      ; 4.914      ;
; 0.315 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.318      ; 4.914      ;
; 0.315 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.582      ; 4.178      ;
; 0.316 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.577      ; 4.174      ;
; 0.316 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.577      ; 4.174      ;
; 0.324 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.670      ; 4.275      ;
; 0.325 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.665      ; 4.271      ;
; 0.325 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.665      ; 4.271      ;
; 0.330 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.314      ; 4.925      ;
; 0.331 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.309      ; 4.921      ;
; 0.331 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.309      ; 4.921      ;
; 0.334 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.286      ; 4.901      ;
; 0.335 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.281      ; 4.897      ;
; 0.335 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.281      ; 4.897      ;
; 0.337 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.615      ; 4.233      ;
; 0.338 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.610      ; 4.229      ;
; 0.338 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.610      ; 4.229      ;
; 0.338 ; ov7670_capture:Inst_ov7670_capture|latched_d[4] ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.906      ; 0.915      ;
; 0.338 ; ov7670_capture:Inst_ov7670_capture|latched_d[5] ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.906      ; 0.915      ;
; 0.343 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.668      ; 4.292      ;
; 0.344 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.663      ; 4.288      ;
; 0.344 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.663      ; 4.288      ;
; 0.346 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.614      ; 4.241      ;
; 0.347 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.609      ; 4.237      ;
; 0.347 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.609      ; 4.237      ;
; 0.351 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.422      ; 5.054      ;
; 0.352 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.417      ; 5.050      ;
; 0.352 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.417      ; 5.050      ;
; 0.354 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.591      ; 5.226      ;
; 0.355 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.615      ; 4.251      ;
; 0.356 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.610      ; 4.247      ;
; 0.356 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.610      ; 4.247      ;
; 0.360 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.685      ; 4.326      ;
; 0.361 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.680      ; 4.322      ;
; 0.361 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.680      ; 4.322      ;
; 0.369 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.996      ; 4.646      ;
; 0.370 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.991      ; 4.642      ;
; 0.370 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.991      ; 4.642      ;
; 0.372 ; ov7670_capture:Inst_ov7670_capture|latched_d[6] ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.906      ; 0.949      ;
; 0.373 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.203      ; 4.857      ;
; 0.373 ; ov7670_capture:Inst_ov7670_capture|latched_d[2] ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; -0.500       ; 0.906      ; 0.950      ;
; 0.374 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.198      ; 4.853      ;
; 0.374 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.198      ; 4.853      ;
; 0.382 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.787      ; 4.450      ;
; 0.383 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.782      ; 4.446      ;
; 0.383 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.782      ; 4.446      ;
; 0.385 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.919      ; 4.585      ;
; 0.386 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.914      ; 4.581      ;
; 0.386 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_we_reg           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.914      ; 4.581      ;
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.388 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.945      ; 4.614      ;
; 0.389 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.372      ; 4.042      ;
; 0.389 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.940      ; 4.610      ;
; 0.389 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.940      ; 4.610      ;
; 0.390 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.367      ; 4.038      ;
; 0.390 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.367      ; 4.038      ;
; 0.395 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.618      ; 5.294      ;
; 0.396 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.613      ; 5.290      ;
; 0.396 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.613      ; 5.290      ;
; 0.397 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.596      ; 5.274      ;
; 0.398 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.591      ; 5.270      ;
; 0.398 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 0.039      ; 0.608      ;
; 0.404 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.808      ; 4.493      ;
; 0.405 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.803      ; 4.489      ;
; 0.405 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.803      ; 4.489      ;
; 0.405 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                                                          ; ov7670_pclk                                                      ; ov7670_pclk ; 0.000        ; 1.148      ; 1.724      ;
; 0.407 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.345      ; 5.033      ;
; 0.408 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.340      ; 5.029      ;
; 0.408 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.340      ; 5.029      ;
; 0.408 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.397      ; 4.086      ;
; 0.409 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.392      ; 4.082      ;
; 0.409 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.392      ; 4.082      ;
; 0.413 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.210      ; 4.904      ;
; 0.414 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.565      ; 4.260      ;
; 0.414 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.205      ; 4.900      ;
; 0.414 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_we_reg           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 4.205      ; 4.900      ;
; 0.414 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.859      ; 4.554      ;
; 0.415 ; wren_buf_1                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 3.560      ; 4.256      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.293 ; sdram_rw:Inst_sdram_rw|addr_i_r[9]                           ; sdram_controller:Inst_sdram_controller|address_r[9]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 0.646      ;
; 0.294 ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                           ; sdram_controller:Inst_sdram_controller|address_r[2]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 0.647      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|init_done             ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|do_refresh            ; sdram_controller:Inst_sdram_controller|do_refresh            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|current_state[1]      ; sdram_controller:Inst_sdram_controller|current_state[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|ack_o_r               ; sdram_controller:Inst_sdram_controller|ack_o_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sdram_controller:Inst_sdram_controller|current_state[2]      ; sdram_controller:Inst_sdram_controller|current_state[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sdram_controller:Inst_sdram_controller|stb_i_r               ; sdram_controller:Inst_sdram_controller|stb_i_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sdram_controller:Inst_sdram_controller|current_state[0]      ; sdram_controller:Inst_sdram_controller|current_state[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.400 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.414 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.417 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.433 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[7]                        ; rdaddress_buf_1[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.800      ;
; 0.435 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[3]                        ; wrdata_buf_2[3]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.790      ;
; 0.436 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[3]                        ; rdaddress_buf_1[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.803      ;
; 0.436 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[1]                        ; rdaddress_buf_1[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.803      ;
; 0.436 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[2]                        ; wrdata_buf_2[2]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.791      ;
; 0.436 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[1]                        ; wrdata_buf_2[1]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.791      ;
; 0.444 ; do_black_white:Inst_black_white|wraddr_buf2_r[7]             ; wraddress_buf_2[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.800      ;
; 0.449 ; do_black_white:Inst_black_white|wraddr_buf2_r[1]             ; wraddress_buf_2[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.805      ;
; 0.451 ; sdram_rw:Inst_sdram_rw|addr_i_r[16]                          ; sdram_controller:Inst_sdram_controller|address_r[16]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.812      ;
; 0.451 ; sdram_rw:Inst_sdram_rw|addr_i_r[21]                          ; sdram_controller:Inst_sdram_controller|address_r[21]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.812      ;
; 0.454 ; sdram_rw:Inst_sdram_rw|addr_i_r[14]                          ; sdram_controller:Inst_sdram_controller|address_r[14]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.815      ;
; 0.457 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[4]                        ; rdaddress_buf_1[4]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.824      ;
; 0.457 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[2]                        ; rdaddress_buf_1[2]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.824      ;
; 0.462 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[6]                        ; rdaddress_buf_1[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.829      ;
; 0.464 ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.707      ;
; 0.464 ; do_black_white:Inst_black_white|rdaddr_buf2_r[6]             ; rdaddress_buf_2[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 0.817      ;
; 0.464 ; do_black_white:Inst_black_white|wraddr_buf2_r[6]             ; wraddress_buf_2[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.820      ;
; 0.466 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[13]                       ; rdaddress_buf_1[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 0.823      ;
; 0.466 ; sdram_rw:Inst_sdram_rw|addr_i_r[11]                          ; sdram_controller:Inst_sdram_controller|address_r[11]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 0.817      ;
; 0.467 ; do_black_white:Inst_black_white|wraddr_buf2_r[4]             ; wraddress_buf_2[4]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.823      ;
; 0.468 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[14]                       ; rdaddress_buf_1[14]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 0.825      ;
; 0.471 ; do_black_white:Inst_black_white|wraddr_buf2_r[13]            ; wraddress_buf_2[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.827      ;
; 0.472 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[9]                        ; wrdata_buf_2[9]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.827      ;
; 0.472 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[7]                        ; wrdata_buf_2[7]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.827      ;
; 0.473 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]                        ; wrdata_buf_2[5]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.828      ;
; 0.473 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[6]                        ; wrdata_buf_2[6]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.828      ;
; 0.473 ; sdram_rw:Inst_sdram_rw|addr_i_r[24]                          ; sdram_controller:Inst_sdram_controller|address_r[24]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.834      ;
; 0.474 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[10]                       ; wrdata_buf_2[10]                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.829      ;
; 0.477 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[11]                       ; wrdata_buf_2[11]                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.832      ;
; 0.477 ; Address_Generator:Inst_Address_Generator|val[16]             ; rdaddress_buf_1[16]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.832      ;
; 0.479 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                       ; rdaddress_buf_1[16]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.835      ;
; 0.481 ; do_black_white:Inst_black_white|rdaddr_buf2_r[1]             ; rdaddress_buf_2[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 0.834      ;
; 0.484 ; do_black_white:Inst_black_white|rdaddr_buf2_r[12]            ; rdaddress_buf_2[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.848      ;
; 0.487 ; Address_Generator:Inst_Address_Generator|val[5]              ; rdaddress_buf_1[5]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.853      ;
; 0.488 ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                           ; sdram_controller:Inst_sdram_controller|address_r[8]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 0.839      ;
; 0.488 ; Address_Generator:Inst_Address_Generator|val[3]              ; rdaddress_buf_1[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.854      ;
; 0.489 ; Address_Generator:Inst_Address_Generator|val[7]              ; rdaddress_buf_1[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.855      ;
; 0.491 ; Address_Generator:Inst_Address_Generator|val[0]              ; rdaddress_buf_1[0]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.857      ;
; 0.492 ; Address_Generator:Inst_Address_Generator|val[10]             ; rdaddress_buf_1[10]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.847      ;
; 0.492 ; Address_Generator:Inst_Address_Generator|val[1]              ; rdaddress_buf_1[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.858      ;
; 0.497 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[10]                       ; rdaddress_buf_1[10]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.853      ;
; 0.500 ; Address_Generator:Inst_Address_Generator|val[15]             ; rdaddress_buf_1[15]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.856      ;
; 0.501 ; Address_Generator:Inst_Address_Generator|val[8]              ; rdaddress_buf_1[8]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.857      ;
; 0.503 ; do_black_white:Inst_black_white|rdaddr_buf2_r[9]             ; rdaddress_buf_2[9]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.867      ;
; 0.506 ; Address_Generator:Inst_Address_Generator|val[12]             ; rdaddress_buf_1[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.862      ;
; 0.507 ; do_black_white:Inst_black_white|rdaddr_buf2_r[13]            ; rdaddress_buf_2[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.871      ;
; 0.509 ; sdram_controller:Inst_sdram_controller|address_r[23]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[0]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.510 ; sdram_controller:Inst_sdram_controller|address_r[24]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[1]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.751      ;
; 0.560 ; Address_Generator:Inst_Address_Generator|val[2]              ; rdaddress_buf_1[2]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.926      ;
; 0.561 ; Address_Generator:Inst_Address_Generator|val[4]              ; rdaddress_buf_1[4]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.927      ;
; 0.580 ; Address_Generator:Inst_Address_Generator|val[6]              ; rdaddress_buf_1[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.946      ;
; 0.583 ; Address_Generator:Inst_Address_Generator|val[14]             ; rdaddress_buf_1[14]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.939      ;
; 0.585 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Address_Generator:Inst_Address_Generator|val[11]             ; rdaddress_buf_1[11]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.944      ;
; 0.589 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[5]                        ; rdaddress_buf_1[5]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.960      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[3]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[3]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[5]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[5]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[13]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[13]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[15]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[15]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.387      ; 0.943      ;
; 0.356 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.387      ; 0.953      ;
; 0.374 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.387      ; 0.962      ;
; 0.392 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.387      ; 0.980      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.642      ;
; 0.401 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.642      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.387      ; 0.992      ;
; 0.407 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.387      ; 0.995      ;
; 0.470 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.711      ;
; 0.471 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.712      ;
; 0.477 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.718      ;
; 0.478 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.719      ;
; 0.479 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.720      ;
; 0.483 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.724      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.750      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.750      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.750      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.750      ;
; 0.510 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.751      ;
; 0.511 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.752      ;
; 0.511 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.752      ;
; 0.512 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.753      ;
; 0.512 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.753      ;
; 0.523 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.764      ;
; 0.564 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.803      ;
; 0.571 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.814      ;
; 0.583 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.824      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.825      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.825      ;
; 0.585 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.826      ;
; 0.586 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.831      ;
; 0.594 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.835      ;
; 0.594 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.835      ;
; 0.594 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.835      ;
; 0.594 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.835      ;
; 0.596 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.837      ;
; 0.596 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.837      ;
; 0.597 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.838      ;
; 0.599 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.840      ;
; 0.600 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.842      ;
; 0.604 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.848      ;
; 0.617 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.858      ;
; 0.619 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.860      ;
; 0.620 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.387      ; 1.208      ;
; 0.621 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.862      ;
; 0.621 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.863      ;
; 0.674 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.387      ; 1.262      ;
; 0.694 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.941      ;
; 0.717 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.958      ;
; 0.738 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.977      ;
; 0.743 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.984      ;
; 0.816 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.070      ;
; 0.821 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.062      ;
; 0.830 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.067      ;
; 0.880 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.121      ;
; 0.883 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.124      ;
; 0.883 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.124      ;
; 0.886 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.128      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                               ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.365 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.608      ;
; 0.386 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.629      ;
; 0.393 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.636      ;
; 0.398 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.039      ; 0.608      ;
; 0.491 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.477      ; 1.139      ;
; 0.501 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.477      ; 1.149      ;
; 0.580 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.088      ; 0.839      ;
; 0.592 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.835      ;
; 0.594 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.837      ;
; 0.594 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.477      ; 1.242      ;
; 0.600 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.852      ;
; 0.613 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.856      ;
; 0.614 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.477      ; 1.262      ;
; 0.627 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.039      ; 0.837      ;
; 0.631 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.874      ;
; 0.637 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.039      ; 0.847      ;
; 0.639 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.039      ; 0.849      ;
; 0.640 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.039      ; 0.850      ;
; 0.640 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.039      ; 0.850      ;
; 0.643 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 0.859      ;
; 0.646 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.039      ; 0.856      ;
; 0.669 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.039      ; 0.879      ;
; 0.750 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 0.993      ;
; 0.767 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.010      ;
; 0.879 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.123      ;
; 0.886 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.129      ;
; 0.889 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.134      ;
; 0.895 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.138      ;
; 0.898 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.141      ;
; 0.901 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.144      ;
; 0.909 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.125      ;
; 0.909 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.152      ;
; 0.911 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.127      ;
; 0.913 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.129      ;
; 0.918 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.134      ;
; 0.920 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.136      ;
; 0.920 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.136      ;
; 0.921 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.137      ;
; 0.922 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.138      ;
; 0.924 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.140      ;
; 0.932 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.148      ;
; 0.950 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.166      ;
; 0.964 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.477      ; 1.612      ;
; 0.979 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.222      ;
; 0.985 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.228      ;
; 0.988 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.233      ;
; 0.995 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.239      ;
; 1.000 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.244      ;
; 1.005 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.248      ;
; 1.006 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.249      ;
; 1.008 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.251      ;
; 1.016 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.259      ;
; 1.019 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.235      ;
; 1.019 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.235      ;
; 1.021 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.237      ;
; 1.023 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.239      ;
; 1.025 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.268      ;
; 1.030 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.246      ;
; 1.030 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.246      ;
; 1.032 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.248      ;
; 1.034 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.250      ;
; 1.036 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.279      ;
; 1.047 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.290      ;
; 1.049 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.265      ;
; 1.049 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.292      ;
; 1.060 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.276      ;
; 1.091 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.477      ; 1.739      ;
; 1.095 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.338      ;
; 1.098 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.342      ;
; 1.105 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.348      ;
; 1.106 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.349      ;
; 1.109 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.353      ;
; 1.115 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.358      ;
; 1.118 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.361      ;
; 1.129 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.345      ;
; 1.129 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.372      ;
; 1.131 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.347      ;
; 1.133 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.349      ;
; 1.135 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.072      ; 1.378      ;
; 1.140 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.356      ;
; 1.142 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.358      ;
; 1.144 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.045      ; 1.360      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                             ; Launch Clock                                                                                                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.972      ; 3.121      ;
; -1.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.972      ; 3.121      ;
; -1.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.972      ; 3.121      ;
; -1.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.972      ; 3.121      ;
; -1.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.972      ; 3.121      ;
; -1.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.972      ; 3.121      ;
; -1.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.972      ; 3.121      ;
; -1.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.972      ; 3.121      ;
; -0.991 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.972      ; 3.175      ;
; -0.991 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.972      ; 3.175      ;
; -0.991 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.972      ; 3.175      ;
; -0.991 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.972      ; 3.175      ;
; -0.991 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.972      ; 3.175      ;
; -0.991 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.972      ; 3.175      ;
; -0.991 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.972      ; 3.175      ;
; -0.991 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.972      ; 3.175      ;
; 1.046  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 3.455      ; 3.121      ;
; 1.492  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 3.455      ; 3.175      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.037 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.142      ; 3.024      ;
; 0.037 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.142      ; 3.024      ;
; 0.037 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.142      ; 3.024      ;
; 0.037 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.142      ; 3.024      ;
; 0.037 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.142      ; 3.024      ;
; 0.037 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.142      ; 3.024      ;
; 0.037 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.142      ; 3.024      ;
; 0.037 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 2.142      ; 3.024      ;
+-------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                       ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 7.638 ; reset_BW_entity ; do_edge_detection:Inst_edge_detection|clk_div2 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.160     ; 2.201      ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                             ; Launch Clock                                                                                                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.011 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 3.617      ; 3.010      ;
; -0.554 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 3.617      ; 2.967      ;
; 1.575  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 3.010      ;
; 1.575  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 3.010      ;
; 1.575  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 3.010      ;
; 1.575  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 3.010      ;
; 1.575  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 3.010      ;
; 1.575  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 3.010      ;
; 1.575  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 3.010      ;
; 1.575  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 1.031      ; 3.010      ;
; 2.032  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.031      ; 2.967      ;
; 2.032  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.031      ; 2.967      ;
; 2.032  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.031      ; 2.967      ;
; 2.032  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.031      ; 2.967      ;
; 2.032  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.031      ; 2.967      ;
; 2.032  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.031      ; 2.967      ;
; 2.032  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.031      ; 2.967      ;
; 2.032  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 1.031      ; 2.967      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.255 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 2.700      ; 2.696      ;
; -0.255 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 2.700      ; 2.696      ;
; -0.255 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 2.700      ; 2.696      ;
; -0.255 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 2.700      ; 2.696      ;
; -0.255 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 2.700      ; 2.696      ;
; -0.255 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 2.700      ; 2.696      ;
; -0.255 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 2.700      ; 2.696      ;
; -0.255 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 2.700      ; 2.696      ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                        ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.716 ; reset_BW_entity ; do_edge_detection:Inst_edge_detection|clk_div2 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.188      ; 2.095      ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ov7670_pclk'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock       ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; ov7670_pclk ; Rise       ; ov7670_pclk                                                                                                                                                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_we_reg       ;
+--------+--------------+----------------+------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8]                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[4]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[5]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[6]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[7]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[0]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[10]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[11]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[12]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[13]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[14]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[15]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[16]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[17]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[18]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[19]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[1]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[20]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[21]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[2]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[3]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[5]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[6]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[7]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[8]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[9]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[4]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[5]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[6]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[7]                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[0]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[10]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[11]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[12]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[13]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[14]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[15]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[16]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[17]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[18]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[19]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[1]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[20]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[21]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[22]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[2]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[3]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[4]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[5]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[6]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[7]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[8]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[9]                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync1                                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[12]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[13]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[14]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[15]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[20]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[22]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[4]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[5]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[6]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[7]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[12]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[13]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[14]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[15]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[20]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[21]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[22]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[23]                                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[4]                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[5]                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                               ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.398 ; -1.398       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ;
; -1.397 ; -1.397       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6] ;
; -1.396 ; -1.396       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ;
; -1.396 ; -1.396       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4] ;
; -1.395 ; -1.395       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ;
; -1.394 ; -1.394       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ;
; -1.394 ; -1.394       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ;
; -1.393 ; -1.393       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ;
; -1.393 ; -1.393       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ;
; -1.393 ; -1.393       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ;
; -1.392 ; -1.392       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ;
; -1.392 ; -1.392       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ;
; -1.392 ; -1.392       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ;
; -1.391 ; -1.391       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ;
; -1.391 ; -1.391       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ;
; -1.391 ; -1.391       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ;
; -1.391 ; -1.391       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ;
; -1.391 ; -1.391       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ;
; -1.391 ; -1.391       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ;
; -1.391 ; -1.391       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ;
; -1.391 ; -1.391       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ;
; -1.390 ; -1.390       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ;
; -1.390 ; -1.390       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ;
; -1.390 ; -1.390       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ;
; -1.390 ; -1.390       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ;
; -1.387 ; -1.387       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ;
; -1.387 ; -1.387       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ;
; -1.379 ; -1.379       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3|datad                                          ;
; -1.374 ; -1.374       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] ;
; -1.364 ; -1.364       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]|datad                                            ;
; -1.364 ; -1.364       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ;
; -1.363 ; -1.363       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]|datad                                            ;
; -1.363 ; -1.363       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]|datac                                            ;
; -1.363 ; -1.363       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7] ;
; -1.362 ; -1.362       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]|datad                                            ;
; -1.362 ; -1.362       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]|datad                                            ;
; -1.361 ; -1.361       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]|datad                                            ;
; -1.361 ; -1.361       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ;
; -1.360 ; -1.360       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2|combout                                        ;
; -1.360 ; -1.360       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]|datad                                            ;
; -1.360 ; -1.360       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]|datad                                            ;
; -1.360 ; -1.360       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ;
; -1.359 ; -1.359       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]|datad                                            ;
; -1.359 ; -1.359       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]|datad                                            ;
; -1.359 ; -1.359       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]|datad                                            ;
; -1.358 ; -1.358       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]|datad                                            ;
; -1.358 ; -1.358       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]|datad                                            ;
; -1.358 ; -1.358       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]|datad                                            ;
; -1.357 ; -1.357       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]|datad                                            ;
; -1.357 ; -1.357       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]|datad                                            ;
; -1.357 ; -1.357       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]|datad                                            ;
; -1.357 ; -1.357       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]|datad                                            ;
; -1.357 ; -1.357       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]|datad                                            ;
; -1.357 ; -1.357       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]|datad                                            ;
; -1.357 ; -1.357       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]|datad                                            ;
; -1.356 ; -1.356       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]|datad                                            ;
; -1.356 ; -1.356       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]|datad                                            ;
; -1.356 ; -1.356       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]|datad                                            ;
; -1.356 ; -1.356       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]|datad                                            ;
; -1.352 ; -1.352       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]|datab                                            ;
; -1.350 ; -1.350       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]|datac                                            ;
; -1.350 ; -1.350       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]|datac                                            ;
; -1.349 ; -1.349       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]|datac                                            ;
; -1.349 ; -1.349       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]|datac                                            ;
; -1.349 ; -1.349       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]|dataa                                            ;
; -1.348 ; -1.348       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]|dataa                                            ;
; -1.345 ; -1.345       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3|combout                                        ;
; -1.336 ; -1.336       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|inclk[0]                                ;
; -1.336 ; -1.336       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|outclk                                  ;
; -1.307 ; -1.307       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|inclk[0]                                ;
; -1.307 ; -1.307       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|outclk                                  ;
; -1.299 ; -1.299       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3|combout                                        ;
; -1.295 ; -1.295       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]|dataa                                            ;
; -1.295 ; -1.295       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]|dataa                                            ;
; -1.294 ; -1.294       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]|datac                                            ;
; -1.294 ; -1.294       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]|datac                                            ;
; -1.294 ; -1.294       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]|datac                                            ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]|datac                                            ;
; -1.292 ; -1.292       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]|datab                                            ;
; -1.288 ; -1.288       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]|datad                                            ;
; -1.287 ; -1.287       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]|datad                                            ;
; -1.287 ; -1.287       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]|datad                                            ;
; -1.287 ; -1.287       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]|datad                                            ;
; -1.287 ; -1.287       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]|datad                                            ;
; -1.287 ; -1.287       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]|datad                                            ;
; -1.287 ; -1.287       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]|datad                                            ;
; -1.287 ; -1.287       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]|datad                                            ;
; -1.287 ; -1.287       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]|datad                                            ;
; -1.287 ; -1.287       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]|datad                                            ;
; -1.286 ; -1.286       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]|datad                                            ;
; -1.286 ; -1.286       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]|datad                                            ;
; -1.286 ; -1.286       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]|datad                                            ;
; -1.286 ; -1.286       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]|datad                                            ;
; -1.285 ; -1.285       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]|datad                                            ;
; -1.285 ; -1.285       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]|datad                                            ;
; -1.285 ; -1.285       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]|datad                                            ;
; -1.284 ; -1.284       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]|datad                                            ;
; -1.284 ; -1.284       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ;
; -1.283 ; -1.283       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2|combout                                        ;
; -1.283 ; -1.283       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]|datad                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                      ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]|clk                                                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[0]|clk                                                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[1]|clk                                                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]|clk                                                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[3]|clk                                                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[5]|clk                                                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]|clk                                                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[7]|clk                                                                     ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[0]|clk                                                                         ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[1]|clk                                                                         ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[2]|clk                                                                         ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[3]|clk                                                                         ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[4]|clk                                                                         ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[5]|clk                                                                         ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[6]|clk                                                                         ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[7]|clk                                                                         ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~clkctrl|inclk[0]                                                                            ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~clkctrl|outclk                                                                              ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[0]|clk                                                                                     ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[1]|clk                                                                                     ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[2]|clk                                                                                     ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[3]|clk                                                                                     ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[4]|clk                                                                                     ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[5]|clk                                                                                     ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[6]|clk                                                                                     ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[7]|clk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2|q                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------+
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[0]                                          ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[4]                                          ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[8]                                          ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[0]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[10]                                          ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[11]                                          ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[1]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[2]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[3]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[4]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[5]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[6]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[7]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[8]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[9]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[0]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[10]                                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[11]                                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[12]                                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[13]                                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[14]                                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[15]                                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[16]                                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[1]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[2]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[3]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[4]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[5]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[6]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[7]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[8]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[9]                                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_BW_entity                                          ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|ack_o_r           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[11]     ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[12]     ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[22]     ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[2]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[3]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[8]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|address_r[9]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_state[0]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_state[1]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[0]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[1]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[2]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[3]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[5]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[6]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[7]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[8]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[0]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[10]       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[11]       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[1]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[2]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[3]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[4]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[5]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[6]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[7]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[8]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[9]        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|do_refresh        ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_addr_r[12]   ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[0]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[11]     ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[1]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[2]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[3]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[5]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[6]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[7]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[8]      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|oe_r              ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[0]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[12] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[13] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[14] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[15] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[22] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[6]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|sioc                                                                                             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ;
; 9.756 ; 9.989        ; 0.233          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.776 ; 10.009       ; 0.233          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ;
; 9.882 ; 10.068       ; 0.186          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                             ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                             ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                             ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dat_i_r[0]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[0]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[0]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[1]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[2]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[3]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[4]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[5]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[6]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[7]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|ColsCounter[8]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|state[0]                                                                                                         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|state[1]                                                                                                         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|state[2]                                                                                                         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[0]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[1]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[2]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[3]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[4]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[5]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[6]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_buf1_r[7]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[10]                                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[11]                                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[12]                                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[1]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[3]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[4]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[5]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[6]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[7]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[9]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dat_i_r[10]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dat_i_r[11]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dat_i_r[1]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dat_i_r[4]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dat_i_r[7]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dat_i_r[8]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dat_i_r[9]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[10]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[12]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[13]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[14]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[15]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[8]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|state[1]                                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|state[3]                                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|we_buf2_r                                                                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|led_done_r                                                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|state[1]                                                                                                               ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_black_white:Inst_black_white|we_buf2_r                                                                                                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|hsync_dummy                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|led_done_r                                                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|vsync_dummy                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; do_edge_detection:Inst_edge_detection|we_buf2_r                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[13]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[14]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[15]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[16]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[17]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[18]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[19]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[20]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[21]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[22]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[23]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|addr_i_r[24]                                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|cyc_i_r                                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[0]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[10]                                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[11]                                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[1]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[2]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[3]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[4]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[6]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[7]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[8]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|dout_buf2_r[9]                                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|state[0]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|state[2]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_rw:Inst_sdram_rw|we_i_r                                                                                                                          ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_reset|c[12]                                                                                                                     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; debounce:Inst_debounce_reset|c[13]                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+----------------------------+-------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port                  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+----------------------------+-------------+-------+-------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]                 ; clk_50      ; 4.604 ; 4.865 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]                ; clk_50      ; 4.604 ; 4.865 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]                ; clk_50      ; 4.322 ; 4.569 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]                ; clk_50      ; 4.490 ; 4.776 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]                ; clk_50      ; 4.217 ; 4.434 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]                ; clk_50      ; 4.161 ; 4.382 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]                ; clk_50      ; 4.154 ; 4.365 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]                ; clk_50      ; 4.109 ; 4.327 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]                ; clk_50      ; 4.498 ; 4.724 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]                ; clk_50      ; 4.167 ; 4.398 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]                ; clk_50      ; 4.297 ; 4.549 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]               ; clk_50      ; 4.254 ; 4.493 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]               ; clk_50      ; 4.502 ; 4.747 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; 8.201 ; 8.571 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_black_white         ; clk_50      ; 7.990 ; 8.256 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_edge_detection      ; clk_50      ; 8.084 ; 8.171 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_take_snapshot          ; clk_50      ; 7.966 ; 8.258 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; 9.523 ; 9.831 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_black_white         ; clk_50      ; 8.562 ; 8.901 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_edge_detection      ; clk_50      ; 7.947 ; 8.348 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_take_snapshot          ; clk_50      ; 9.626 ; 9.885 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_RESET             ; clk_50      ; 5.149 ; 5.499 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_resend_reg_values ; clk_50      ; 4.528 ; 4.840 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; ov7670_data[*]             ; ov7670_pclk ; 2.504 ; 2.795 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[0]            ; ov7670_pclk ; 1.939 ; 2.181 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[1]            ; ov7670_pclk ; 2.484 ; 2.765 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[2]            ; ov7670_pclk ; 2.060 ; 2.321 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[3]            ; ov7670_pclk ; 1.406 ; 1.650 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[4]            ; ov7670_pclk ; 1.834 ; 2.011 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[5]            ; ov7670_pclk ; 1.373 ; 1.622 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[6]            ; ov7670_pclk ; 1.838 ; 2.015 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[7]            ; ov7670_pclk ; 2.504 ; 2.795 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_href                ; ov7670_pclk ; 2.061 ; 2.319 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_vsync               ; ov7670_pclk ; 1.753 ; 2.068 ; Fall       ; ov7670_pclk                                                      ;
+----------------------------+-------------+-------+-------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port                  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]                 ; clk_50      ; -3.376 ; -3.575 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]                ; clk_50      ; -3.849 ; -4.089 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]                ; clk_50      ; -3.575 ; -3.805 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]                ; clk_50      ; -3.671 ; -3.923 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]                ; clk_50      ; -3.478 ; -3.677 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]                ; clk_50      ; -3.424 ; -3.626 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]                ; clk_50      ; -3.417 ; -3.610 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]                ; clk_50      ; -3.376 ; -3.575 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]                ; clk_50      ; -3.748 ; -3.955 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]                ; clk_50      ; -3.429 ; -3.642 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]                ; clk_50      ; -3.555 ; -3.787 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]               ; clk_50      ; -3.515 ; -3.734 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]               ; clk_50      ; -3.751 ; -3.976 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; -5.062 ; -5.382 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_black_white         ; clk_50      ; -3.987 ; -4.309 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_edge_detection      ; clk_50      ; -4.267 ; -4.503 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_take_snapshot          ; clk_50      ; -4.448 ; -4.719 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; -5.252 ; -5.525 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_black_white         ; clk_50      ; -5.031 ; -5.318 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_edge_detection      ; clk_50      ; -4.856 ; -5.165 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_take_snapshot          ; clk_50      ; -5.555 ; -5.724 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_RESET             ; clk_50      ; -4.092 ; -4.441 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_resend_reg_values ; clk_50      ; -3.484 ; -3.811 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; ov7670_data[*]             ; ov7670_pclk ; -1.005 ; -1.238 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[0]            ; ov7670_pclk ; -1.547 ; -1.774 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[1]            ; ov7670_pclk ; -2.085 ; -2.357 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[2]            ; ov7670_pclk ; -1.678 ; -1.930 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[3]            ; ov7670_pclk ; -1.037 ; -1.265 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[4]            ; ov7670_pclk ; -1.447 ; -1.611 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[5]            ; ov7670_pclk ; -1.005 ; -1.238 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[6]            ; ov7670_pclk ; -1.451 ; -1.616 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[7]            ; ov7670_pclk ; -2.105 ; -2.386 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_href                ; ov7670_pclk ; -1.670 ; -1.912 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_vsync               ; ov7670_pclk ; -1.306 ; -1.606 ; Fall       ; ov7670_pclk                                                      ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_ADDR[*]        ; clk_50     ; 6.747  ; 6.433  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; clk_50     ; 5.419  ; 5.254  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; clk_50     ; 5.504  ; 5.375  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; clk_50     ; 6.022  ; 5.889  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; clk_50     ; 6.747  ; 6.433  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; clk_50     ; 5.510  ; 5.368  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; clk_50     ; 5.583  ; 5.492  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; clk_50     ; 6.130  ; 5.947  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; clk_50     ; 5.455  ; 5.475  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; clk_50     ; 6.050  ; 5.851  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; clk_50     ; 6.289  ; 6.010  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; clk_50     ; 5.460  ; 5.268  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; clk_50     ; 5.150  ; 5.116  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; clk_50     ; 4.750  ; 4.696  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; clk_50     ; 5.967  ; 5.715  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; clk_50     ; 5.149  ; 5.010  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; clk_50     ; 5.792  ; 5.642  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; clk_50     ; 8.104  ; 7.921  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; clk_50     ; 6.868  ; 6.735  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; clk_50     ; 4.619  ; 4.502  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; clk_50     ; 5.261  ; 5.112  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; clk_50     ; 4.971  ; 4.841  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; clk_50     ; 4.632  ; 4.551  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; clk_50     ; 5.050  ; 4.876  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; clk_50     ; 5.183  ; 5.029  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; clk_50     ; 5.846  ; 5.618  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; clk_50     ; 5.749  ; 5.479  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; clk_50     ; 5.834  ; 5.567  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; clk_50     ; 5.768  ; 5.507  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; clk_50     ; 6.091  ; 5.804  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; clk_50     ; 7.803  ; 7.665  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; clk_50     ; 8.104  ; 7.921  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; clk_50     ; 7.946  ; 7.786  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; clk_50     ; 8.100  ; 7.916  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; clk_50     ; 5.364  ; 5.204  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; clk_50     ; 6.368  ; 6.084  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]            ; clk_50     ; 7.650  ; 7.371  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]           ; clk_50     ; 7.650  ; 7.371  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]           ; clk_50     ; 7.211  ; 7.112  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[2]           ; clk_50     ; 7.618  ; 7.323  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[3]           ; clk_50     ; 7.277  ; 6.962  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[4]           ; clk_50     ; 7.470  ; 7.108  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[5]           ; clk_50     ; 6.589  ; 6.495  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[6]           ; clk_50     ; 7.598  ; 7.303  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[7]           ; clk_50     ; 7.367  ; 7.089  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]            ; clk_50     ; 9.686  ; 9.204  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]           ; clk_50     ; 8.722  ; 8.421  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]           ; clk_50     ; 9.026  ; 8.528  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[2]           ; clk_50     ; 8.508  ; 8.229  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[3]           ; clk_50     ; 9.412  ; 9.140  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[4]           ; clk_50     ; 8.440  ; 8.139  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[5]           ; clk_50     ; 9.686  ; 9.187  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[6]           ; clk_50     ; 8.498  ; 8.214  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[7]           ; clk_50     ; 9.479  ; 9.204  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]            ; clk_50     ; 9.296  ; 8.903  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]           ; clk_50     ; 6.555  ; 6.408  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]           ; clk_50     ; 8.508  ; 8.177  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[2]           ; clk_50     ; 8.134  ; 7.764  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[3]           ; clk_50     ; 8.997  ; 8.619  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[4]           ; clk_50     ; 6.014  ; 5.880  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[5]           ; clk_50     ; 8.090  ; 7.720  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[6]           ; clk_50     ; 9.296  ; 8.792  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[7]           ; clk_50     ; 9.213  ; 8.903  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; clk_50     ; -2.160 ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; clk_50     ;        ; -2.159 ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; LED_config_finished ; clk_50     ; 12.228 ; 12.025 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_sioc         ; clk_50     ; 4.611  ; 4.525  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_siod         ; clk_50     ; 4.474  ; 4.580  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_xclk         ; clk_50     ; 3.757  ; 3.709  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LED_done            ; clk_50     ; 7.377  ; 7.317  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ; 2.708  ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_b[*]            ; clk_50     ; 10.354 ; 10.074 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[0]           ; clk_50     ; 10.354 ; 10.074 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[1]           ; clk_50     ; 9.469  ; 9.337  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[2]           ; clk_50     ; 10.323 ; 10.027 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[3]           ; clk_50     ; 9.985  ; 9.670  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[4]           ; clk_50     ; 10.174 ; 9.811  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[5]           ; clk_50     ; 8.847  ; 8.720  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[6]           ; clk_50     ; 10.303 ; 10.007 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[7]           ; clk_50     ; 10.075 ; 9.797  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_blank_N         ; clk_50     ; 6.973  ; 6.787  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_g[*]            ; clk_50     ; 11.832 ; 11.422 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[0]           ; clk_50     ; 10.974 ; 10.629 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[1]           ; clk_50     ; 11.172 ; 10.722 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[2]           ; clk_50     ; 10.757 ; 10.440 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[3]           ; clk_50     ; 11.664 ; 11.358 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[4]           ; clk_50     ; 10.692 ; 10.347 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[5]           ; clk_50     ; 11.832 ; 11.381 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[6]           ; clk_50     ; 10.747 ; 10.425 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[7]           ; clk_50     ; 11.731 ; 11.422 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_hsync           ; clk_50     ; 6.502  ; 6.474  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_r[*]            ; clk_50     ; 12.005 ; 11.501 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[0]           ; clk_50     ; 9.256  ; 9.108  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[1]           ; clk_50     ; 11.439 ; 11.090 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[2]           ; clk_50     ; 10.843 ; 10.473 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[3]           ; clk_50     ; 11.152 ; 10.778 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[4]           ; clk_50     ; 8.715  ; 8.580  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[5]           ; clk_50     ; 11.021 ; 10.633 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[6]           ; clk_50     ; 12.005 ; 11.501 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[7]           ; clk_50     ; 11.368 ; 11.062 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_vsync           ; clk_50     ; 6.692  ; 6.494  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ;        ; 2.556  ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_ADDR[*]        ; clk_50     ; 4.162  ; 4.109  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; clk_50     ; 4.804  ; 4.645  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; clk_50     ; 4.886  ; 4.761  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; clk_50     ; 5.379  ; 5.251  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; clk_50     ; 6.081  ; 5.778  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; clk_50     ; 4.893  ; 4.755  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; clk_50     ; 4.962  ; 4.873  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; clk_50     ; 5.483  ; 5.307  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; clk_50     ; 4.836  ; 4.854  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; clk_50     ; 5.411  ; 5.218  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; clk_50     ; 5.640  ; 5.371  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; clk_50     ; 4.840  ; 4.655  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; clk_50     ; 4.547  ; 4.513  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; clk_50     ; 4.162  ; 4.109  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; clk_50     ; 5.327  ; 5.084  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; clk_50     ; 4.546  ; 4.411  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; clk_50     ; 5.162  ; 5.017  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; clk_50     ; 4.037  ; 3.924  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; clk_50     ; 6.196  ; 6.067  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; clk_50     ; 4.037  ; 3.924  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; clk_50     ; 4.653  ; 4.509  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; clk_50     ; 4.376  ; 4.250  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; clk_50     ; 4.049  ; 3.970  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; clk_50     ; 4.452  ; 4.283  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; clk_50     ; 4.580  ; 4.430  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; clk_50     ; 5.215  ; 4.995  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; clk_50     ; 5.121  ; 4.861  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; clk_50     ; 5.204  ; 4.946  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; clk_50     ; 5.142  ; 4.890  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; clk_50     ; 5.450  ; 5.173  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; clk_50     ; 6.915  ; 6.779  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; clk_50     ; 7.205  ; 7.027  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; clk_50     ; 7.048  ; 6.892  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; clk_50     ; 7.201  ; 7.021  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; clk_50     ; 4.751  ; 4.596  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; clk_50     ; 5.716  ; 5.442  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]            ; clk_50     ; 5.866  ; 5.764  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]           ; clk_50     ; 6.946  ; 6.673  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]           ; clk_50     ; 6.465  ; 6.357  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[2]           ; clk_50     ; 6.915  ; 6.625  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[3]           ; clk_50     ; 6.587  ; 6.280  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[4]           ; clk_50     ; 6.774  ; 6.420  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[5]           ; clk_50     ; 5.866  ; 5.764  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[6]           ; clk_50     ; 6.895  ; 6.605  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[7]           ; clk_50     ; 6.673  ; 6.401  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]            ; clk_50     ; 7.682  ; 7.384  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]           ; clk_50     ; 7.952  ; 7.654  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]           ; clk_50     ; 8.264  ; 7.781  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[2]           ; clk_50     ; 7.749  ; 7.469  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[3]           ; clk_50     ; 8.576  ; 8.302  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[4]           ; clk_50     ; 7.682  ; 7.384  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[5]           ; clk_50     ; 8.900  ; 8.415  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[6]           ; clk_50     ; 7.738  ; 7.454  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[7]           ; clk_50     ; 8.642  ; 8.365  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]            ; clk_50     ; 5.373  ; 5.239  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]           ; clk_50     ; 5.892  ; 5.747  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]           ; clk_50     ; 7.768  ; 7.444  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[2]           ; clk_50     ; 7.410  ; 7.049  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[3]           ; clk_50     ; 8.235  ; 7.869  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[4]           ; clk_50     ; 5.373  ; 5.239  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[5]           ; clk_50     ; 7.367  ; 7.005  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[6]           ; clk_50     ; 8.525  ; 8.035  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[7]           ; clk_50     ; 8.442  ; 8.141  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; clk_50     ; -2.584 ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; clk_50     ;        ; -2.584 ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; LED_config_finished ; clk_50     ; 10.686 ; 10.453 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_sioc         ; clk_50     ; 4.030  ; 3.945  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_siod         ; clk_50     ; 3.896  ; 3.998  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_xclk         ; clk_50     ; 3.207  ; 3.161  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LED_done            ; clk_50     ; 5.616  ; 5.646  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ; 2.208  ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_b[*]            ; clk_50     ; 8.090  ; 7.966  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[0]           ; clk_50     ; 9.518  ; 9.242  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[1]           ; clk_50     ; 8.689  ; 8.559  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[2]           ; clk_50     ; 9.488  ; 9.195  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[3]           ; clk_50     ; 9.164  ; 8.853  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[4]           ; clk_50     ; 9.346  ; 8.989  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[5]           ; clk_50     ; 8.090  ; 7.966  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[6]           ; clk_50     ; 9.468  ; 9.175  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[7]           ; clk_50     ; 9.250  ; 8.974  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_blank_N         ; clk_50     ; 5.682  ; 5.445  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_g[*]            ; clk_50     ; 9.865  ; 9.528  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[0]           ; clk_50     ; 10.135 ; 9.798  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[1]           ; clk_50     ; 10.302 ; 9.861  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[2]           ; clk_50     ; 9.927  ; 9.617  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[3]           ; clk_50     ; 10.794 ; 10.497 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[4]           ; clk_50     ; 9.865  ; 9.528  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[5]           ; clk_50     ; 10.938 ; 10.495 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[6]           ; clk_50     ; 9.916  ; 9.602  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[7]           ; clk_50     ; 10.860 ; 10.560 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_hsync           ; clk_50     ; 5.839  ; 5.809  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_r[*]            ; clk_50     ; 7.944  ; 7.805  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[0]           ; clk_50     ; 8.463  ; 8.313  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[1]           ; clk_50     ; 10.561 ; 10.216 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[2]           ; clk_50     ; 9.987  ; 9.624  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[3]           ; clk_50     ; 10.306 ; 9.942  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[4]           ; clk_50     ; 7.944  ; 7.805  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[5]           ; clk_50     ; 10.160 ; 9.777  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[6]           ; clk_50     ; 11.102 ; 10.610 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[7]           ; clk_50     ; 10.513 ; 10.214 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_vsync           ; clk_50     ; 6.025  ; 5.830  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ;        ; 2.058  ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 7.479 ; 7.391 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 7.479 ; 7.391 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 7.816 ; 7.728 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 7.797 ; 7.709 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 7.624 ; 7.536 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 7.797 ; 7.709 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 7.824 ; 7.736 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 7.824 ; 7.736 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 7.798 ; 7.710 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 8.103 ; 8.015 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 8.103 ; 8.015 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 7.816 ; 7.728 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 7.797 ; 7.709 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 5.834 ; 5.765 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 6.623 ; 6.535 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 6.623 ; 6.535 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 6.947 ; 6.859 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 6.929 ; 6.841 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 6.762 ; 6.674 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 6.929 ; 6.841 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 6.955 ; 6.867 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 6.955 ; 6.867 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 6.930 ; 6.842 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 7.223 ; 7.135 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 7.223 ; 7.135 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 6.947 ; 6.859 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 6.928 ; 6.840 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 4.178 ; 4.109 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                              ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 7.271     ; 7.359     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 7.271     ; 7.359     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 7.621     ; 7.709     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 7.603     ; 7.691     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 7.392     ; 7.480     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 7.603     ; 7.691     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 7.633     ; 7.721     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 7.633     ; 7.721     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 7.599     ; 7.687     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 7.865     ; 7.953     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 7.865     ; 7.953     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 7.624     ; 7.712     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 7.573     ; 7.661     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 5.651     ; 5.720     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 6.418     ; 6.506     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 6.418     ; 6.506     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 6.755     ; 6.843     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 6.738     ; 6.826     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 6.535     ; 6.623     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 6.738     ; 6.826     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 6.766     ; 6.854     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 6.766     ; 6.854     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 6.733     ; 6.821     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 6.989     ; 7.077     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 6.989     ; 7.077     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 6.757     ; 6.845     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 6.708     ; 6.796     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 3.957     ; 4.026     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -6.837 ; -90.598       ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; -2.095 ; -24.286       ;
; ov7670_pclk                                                                                                                                ; -1.840 ; -907.546      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -0.152 ; -1.143        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 0.093  ; 0.000         ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; 0.200  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 15.858 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -2.948 ; -71.281       ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -0.973 ; -8.239        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; -0.123 ; -0.123        ;
; ov7670_pclk                                                                                                                                ; -0.063 ; -0.693        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 0.116  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 0.149  ; 0.000         ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.188  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -0.776 ; -6.208        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.569  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 8.623  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -0.587 ; -0.587        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -0.403 ; -3.224        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 0.883  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                                                                                                ; -3.000 ; -803.216      ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -1.000 ; -118.000      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -1.000 ; -24.000       ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -0.554 ; -65.281       ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 4.779  ; 0.000         ;
; clk_50                                                                                                                                     ; 9.574  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 9.754  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 19.750 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                     ; Launch Clock                                                                                                                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -6.837 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 5.069      ;
; -6.837 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 5.069      ;
; -6.835 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 5.067      ;
; -6.743 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.371     ; 4.859      ;
; -6.743 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.371     ; 4.859      ;
; -6.741 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.371     ; 4.857      ;
; -6.719 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 4.951      ;
; -6.694 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.327     ; 4.854      ;
; -6.693 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.327     ; 4.853      ;
; -6.693 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.327     ; 4.853      ;
; -6.681 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.270     ; 4.898      ;
; -6.681 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.270     ; 4.898      ;
; -6.679 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.270     ; 4.896      ;
; -6.670 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.268     ; 4.889      ;
; -6.670 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.268     ; 4.889      ;
; -6.668 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.268     ; 4.887      ;
; -6.638 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 4.870      ;
; -6.638 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 4.870      ;
; -6.636 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 4.868      ;
; -6.636 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.263     ; 4.860      ;
; -6.635 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.263     ; 4.859      ;
; -6.635 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.263     ; 4.859      ;
; -6.625 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.371     ; 4.741      ;
; -6.569 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.372     ; 4.684      ;
; -6.569 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.372     ; 4.684      ;
; -6.567 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.372     ; 4.682      ;
; -6.563 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.270     ; 4.780      ;
; -6.552 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.268     ; 4.771      ;
; -6.542 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.327     ; 4.702      ;
; -6.520 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 4.752      ;
; -6.494 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.272     ; 4.709      ;
; -6.494 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.272     ; 4.709      ;
; -6.492 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.272     ; 4.707      ;
; -6.491 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.262     ; 4.716      ;
; -6.490 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.262     ; 4.715      ;
; -6.490 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.262     ; 4.715      ;
; -6.484 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.263     ; 4.708      ;
; -6.480 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.270     ; 4.697      ;
; -6.480 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.270     ; 4.697      ;
; -6.478 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.270     ; 4.695      ;
; -6.451 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.372     ; 4.566      ;
; -6.416 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.266     ; 4.637      ;
; -6.416 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.266     ; 4.637      ;
; -6.414 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.266     ; 4.635      ;
; -6.411 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.386     ; 4.512      ;
; -6.410 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.386     ; 4.511      ;
; -6.410 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.386     ; 4.511      ;
; -6.384 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.302     ; 5.069      ;
; -6.384 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.302     ; 5.069      ;
; -6.382 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.302     ; 5.067      ;
; -6.376 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.272     ; 4.591      ;
; -6.366 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.267     ; 4.586      ;
; -6.366 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.267     ; 4.586      ;
; -6.364 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.267     ; 4.584      ;
; -6.362 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.270     ; 4.579      ;
; -6.340 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.262     ; 4.565      ;
; -6.317 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.265     ; 4.539      ;
; -6.316 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.265     ; 4.538      ;
; -6.316 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.265     ; 4.538      ;
; -6.298 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.266     ; 4.519      ;
; -6.290 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.418     ; 4.859      ;
; -6.290 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.418     ; 4.859      ;
; -6.288 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.418     ; 4.857      ;
; -6.266 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.302     ; 4.951      ;
; -6.259 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.386     ; 4.360      ;
; -6.254 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.256     ; 4.485      ;
; -6.254 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.256     ; 4.485      ;
; -6.253 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.265     ; 4.475      ;
; -6.252 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.256     ; 4.483      ;
; -6.248 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.267     ; 4.468      ;
; -6.241 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.374     ; 4.854      ;
; -6.240 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.374     ; 4.853      ;
; -6.240 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.374     ; 4.853      ;
; -6.228 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.317     ; 4.898      ;
; -6.228 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.317     ; 4.898      ;
; -6.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.317     ; 4.896      ;
; -6.217 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.315     ; 4.889      ;
; -6.217 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.315     ; 4.889      ;
; -6.217 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.333     ; 4.371      ;
; -6.217 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.333     ; 4.371      ;
; -6.215 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.315     ; 4.887      ;
; -6.215 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.333     ; 4.369      ;
; -6.212 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.323     ; 4.376      ;
; -6.212 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.323     ; 4.376      ;
; -6.210 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.323     ; 4.374      ;
; -6.189 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.271     ; 4.405      ;
; -6.189 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.271     ; 4.405      ;
; -6.187 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.271     ; 4.403      ;
; -6.185 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.302     ; 4.870      ;
; -6.185 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.302     ; 4.870      ;
; -6.183 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.302     ; 4.868      ;
; -6.183 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.310     ; 4.860      ;
; -6.182 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.310     ; 4.859      ;
; -6.182 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.310     ; 4.859      ;
; -6.180 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.349     ; 4.318      ;
; -6.180 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.349     ; 4.318      ;
; -6.178 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.349     ; 4.316      ;
; -6.172 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; -2.418     ; 4.741      ;
; -6.156 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 4.388      ;
; -6.156 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; -2.255     ; 4.388      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node          ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.095 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7]                                                            ; wrdata_buf_2[11] ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.190     ; 0.832      ;
; -2.092 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7]                                                            ; wrdata_buf_2[7]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.190     ; 0.829      ;
; -2.033 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4]                                                            ; wrdata_buf_2[0]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.009     ; 0.951      ;
; -1.938 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4]                                                            ; wrdata_buf_2[8]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.009     ; 0.856      ;
; -1.935 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4]                                                            ; wrdata_buf_2[4]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.009     ; 0.853      ;
; -1.917 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7]                                                            ; wrdata_buf_2[3]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.190     ; 0.654      ;
; -1.895 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6]                                                            ; wrdata_buf_2[10] ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 0.629      ;
; -1.891 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5]                                                            ; wrdata_buf_2[5]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 0.625      ;
; -1.891 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6]                                                            ; wrdata_buf_2[6]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 0.625      ;
; -1.890 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5]                                                            ; wrdata_buf_2[9]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 0.624      ;
; -1.715 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6]                                                            ; wrdata_buf_2[2]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 0.449      ;
; -1.714 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5]                                                            ; wrdata_buf_2[1]  ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 0.448      ;
; -1.280 ; ov7670_capture:Inst_ov7670_capture|we_reg                                                                                                                              ; wren_buf_1       ; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.727     ; 0.480      ;
; -0.544 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0]                 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.076      ; 10.607     ;
; -0.544 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0]                 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.076      ; 10.607     ;
; -0.540 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0]                 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.076      ; 10.603     ;
; -0.418 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 10.350     ;
; -0.418 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 10.350     ;
; -0.414 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 10.346     ;
; -0.374 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 10.314     ;
; -0.374 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 10.314     ;
; -0.370 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 10.310     ;
; -0.362 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 10.345     ;
; -0.362 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 10.345     ;
; -0.358 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 10.341     ;
; -0.348 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 10.271     ;
; -0.348 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 10.271     ;
; -0.344 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 10.267     ;
; -0.299 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 10.255     ;
; -0.299 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 10.255     ;
; -0.295 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 10.251     ;
; -0.294 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 10.259     ;
; -0.294 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 10.259     ;
; -0.290 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 10.255     ;
; -0.285 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 10.225     ;
; -0.285 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 10.225     ;
; -0.282 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 10.265     ;
; -0.282 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 10.265     ;
; -0.281 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 10.221     ;
; -0.278 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 10.245     ;
; -0.278 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 10.245     ;
; -0.278 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 10.261     ;
; -0.274 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 10.241     ;
; -0.274 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.078      ; 10.339     ;
; -0.274 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.078      ; 10.339     ;
; -0.272 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.021      ; 10.280     ;
; -0.272 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.021      ; 10.280     ;
; -0.270 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.009     ; 10.248     ;
; -0.270 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.009     ; 10.248     ;
; -0.270 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.078      ; 10.335     ;
; -0.268 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1]                 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.069      ; 10.324     ;
; -0.268 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1]                 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.069      ; 10.324     ;
; -0.268 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.021      ; 10.276     ;
; -0.267 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 10.203     ;
; -0.267 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 10.203     ;
; -0.266 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.009     ; 10.244     ;
; -0.264 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1]                 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.069      ; 10.320     ;
; -0.263 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 10.199     ;
; -0.253 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 10.187     ;
; -0.253 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 10.187     ;
; -0.249 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 10.183     ;
; -0.236 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 10.152     ;
; -0.236 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 10.152     ;
; -0.235 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 10.218     ;
; -0.235 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 10.218     ;
; -0.232 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 10.163     ;
; -0.232 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 10.163     ;
; -0.232 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 10.148     ;
; -0.231 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 10.214     ;
; -0.228 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 10.159     ;
; -0.223 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 10.193     ;
; -0.223 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 10.193     ;
; -0.219 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 10.189     ;
; -0.211 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 10.155     ;
; -0.211 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 10.155     ;
; -0.207 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 10.151     ;
; -0.207 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 10.144     ;
; -0.207 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 10.144     ;
; -0.206 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 10.165     ;
; -0.206 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 10.165     ;
; -0.205 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a83~portb_address_reg0 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 10.140     ;
; -0.205 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a83~portb_address_reg0 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 10.140     ;
; -0.203 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 10.140     ;
; -0.202 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 10.161     ;
; -0.201 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a83~portb_address_reg0 ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 10.136     ;
; -0.199 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 10.147     ;
; -0.199 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 10.147     ;
; -0.197 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 10.158     ;
; -0.197 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 10.158     ;
; -0.195 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 10.143     ;
; -0.193 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 10.154     ;
; -0.190 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 10.155     ;
; -0.190 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a65~portb_address_reg0 ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 10.136     ;
; -0.190 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 10.155     ;
; -0.190 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a65~portb_address_reg0 ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 10.136     ;
; -0.189 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0    ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.002      ; 10.178     ;
; -0.189 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0    ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.002      ; 10.178     ;
; -0.187 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0  ; wrdata_buf_2[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 10.128     ;
; -0.187 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0  ; wrdata_buf_2[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 10.128     ;
; -0.186 ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; wrdata_buf_2[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 10.151     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.840 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.191     ; 2.678      ;
; -1.838 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.155      ; 3.022      ;
; -1.838 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.191     ; 2.676      ;
; -1.826 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.366      ; 3.221      ;
; -1.824 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.366      ; 3.219      ;
; -1.802 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.366      ; 3.197      ;
; -1.800 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.369      ; 3.198      ;
; -1.800 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.366      ; 3.195      ;
; -1.798 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.369      ; 3.196      ;
; -1.794 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.227      ; 3.050      ;
; -1.792 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.227      ; 3.048      ;
; -1.790 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.116     ; 2.703      ;
; -1.788 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.594      ; 3.411      ;
; -1.788 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.116     ; 2.701      ;
; -1.786 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.594      ; 3.409      ;
; -1.785 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.018     ; 2.796      ;
; -1.785 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.018     ; 2.796      ;
; -1.783 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.015     ; 2.797      ;
; -1.783 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.018     ; 2.794      ;
; -1.783 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.018     ; 2.794      ;
; -1.781 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.015     ; 2.795      ;
; -1.763 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.237      ; 3.029      ;
; -1.763 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.752      ; 3.544      ;
; -1.762 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.029      ; 2.820      ;
; -1.761 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.155      ; 2.945      ;
; -1.761 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.237      ; 3.027      ;
; -1.760 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.191     ; 2.598      ;
; -1.760 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.081     ; 2.708      ;
; -1.760 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.081     ; 2.708      ;
; -1.760 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.029      ; 2.818      ;
; -1.758 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.188     ; 2.599      ;
; -1.758 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.078     ; 2.709      ;
; -1.758 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.191     ; 2.596      ;
; -1.758 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.081     ; 2.706      ;
; -1.758 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.081     ; 2.706      ;
; -1.756 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.188     ; 2.597      ;
; -1.756 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.078     ; 2.707      ;
; -1.755 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.107     ; 2.677      ;
; -1.753 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.107     ; 2.675      ;
; -1.749 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.193      ; 2.971      ;
; -1.745 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.407      ; 3.181      ;
; -1.744 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.472      ; 3.245      ;
; -1.743 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.407      ; 3.179      ;
; -1.741 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.227      ; 2.997      ;
; -1.740 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.237      ; 3.006      ;
; -1.739 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.230      ; 2.998      ;
; -1.739 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.227      ; 2.995      ;
; -1.738 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.240      ; 3.007      ;
; -1.738 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.237      ; 3.004      ;
; -1.737 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.202      ; 2.968      ;
; -1.737 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.230      ; 2.996      ;
; -1.736 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.240      ; 3.005      ;
; -1.735 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.684      ; 3.448      ;
; -1.735 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.202      ; 2.966      ;
; -1.733 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.684      ; 3.446      ;
; -1.732 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.147      ; 2.908      ;
; -1.732 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.472      ; 3.233      ;
; -1.730 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.029      ; 2.788      ;
; -1.730 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.147      ; 2.906      ;
; -1.728 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.032      ; 2.789      ;
; -1.728 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.029      ; 2.786      ;
; -1.727 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.670      ; 3.426      ;
; -1.726 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.107     ; 2.648      ;
; -1.726 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.032      ; 2.787      ;
; -1.725 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.670      ; 3.424      ;
; -1.724 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.104     ; 2.649      ;
; -1.724 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.147      ; 2.900      ;
; -1.724 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.107     ; 2.646      ;
; -1.722 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.150      ; 2.901      ;
; -1.722 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.104     ; 2.647      ;
; -1.722 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.147      ; 2.898      ;
; -1.720 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.150      ; 2.899      ;
; -1.716 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.116     ; 2.629      ;
; -1.714 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.113     ; 2.630      ;
; -1.714 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.116     ; 2.627      ;
; -1.712 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.113     ; 2.628      ;
; -1.709 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.641      ; 3.379      ;
; -1.708 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.385      ; 3.122      ;
; -1.708 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.385      ; 3.122      ;
; -1.707 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.641      ; 3.377      ;
; -1.706 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.388      ; 3.123      ;
; -1.703 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.472      ; 3.204      ;
; -1.701 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.475      ; 3.205      ;
; -1.700 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.695      ; 3.424      ;
; -1.699 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.681      ; 3.409      ;
; -1.698 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.202      ; 2.929      ;
; -1.697 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.548      ; 3.274      ;
; -1.697 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.548      ; 3.274      ;
; -1.697 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.681      ; 3.407      ;
; -1.696 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.205      ; 2.930      ;
; -1.696 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.202      ; 2.927      ;
; -1.695 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.551      ; 3.275      ;
; -1.695 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.805      ; 3.529      ;
; -1.695 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.805      ; 3.529      ;
; -1.695 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a51~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.514      ; 3.238      ;
; -1.694 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.205      ; 2.928      ;
; -1.693 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.808      ; 3.530      ;
; -1.693 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.805      ; 3.527      ;
; -1.693 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.805      ; 3.527      ;
; -1.691 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.472      ; 3.192      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                               ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.284     ; 0.855      ;
; -0.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.284     ; 0.855      ;
; -0.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.284     ; 0.855      ;
; -0.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.284     ; 0.855      ;
; -0.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.284     ; 0.855      ;
; -0.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.284     ; 0.855      ;
; -0.152 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.284     ; 0.855      ;
; -0.125 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.068      ;
; -0.125 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.068      ;
; -0.125 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.068      ;
; -0.125 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.068      ;
; -0.125 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.068      ;
; -0.125 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.068      ;
; -0.125 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.068      ;
; -0.123 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.066      ;
; -0.123 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.066      ;
; -0.123 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.066      ;
; -0.123 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.066      ;
; -0.123 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.066      ;
; -0.123 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.066      ;
; -0.123 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.066      ;
; -0.059 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.002      ;
; -0.059 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.002      ;
; -0.059 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.002      ;
; -0.059 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.002      ;
; -0.059 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.002      ;
; -0.059 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.002      ;
; -0.059 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.002      ;
; -0.058 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.001      ;
; -0.058 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.001      ;
; -0.058 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.001      ;
; -0.058 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.001      ;
; -0.058 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.001      ;
; -0.058 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.001      ;
; -0.058 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 1.001      ;
; -0.053 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.998      ;
; -0.030 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.973      ;
; -0.030 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.973      ;
; -0.030 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.973      ;
; -0.030 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.973      ;
; -0.030 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.973      ;
; -0.030 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.973      ;
; -0.030 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.973      ;
; -0.023 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.968      ;
; -0.014 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.976      ;
; -0.012 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.957      ;
; 0.015  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.930      ;
; 0.025  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.920      ;
; 0.029  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.914      ;
; 0.029  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.914      ;
; 0.029  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.914      ;
; 0.029  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.914      ;
; 0.029  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.914      ;
; 0.029  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.914      ;
; 0.029  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.914      ;
; 0.032  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.930      ;
; 0.033  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.929      ;
; 0.037  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.925      ;
; 0.040  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.905      ;
; 0.041  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.904      ;
; 0.045  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.900      ;
; 0.050  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.912      ;
; 0.054  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.908      ;
; 0.056  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.889      ;
; 0.057  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.888      ;
; 0.058  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.887      ;
; 0.068  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.894      ;
; 0.070  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.892      ;
; 0.078  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.054     ; 0.855      ;
; 0.083  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.862      ;
; 0.083  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.862      ;
; 0.086  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.857      ;
; 0.086  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.857      ;
; 0.086  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.857      ;
; 0.086  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.857      ;
; 0.086  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.857      ;
; 0.086  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.857      ;
; 0.086  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.044     ; 0.857      ;
; 0.093  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.852      ;
; 0.096  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.866      ;
; 0.100  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.862      ;
; 0.101  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.861      ;
; 0.104  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.841      ;
; 0.105  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.857      ;
; 0.105  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 0.186      ; 1.068      ;
; 0.107  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 0.186      ; 1.066      ;
; 0.108  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.854      ;
; 0.108  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.837      ;
; 0.109  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.836      ;
; 0.109  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.836      ;
; 0.113  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.832      ;
; 0.118  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.844      ;
; 0.120  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.842      ;
; 0.122  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.840      ;
; 0.124  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.821      ;
; 0.125  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.820      ;
; 0.126  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.042     ; 0.819      ;
; 0.136  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.826      ;
; 0.138  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; -0.025     ; 0.824      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.093 ; do_edge_detection:Inst_edge_detection|clk_div2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.101     ; 0.338      ;
; 0.572 ; do_edge_detection:Inst_edge_detection|clk_div2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.101     ; 0.359      ;
; 4.874 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.032      ; 5.167      ;
; 4.885 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.022      ; 5.146      ;
; 4.896 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.069      ; 5.182      ;
; 4.912 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.069      ; 5.166      ;
; 4.937 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.029      ; 5.101      ;
; 5.057 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.017      ; 4.969      ;
; 5.064 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.061      ; 5.006      ;
; 5.069 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.002      ; 4.942      ;
; 5.073 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.974      ;
; 5.074 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.032      ; 4.967      ;
; 5.079 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.061      ; 4.991      ;
; 5.089 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.022      ; 4.942      ;
; 5.089 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.061      ; 4.981      ;
; 5.104 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.017      ; 4.922      ;
; 5.113 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.008      ; 4.904      ;
; 5.116 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.008      ; 4.901      ;
; 5.139 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.010      ; 4.880      ;
; 5.238 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.005     ; 4.766      ;
; 5.252 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a49~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.012     ; 4.745      ;
; 5.254 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.019     ; 4.736      ;
; 5.271 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 4.712      ;
; 5.290 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.059      ; 4.778      ;
; 5.291 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.021     ; 4.697      ;
; 5.293 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.054      ; 4.770      ;
; 5.297 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.014     ; 4.698      ;
; 5.303 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 4.748      ;
; 5.305 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.052      ; 4.756      ;
; 5.312 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.028     ; 4.669      ;
; 5.369 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.006      ; 4.646      ;
; 5.374 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.000      ; 4.635      ;
; 5.375 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.040      ; 4.674      ;
; 5.402 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.005     ; 4.602      ;
; 5.403 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.040      ; 4.646      ;
; 5.414 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.002      ; 4.597      ;
; 5.439 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.040      ; 4.610      ;
; 5.441 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.040      ; 4.608      ;
; 5.444 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.005     ; 4.560      ;
; 5.446 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.601      ;
; 5.463 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.012     ; 4.534      ;
; 5.470 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.037      ; 4.576      ;
; 5.472 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.060      ; 4.597      ;
; 5.478 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.005     ; 4.526      ;
; 5.485 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.562      ;
; 5.487 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.050      ; 4.572      ;
; 5.488 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.002      ; 4.523      ;
; 5.494 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.057      ; 4.572      ;
; 5.502 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.014     ; 4.493      ;
; 5.510 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.007     ; 4.492      ;
; 5.514 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.011     ; 4.484      ;
; 5.537 ; rdaddress_buf_1[5]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.020      ; 4.492      ;
; 5.544 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.001     ; 4.464      ;
; 5.553 ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.019     ; 4.437      ;
; 5.554 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.493      ;
; 5.561 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.036      ; 4.484      ;
; 5.561 ; rdaddress_buf_1[5]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.019      ; 4.467      ;
; 5.569 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.019     ; 4.421      ;
; 5.570 ; rdaddress_buf_1[12]                            ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 4.470      ;
; 5.573 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.037      ; 4.473      ;
; 5.584 ; wraddress_buf_2[4]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.071      ; 4.496      ;
; 5.585 ; wraddress_buf_2[2]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.063      ; 4.487      ;
; 5.588 ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.019     ; 4.402      ;
; 5.590 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 4.393      ;
; 5.592 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.033      ; 4.450      ;
; 5.593 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.019     ; 4.397      ;
; 5.594 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.020      ; 4.435      ;
; 5.595 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a49~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.012     ; 4.402      ;
; 5.608 ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.012     ; 4.389      ;
; 5.610 ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.037      ; 4.436      ;
; 5.611 ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.037      ; 4.435      ;
; 5.611 ; wraddress_buf_2[4]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.071      ; 4.469      ;
; 5.612 ; rdaddress_buf_1[8]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 4.371      ;
; 5.625 ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.035      ; 4.419      ;
; 5.629 ; rdaddress_buf_2[8]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.036      ; 4.416      ;
; 5.637 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.033      ; 4.405      ;
; 5.639 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.036      ; 4.406      ;
; 5.642 ; rdaddress_buf_1[1]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.030      ; 4.397      ;
; 5.658 ; wraddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.060      ; 4.411      ;
; 5.664 ; wraddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.060      ; 4.405      ;
; 5.670 ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.047      ; 4.386      ;
; 5.670 ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.047      ; 4.386      ;
; 5.675 ; wraddress_buf_2[2]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.026      ; 4.360      ;
; 5.679 ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 4.378      ;
; 5.679 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.008      ; 4.338      ;
; 5.686 ; rdaddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.041      ; 4.364      ;
; 5.687 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.028     ; 4.294      ;
; 5.689 ; rdaddress_buf_2[6]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.037      ; 4.357      ;
; 5.693 ; rdaddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.041      ; 4.357      ;
; 5.693 ; rdaddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 4.358      ;
; 5.694 ; rdaddress_buf_1[7]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.043     ; 4.272      ;
; 5.706 ; wraddress_buf_2[2]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.035      ; 4.338      ;
; 5.715 ; rdaddress_buf_1[5]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.032      ; 4.326      ;
; 5.717 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.017      ; 4.309      ;
; 5.719 ; rdaddress_buf_2[7]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.029      ; 4.319      ;
; 5.725 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.013      ; 4.297      ;
; 5.725 ; rdaddress_buf_1[5]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a73~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 4.315      ;
; 5.726 ; wraddress_buf_2[2]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a59~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 4.314      ;
; 5.727 ; wraddress_buf_2[1]                             ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.003      ; 4.285      ;
; 5.733 ; rdaddress_buf_1[6]                             ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.010      ; 4.286      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                ; Launch Clock                                                                                                                               ; Latch Clock                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.200 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.921      ;
; 0.206 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.915      ;
; 0.255 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.866      ;
; 0.279 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.153      ; 2.435      ;
; 0.281 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.156      ; 2.436      ;
; 0.301 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[21]                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 1.260      ; 1.257      ;
; 0.313 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.808      ;
; 0.318 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.441      ; 2.921      ;
; 0.324 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.797      ;
; 0.324 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.441      ; 2.915      ;
; 0.330 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.155      ; 2.387      ;
; 0.330 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.215      ; 2.383      ;
; 0.354 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.153      ; 2.360      ;
; 0.355 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.344      ; 2.892      ;
; 0.356 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.156      ; 2.361      ;
; 0.365 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.756      ;
; 0.373 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.441      ; 2.866      ;
; 0.376 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.249      ; 2.305      ;
; 0.397 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.771      ; 2.435      ;
; 0.399 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.821      ; 2.983      ;
; 0.399 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.821      ; 2.983      ;
; 0.399 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.774      ; 2.436      ;
; 0.401 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.824      ; 2.984      ;
; 0.401 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.824      ; 2.984      ;
; 0.405 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.155      ; 2.312      ;
; 0.405 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.215      ; 2.308      ;
; 0.411 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.883      ; 2.970      ;
; 0.417 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.883      ; 2.964      ;
; 0.419 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.205      ; 2.288      ;
; 0.419 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[21]                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 1.878      ; 1.257      ;
; 0.420 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.249      ; 2.261      ;
; 0.422 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.155      ; 2.031      ;
; 0.431 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.441      ; 2.808      ;
; 0.439 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.153      ; 2.275      ;
; 0.441 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.156      ; 2.276      ;
; 0.442 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.342      ; 3.066      ;
; 0.442 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.441      ; 2.797      ;
; 0.447 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.249      ; 2.234      ;
; 0.448 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.345      ; 3.063      ;
; 0.448 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.773      ; 2.387      ;
; 0.448 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.833      ; 2.383      ;
; 0.449 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.344      ; 3.062      ;
; 0.450 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.935      ;
; 0.450 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.935      ;
; 0.456 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.824      ; 2.921      ;
; 0.459 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.932      ; 2.895      ;
; 0.459 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.932      ; 2.895      ;
; 0.461 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.139      ; 2.122      ;
; 0.462 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.824      ; 2.915      ;
; 0.463 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.205      ; 2.244      ;
; 0.466 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.821      ; 2.916      ;
; 0.466 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.883      ; 2.915      ;
; 0.468 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.824      ; 2.917      ;
; 0.472 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.771      ; 2.360      ;
; 0.474 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.647      ;
; 0.474 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.774      ; 2.361      ;
; 0.479 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.642      ;
; 0.483 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.441      ; 2.756      ;
; 0.484 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.808      ; 2.876      ;
; 0.487 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.808      ; 2.873      ;
; 0.488 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.155      ; 1.965      ;
; 0.490 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.155      ; 2.227      ;
; 0.490 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.215      ; 2.223      ;
; 0.490 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.205      ; 2.217      ;
; 0.491 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.404      ; 3.016      ;
; 0.494 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.336      ; 2.994      ;
; 0.494 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.867      ; 2.305      ;
; 0.497 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.821      ; 2.885      ;
; 0.497 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.153      ; 2.217      ;
; 0.497 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.155      ; 1.956      ;
; 0.499 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.824      ; 2.886      ;
; 0.499 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.156      ; 2.218      ;
; 0.505 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.139      ; 2.078      ;
; 0.506 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.249      ; 2.175      ;
; 0.511 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.824      ; 2.866      ;
; 0.517 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.868      ;
; 0.517 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.439      ; 2.983      ;
; 0.517 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.439      ; 2.983      ;
; 0.519 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.442      ; 2.984      ;
; 0.519 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.442      ; 2.984      ;
; 0.520 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.823      ; 2.865      ;
; 0.523 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.773      ; 2.312      ;
; 0.523 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.833      ; 2.308      ;
; 0.524 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.883      ; 2.857      ;
; 0.526 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.918      ; 2.807      ;
; 0.526 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.932      ; 2.828      ;
; 0.526 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.918      ; 2.807      ;
; 0.527 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.337      ; 3.063      ;
; 0.527 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.329      ; 2.959      ;
; 0.529 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.501      ; 2.970      ;
; 0.532 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.139      ; 2.051      ;
; 0.535 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.819      ; 2.937      ;
; 0.535 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.883      ; 2.846      ;
; 0.535 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.819      ; 2.937      ;
; 0.535 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 3.501      ; 2.964      ;
; 0.536 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.821      ; 2.843      ;
; 0.537 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.807      ; 2.714      ;
; 0.537 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.821      ; 2.845      ;
; 0.537 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 1.000        ; 2.807      ; 2.714      ;
; 0.537 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.500        ; 2.823      ; 2.288      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.858 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 3.894      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.950 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.804      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.966 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.800      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 15.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.789      ;
; 16.119 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.641      ;
; 16.119 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.641      ;
; 16.119 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.641      ;
; 16.119 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.641      ;
; 16.119 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.641      ;
; 16.119 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.641      ;
; 16.119 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.641      ;
; 16.602 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.158      ;
; 16.675 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.085      ;
; 16.723 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.035      ;
; 16.723 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.035      ;
; 16.723 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.035      ;
; 16.723 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.035      ;
; 16.723 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.035      ;
; 16.723 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.035      ;
; 16.723 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.035      ;
; 16.878 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 2.882      ;
; 16.889 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 2.869      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.771 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.170      ;
; 17.859 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.082      ;
; 17.859 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.082      ;
; 17.859 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.082      ;
; 17.859 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.082      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                ; Launch Clock                                                                                                                        ; Latch Clock                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.948 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.367      ; 1.524      ;
; -2.933 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.414      ; 1.586      ;
; -2.877 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.251      ; 1.479      ;
; -2.865 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.298      ; 1.538      ;
; -2.786 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.252      ; 1.571      ;
; -2.780 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.299      ; 1.624      ;
; -2.777 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.319      ; 1.647      ;
; -2.725 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.366      ; 1.746      ;
; -2.703 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.315      ; 1.717      ;
; -2.697 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.924      ; 1.247      ;
; -2.696 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.308      ; 1.717      ;
; -2.694 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.311      ; 1.722      ;
; -2.694 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.311      ; 1.722      ;
; -2.659 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.924      ; 1.285      ;
; -2.626 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.202      ;
; -2.616 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.297      ; 1.786      ;
; -2.591 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.298      ; 1.812      ;
; -2.588 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.240      ;
; -2.580 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.291      ; 1.816      ;
; -2.580 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.311      ; 1.836      ;
; -2.574 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.268      ; 1.799      ;
; -2.568 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.924      ; 1.376      ;
; -2.564 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.264      ; 1.805      ;
; -2.562 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.261      ; 1.804      ;
; -2.557 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.264      ; 1.812      ;
; -2.535 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.809      ; 1.294      ;
; -2.526 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.876      ; 1.370      ;
; -2.519 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.924      ; 1.425      ;
; -2.515 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.414      ; 1.524      ;
; -2.510 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.924      ; 1.434      ;
; -2.497 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.331      ;
; -2.497 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.809      ; 1.332      ;
; -2.488 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.876      ; 1.408      ;
; -2.469 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.250      ; 1.886      ;
; -2.448 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.380      ;
; -2.444 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.924      ; 1.500      ;
; -2.444 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.298      ; 1.479      ;
; -2.444 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.251      ; 1.912      ;
; -2.439 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.389      ;
; -2.438 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.244      ; 1.911      ;
; -2.425 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 4.264      ; 1.944      ;
; -2.415 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.924      ; 1.529      ;
; -2.409 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.924      ; 1.535      ;
; -2.406 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.809      ; 1.423      ;
; -2.406 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.367      ; 1.586      ;
; -2.397 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.876      ; 1.499      ;
; -2.385 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.825      ; 1.460      ;
; -2.378 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.818      ; 1.460      ;
; -2.376 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.465      ;
; -2.376 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.465      ;
; -2.373 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.455      ;
; -2.357 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.809      ; 1.472      ;
; -2.357 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.825      ; 1.488      ;
; -2.353 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.299      ; 1.571      ;
; -2.350 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.818      ; 1.488      ;
; -2.348 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.809      ; 1.481      ;
; -2.348 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.876      ; 1.548      ;
; -2.348 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.493      ;
; -2.348 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.493      ;
; -2.344 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.484      ;
; -2.344 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.366      ; 1.647      ;
; -2.339 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.876      ; 1.557      ;
; -2.338 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.490      ;
; -2.338 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.251      ; 1.538      ;
; -2.298 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.807      ; 1.529      ;
; -2.282 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.809      ; 1.547      ;
; -2.273 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.555      ;
; -2.273 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.876      ; 1.623      ;
; -2.270 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.807      ; 1.557      ;
; -2.262 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.801      ; 1.559      ;
; -2.262 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.579      ;
; -2.253 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.809      ; 1.576      ;
; -2.253 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.252      ; 1.624      ;
; -2.247 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.809      ; 1.582      ;
; -2.245 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.808      ; 1.583      ;
; -2.244 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.876      ; 1.652      ;
; -2.238 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.876      ; 1.658      ;
; -2.237 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.825      ; 1.608      ;
; -2.234 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.801      ; 1.587      ;
; -2.234 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.607      ;
; -2.230 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.818      ; 1.608      ;
; -2.228 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.613      ;
; -2.228 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.613      ;
; -2.218 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.825      ; 1.627      ;
; -2.211 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.818      ; 1.627      ;
; -2.209 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.632      ;
; -2.209 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.632      ;
; -2.198 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.319      ; 1.746      ;
; -2.183 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.825      ; 1.662      ;
; -2.176 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.818      ; 1.662      ;
; -2.176 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.268      ; 1.717      ;
; -2.174 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.667      ;
; -2.174 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.821      ; 1.667      ;
; -2.169 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.261      ; 1.717      ;
; -2.167 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.264      ; 1.722      ;
; -2.167 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 4.264      ; 1.722      ;
; -2.150 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.825      ; 1.695      ;
; -2.150 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.807      ; 1.677      ;
; -2.150 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; -0.500       ; 3.877      ; 1.247      ;
; -2.143 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; 0.000        ; 3.818      ; 1.695      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.973 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[20]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.195      ; 1.386      ;
; -0.932 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[22]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.202      ; 1.434      ;
; -0.815 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[21]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.363      ; 1.212      ;
; -0.813 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.201      ; 1.552      ;
; -0.808 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[19]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.355      ; 1.211      ;
; -0.796 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.201      ; 1.569      ;
; -0.720 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.362      ; 1.306      ;
; -0.700 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[20]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.362      ; 1.326      ;
; -0.450 ; rdaddress_buf_2[16]                                                                                                                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.547      ; 1.781      ;
; -0.308 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.090      ; 1.991      ;
; -0.308 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.090      ; 1.991      ;
; -0.308 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.090      ; 1.991      ;
; -0.308 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.090      ; 1.991      ;
; 0.073  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.087      ; 2.369      ;
; 0.154  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.221      ; 0.479      ;
; 0.157  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.220      ; 0.481      ;
; 0.160  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.221      ; 0.485      ;
; 0.165  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.220      ; 0.489      ;
; 0.175  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.220      ; 0.499      ;
; 0.187  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync1                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                                                                                                          ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.042      ; 0.313      ;
; 0.188  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[15]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[7]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.042      ; 0.314      ;
; 0.199  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[13]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[5]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[15]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[15]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[7]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.042      ; 0.325      ;
; 0.253  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[12]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[4]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.050      ; 0.387      ;
; 0.265  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[7]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.394      ;
; 0.266  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[23]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[15]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.042      ; 0.392      ;
; 0.266  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[7]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.395      ;
; 0.268  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.221      ; 0.593      ;
; 0.273  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[13]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[5]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.042      ; 0.399      ;
; 0.274  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[17]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.403      ;
; 0.274  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[17]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.403      ;
; 0.278  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[9]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.407      ;
; 0.279  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[11]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.408      ;
; 0.279  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[3]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.044      ; 0.407      ;
; 0.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[3]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.044      ; 0.408      ;
; 0.280  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[9]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.409      ;
; 0.282  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[11]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.411      ;
; 0.285  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[5]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.414      ;
; 0.289  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[5]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.418      ;
; 0.315  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.022      ; 0.421      ;
; 0.316  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.022      ; 0.422      ;
; 0.318  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.022      ; 0.424      ;
; 0.319  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.022      ; 0.425      ;
; 0.328  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.022      ; 0.434      ;
; 0.330  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.022      ; 0.436      ;
; 0.335  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[23]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[15]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.042      ; 0.461      ;
; 0.339  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[1]                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.468      ;
; 0.342  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.072      ;
; 0.345  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.075      ;
; 0.346  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.022      ; 0.452      ;
; 0.354  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[15]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[7]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.062      ; 0.500      ;
; 0.393  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.220      ; 0.717      ;
; 0.400  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[6]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.090      ; 2.199      ;
; 0.400  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[5]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.090      ; 2.199      ;
; 0.400  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[7]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.090      ; 2.199      ;
; 0.400  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                               ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl|pdata_o[4]                                                                                                                                                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.090      ; 2.199      ;
; 0.401  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[22]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[14]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.244      ; 0.729      ;
; 0.405  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[22]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[14]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.037      ; 0.526      ;
; 0.408  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.138      ;
; 0.411  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.141      ;
; 0.424  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[13]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.048      ; 0.556      ;
; 0.427  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                                   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.196      ; 2.787      ;
; 0.427  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[13]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[5]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.041      ; 0.552      ;
; 0.437  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[20]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[12]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.244      ; 0.765      ;
; 0.442  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[15]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.044      ; 0.570      ;
; 0.444  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[15]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.044      ; 0.572      ;
; 0.445  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[13]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.574      ;
; 0.450  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[12]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[4]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.042      ; 0.576      ;
; 0.458  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[14]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[6]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.051      ; 0.593      ;
; 0.460  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[13]                                                                ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.044      ; 0.588      ;
; 0.463  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.570      ;
; 0.464  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.571      ;
; 0.474  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.204      ;
; 0.475  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.582      ;
; 0.476  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.583      ;
; 0.476  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.583      ;
; 0.477  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.207      ;
; 0.478  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.585      ;
; 0.478  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[7]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.384      ; 0.486      ;
; 0.479  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[4]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.384      ; 0.487      ;
; 0.480  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.587      ;
; 0.483  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.590      ;
; 0.484  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[6]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.384      ; 0.492      ;
; 0.486  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[5]   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.384      ; 0.494      ;
; 0.487  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.594      ;
; 0.490  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.597      ;
; 0.494  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[14]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[6]                                                                                                                                                  ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.045      ; 0.623      ;
; 0.495  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[20]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[12]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.040      ; 0.619      ;
; 0.497  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.227      ;
; 0.503  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                                   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22]                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.357      ; 2.524      ;
; 0.509  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[22]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[14]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.039      ; 0.632      ;
; 0.526  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.633      ;
; 0.527  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.634      ;
; 0.527  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[20]                                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[12]                                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.063      ; 0.674      ;
; 0.529  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.636      ;
; 0.537  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                                   ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.196      ; 2.897      ;
; 0.539  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.646      ;
; 0.540  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.270      ;
; 0.541  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                      ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.023      ; 0.648      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.123 ; do_edge_detection:Inst_edge_detection|clk_div2          ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                                                         ; do_edge_detection:Inst_edge_detection|clk_div2                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.157      ; 0.323      ;
; 0.136  ; wraddress_buf_2[2]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.293      ; 0.553      ;
; 0.180  ; do_edge_detection:Inst_edge_detection|hsync_dummy       ; do_edge_detection:Inst_edge_detection|hsync_dummy                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; do_edge_detection:Inst_edge_detection|state[1]          ; do_edge_detection:Inst_edge_detection|state[1]                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; do_black_white:Inst_black_white|state[1]                ; do_black_white:Inst_black_white|state[1]                                                                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; do_black_white:Inst_black_white|led_done_r              ; do_black_white:Inst_black_white|led_done_r                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_rw:Inst_sdram_rw|cyc_i_r                          ; sdram_rw:Inst_sdram_rw|cyc_i_r                                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_rw:Inst_sdram_rw|we_i_r                           ; sdram_rw:Inst_sdram_rw|we_i_r                                                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_rw:Inst_sdram_rw|led_done_r                       ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; do_black_white:Inst_black_white|we_buf2_r               ; do_black_white:Inst_black_white|we_buf2_r                                                                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; sdram_rw:Inst_sdram_rw|we_buf2_r                        ; sdram_rw:Inst_sdram_rw|we_buf2_r                                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; VGA:Inst_VGA|activeArea                                 ; VGA:Inst_VGA|activeArea                                                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187  ; do_edge_detection:Inst_edge_detection|state[0]          ; do_edge_detection:Inst_edge_detection|state[0]                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.314      ;
; 0.191  ; do_edge_detection:Inst_edge_detection|rd_cntr[16]       ; do_edge_detection:Inst_edge_detection|rd_cntr[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.318      ;
; 0.191  ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                  ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.318      ;
; 0.192  ; do_edge_detection:Inst_edge_detection|ColsCounter[8]    ; do_edge_detection:Inst_edge_detection|ColsCounter[8]                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192  ; do_black_white:Inst_black_white|rw_cntr[16]             ; do_black_white:Inst_black_white|rw_cntr[16]                                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192  ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                      ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.318      ;
; 0.198  ; sdram_rw:Inst_sdram_rw|addr_buf2_r[16]                  ; sdram_rw:Inst_sdram_rw|addr_buf2_r[16]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.325      ;
; 0.199  ; do_edge_detection:Inst_edge_detection|rdaddr_buf2_r[16] ; do_edge_detection:Inst_edge_detection|rdaddr_buf2_r[16]                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; do_black_white:Inst_black_white|rdaddr_buf2_r[16]       ; do_black_white:Inst_black_white|rdaddr_buf2_r[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; Address_Generator:Inst_Address_Generator|val[16]        ; Address_Generator:Inst_Address_Generator|val[16]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; do_black_white:Inst_black_white|wraddr_buf2_r[16]       ; do_black_white:Inst_black_white|wraddr_buf2_r[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; VGA:Inst_VGA|Hcnt[6]                                    ; VGA:Inst_VGA|Hsync                                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.323      ;
; 0.200  ; wraddress_buf_2[3]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.284      ; 0.608      ;
; 0.203  ; wraddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.292      ; 0.619      ;
; 0.203  ; do_edge_detection:Inst_edge_detection|wr_cntr[16]       ; do_edge_detection:Inst_edge_detection|wr_cntr[16]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.329      ;
; 0.207  ; wraddress_buf_2[2]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.292      ; 0.623      ;
; 0.210  ; rdaddress_buf_1[6]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.248      ; 0.582      ;
; 0.216  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.292      ; 0.632      ;
; 0.219  ; rdaddress_buf_1[5]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.249      ; 0.592      ;
; 0.222  ; sdram_rw:Inst_sdram_rw|state[0]                         ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.348      ;
; 0.223  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.249      ; 0.596      ;
; 0.227  ; rdaddress_buf_1[10]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.247      ; 0.598      ;
; 0.228  ; rdaddress_buf_1[7]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.249      ; 0.601      ;
; 0.230  ; rdaddress_buf_1[12]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.251      ; 0.605      ;
; 0.231  ; wraddress_buf_2[7]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.284      ; 0.639      ;
; 0.232  ; wraddress_buf_2[9]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.293      ; 0.649      ;
; 0.232  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.250      ; 0.606      ;
; 0.234  ; wraddress_buf_2[12]                                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.293      ; 0.651      ;
; 0.235  ; rdaddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.252      ; 0.611      ;
; 0.235  ; rdaddress_buf_1[9]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.249      ; 0.608      ;
; 0.238  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.260      ; 0.622      ;
; 0.238  ; do_edge_detection:Inst_edge_detection|state[1]          ; do_edge_detection:Inst_edge_detection|state[2]                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.365      ;
; 0.239  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.252      ; 0.615      ;
; 0.239  ; rdaddress_buf_1[10]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.251      ; 0.614      ;
; 0.240  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.250      ; 0.614      ;
; 0.240  ; rdaddress_buf_1[7]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.609      ;
; 0.241  ; rdaddress_buf_2[2]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.246      ; 0.611      ;
; 0.242  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.293      ; 0.659      ;
; 0.242  ; rdaddress_buf_1[9]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.252      ; 0.618      ;
; 0.243  ; wraddress_buf_2[1]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.285      ; 0.652      ;
; 0.245  ; rdaddress_buf_1[6]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.241      ; 0.610      ;
; 0.245  ; rdaddress_buf_1[10]                                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.243      ; 0.612      ;
; 0.248  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.259      ; 0.631      ;
; 0.251  ; wraddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.285      ; 0.660      ;
; 0.252  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.249      ; 0.625      ;
; 0.254  ; rdaddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.258      ; 0.636      ;
; 0.254  ; rdaddress_buf_1[9]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.253      ; 0.631      ;
; 0.258  ; wraddress_buf_2[10]                                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.284      ; 0.666      ;
; 0.258  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.252      ; 0.634      ;
; 0.258  ; VGA:Inst_VGA|Hcnt[4]                                    ; VGA:Inst_VGA|Hsync                                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.382      ;
; 0.260  ; rdaddress_buf_2[6]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.260      ; 0.644      ;
; 0.260  ; rdaddress_buf_1[5]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.241      ; 0.625      ;
; 0.261  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.285      ; 0.670      ;
; 0.263  ; wraddress_buf_2[4]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.284      ; 0.671      ;
; 0.264  ; wraddress_buf_2[8]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.285      ; 0.673      ;
; 0.266  ; rdaddress_buf_1[5]                                      ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.241      ; 0.631      ;
; 0.269  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.259      ; 0.652      ;
; 0.274  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.284      ; 0.682      ;
; 0.279  ; rdaddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.260      ; 0.663      ;
; 0.281  ; wraddress_buf_2[5]                                      ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.285      ; 0.690      ;
; 0.288  ; do_edge_detection:Inst_edge_detection|rd_cntr[1]        ; do_edge_detection:Inst_edge_detection|rd_cntr[1]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.415      ;
; 0.289  ; do_edge_detection:Inst_edge_detection|rd_cntr[7]        ; do_edge_detection:Inst_edge_detection|rd_cntr[7]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.416      ;
; 0.290  ; do_edge_detection:Inst_edge_detection|rd_cntr[9]        ; do_edge_detection:Inst_edge_detection|rd_cntr[9]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.417      ;
; 0.290  ; do_black_white:Inst_black_white|rw_cntr[7]              ; do_black_white:Inst_black_white|rw_cntr[7]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.416      ;
; 0.291  ; debounce:Inst_debounce_reset|c[11]                      ; debounce:Inst_debounce_reset|c[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291  ; do_edge_detection:Inst_edge_detection|rd_cntr[3]        ; do_edge_detection:Inst_edge_detection|rd_cntr[3]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.418      ;
; 0.291  ; do_edge_detection:Inst_edge_detection|rd_cntr[5]        ; do_edge_detection:Inst_edge_detection|rd_cntr[5]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.418      ;
; 0.291  ; do_edge_detection:Inst_edge_detection|rd_cntr[6]        ; do_edge_detection:Inst_edge_detection|rd_cntr[6]                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.418      ;
; 0.291  ; do_edge_detection:Inst_edge_detection|rd_cntr[11]       ; do_edge_detection:Inst_edge_detection|rd_cntr[11]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.418      ;
; 0.291  ; do_edge_detection:Inst_edge_detection|rd_cntr[13]       ; do_edge_detection:Inst_edge_detection|rd_cntr[13]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.418      ;
; 0.291  ; do_black_white:Inst_black_white|rw_cntr[5]              ; do_black_white:Inst_black_white|rw_cntr[5]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291  ; do_black_white:Inst_black_white|rw_cntr[11]             ; do_black_white:Inst_black_white|rw_cntr[11]                                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291  ; sdram_rw:Inst_sdram_rw|rw_cntr[5]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[5]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291  ; sdram_rw:Inst_sdram_rw|rw_cntr[7]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.417      ;
; 0.292  ; rdaddress_buf_2[12]                                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.246      ; 0.662      ;
; 0.292  ; debounce:Inst_debounce_reset|c[9]                       ; debounce:Inst_debounce_reset|c[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292  ; do_edge_detection:Inst_edge_detection|rd_cntr[15]       ; do_edge_detection:Inst_edge_detection|rd_cntr[15]                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.419      ;
; 0.292  ; do_black_white:Inst_black_white|rw_cntr[3]              ; do_black_white:Inst_black_white|rw_cntr[3]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; do_black_white:Inst_black_white|rw_cntr[8]              ; do_black_white:Inst_black_white|rw_cntr[8]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; do_black_white:Inst_black_white|rw_cntr[9]              ; do_black_white:Inst_black_white|rw_cntr[9]                                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; sdram_rw:Inst_sdram_rw|rw_cntr[3]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[3]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; sdram_rw:Inst_sdram_rw|rw_cntr[8]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[8]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                       ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                      ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; sdram_rw:Inst_sdram_rw|rw_cntr[13]                      ; sdram_rw:Inst_sdram_rw|rw_cntr[13]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293  ; debounce:Inst_debounce_resend|c[11]                     ; debounce:Inst_debounce_resend|c[11]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293  ; debounce:Inst_debounce_reset|c[1]                       ; debounce:Inst_debounce_reset|c[1]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293  ; debounce:Inst_debounce_reset|c[7]                       ; debounce:Inst_debounce_reset|c[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
+--------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                                                                                                                                                               ;
+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.063 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.493      ; 2.614      ;
; -0.063 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.495      ; 2.616      ;
; -0.063 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.493      ; 2.614      ;
; -0.054 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.077      ; 2.207      ;
; -0.054 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.079      ; 2.209      ;
; -0.054 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.077      ; 2.207      ;
; -0.035 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.490      ; 2.639      ;
; -0.035 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.492      ; 2.641      ;
; -0.035 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.490      ; 2.639      ;
; -0.030 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.210      ; 2.364      ;
; -0.030 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.212      ; 2.366      ;
; -0.030 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.210      ; 2.364      ;
; -0.017 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.485      ; 2.652      ;
; -0.017 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.487      ; 2.654      ;
; -0.017 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.485      ; 2.652      ;
; -0.017 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.309      ; 2.476      ;
; -0.017 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.311      ; 2.478      ;
; -0.017 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.309      ; 2.476      ;
; -0.010 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.484      ; 2.658      ;
; -0.010 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.486      ; 2.660      ;
; -0.010 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.484      ; 2.658      ;
; -0.004 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.091      ; 2.271      ;
; -0.004 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.093      ; 2.273      ;
; -0.004 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.091      ; 2.271      ;
; -0.001 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.082      ; 2.265      ;
; -0.001 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.084      ; 2.267      ;
; -0.001 ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.082      ; 2.265      ;
; 0.002  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.463      ; 2.649      ;
; 0.002  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.465      ; 2.651      ;
; 0.002  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.463      ; 2.649      ;
; 0.004  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.101      ; 2.289      ;
; 0.004  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.103      ; 2.291      ;
; 0.004  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.101      ; 2.289      ;
; 0.006  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.092      ; 2.282      ;
; 0.006  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.094      ; 2.284      ;
; 0.006  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.092      ; 2.282      ;
; 0.007  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.283      ; 2.474      ;
; 0.007  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.285      ; 2.476      ;
; 0.007  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.283      ; 2.474      ;
; 0.008  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.256      ; 2.448      ;
; 0.008  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.258      ; 2.450      ;
; 0.008  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_we_reg           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.256      ; 2.448      ;
; 0.011  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.633      ; 2.828      ;
; 0.018  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 1.960      ; 2.162      ;
; 0.018  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 1.962      ; 2.164      ;
; 0.018  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 1.960      ; 2.162      ;
; 0.021  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.414      ; 2.619      ;
; 0.021  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.416      ; 2.621      ;
; 0.021  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.414      ; 2.619      ;
; 0.025  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.450      ; 2.659      ;
; 0.025  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.452      ; 2.661      ;
; 0.025  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.450      ; 2.659      ;
; 0.026  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.108      ; 2.318      ;
; 0.026  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.110      ; 2.320      ;
; 0.026  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_we_reg           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.108      ; 2.318      ;
; 0.027  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.633      ; 2.844      ;
; 0.027  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.635      ; 2.846      ;
; 0.028  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.505      ; 2.717      ;
; 0.028  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.507      ; 2.719      ;
; 0.028  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.505      ; 2.717      ;
; 0.034  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.403      ; 2.621      ;
; 0.034  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.405      ; 2.623      ;
; 0.034  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_we_reg           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.403      ; 2.621      ;
; 0.037  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.160      ; 2.381      ;
; 0.037  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.162      ; 2.383      ;
; 0.037  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.160      ; 2.381      ;
; 0.037  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.634      ; 2.855      ;
; 0.037  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.636      ; 2.857      ;
; 0.037  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.634      ; 2.855      ;
; 0.037  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.262      ; 2.483      ;
; 0.037  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.264      ; 2.485      ;
; 0.037  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.262      ; 2.483      ;
; 0.038  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a9~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.406      ; 2.628      ;
; 0.038  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a9~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.408      ; 2.630      ;
; 0.038  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a9~porta_we_reg           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.406      ; 2.628      ;
; 0.039  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.261      ; 2.484      ;
; 0.039  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.263      ; 2.486      ;
; 0.039  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.261      ; 2.484      ;
; 0.040  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.508      ; 2.732      ;
; 0.040  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.510      ; 2.734      ;
; 0.040  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.508      ; 2.732      ;
; 0.042  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.057      ; 2.283      ;
; 0.042  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.059      ; 2.285      ;
; 0.042  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.057      ; 2.283      ;
; 0.042  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.090      ; 2.316      ;
; 0.042  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.092      ; 2.318      ;
; 0.042  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.090      ; 2.316      ;
; 0.043  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.120      ; 2.347      ;
; 0.043  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.122      ; 2.349      ;
; 0.043  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_we_reg           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.120      ; 2.347      ;
; 0.046  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.419      ; 2.649      ;
; 0.046  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.421      ; 2.651      ;
; 0.046  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~porta_we_reg           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.419      ; 2.649      ;
; 0.046  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.448      ; 2.678      ;
; 0.047  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.393      ; 2.624      ;
; 0.047  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_datain_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.395      ; 2.626      ;
; 0.047  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_we_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.393      ; 2.624      ;
; 0.049  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.316      ; 2.549      ;
; 0.049  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.318      ; 2.551      ;
; 0.049  ; wren_buf_1 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk ; 0.000        ; 2.316      ; 2.549      ;
+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.116 ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                           ; sdram_controller:Inst_sdram_controller|address_r[2]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.319      ;
; 0.117 ; sdram_rw:Inst_sdram_rw|addr_i_r[9]                           ; sdram_controller:Inst_sdram_controller|address_r[9]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.320      ;
; 0.178 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[7]                        ; rdaddress_buf_1[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.389      ;
; 0.180 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[3]                        ; rdaddress_buf_1[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.391      ;
; 0.180 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[1]                        ; rdaddress_buf_1[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.391      ;
; 0.181 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[2]                        ; wrdata_buf_2[2]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.387      ;
; 0.181 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[1]                        ; wrdata_buf_2[1]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.387      ;
; 0.182 ; sdram_controller:Inst_sdram_controller|init_done             ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_controller:Inst_sdram_controller|do_refresh            ; sdram_controller:Inst_sdram_controller|do_refresh            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_controller:Inst_sdram_controller|current_state[1]      ; sdram_controller:Inst_sdram_controller|current_state[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_controller:Inst_sdram_controller|ack_o_r               ; sdram_controller:Inst_sdram_controller|ack_o_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[3]                        ; wrdata_buf_2[3]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.387      ;
; 0.183 ; sdram_controller:Inst_sdram_controller|stb_i_r               ; sdram_controller:Inst_sdram_controller|stb_i_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sdram_controller:Inst_sdram_controller|current_state[2]      ; sdram_controller:Inst_sdram_controller|current_state[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; do_black_white:Inst_black_white|wraddr_buf2_r[7]             ; wraddress_buf_2[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.389      ;
; 0.185 ; do_black_white:Inst_black_white|wraddr_buf2_r[1]             ; wraddress_buf_2[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.391      ;
; 0.186 ; sdram_rw:Inst_sdram_rw|addr_i_r[21]                          ; sdram_controller:Inst_sdram_controller|address_r[21]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.393      ;
; 0.187 ; sdram_rw:Inst_sdram_rw|addr_i_r[16]                          ; sdram_controller:Inst_sdram_controller|address_r[16]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.394      ;
; 0.189 ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sdram_controller:Inst_sdram_controller|current_state[0]      ; sdram_controller:Inst_sdram_controller|current_state[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[4]                        ; rdaddress_buf_1[4]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.400      ;
; 0.189 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[2]                        ; rdaddress_buf_1[2]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.400      ;
; 0.189 ; sdram_rw:Inst_sdram_rw|addr_i_r[14]                          ; sdram_controller:Inst_sdram_controller|address_r[14]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.396      ;
; 0.190 ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[6]                        ; rdaddress_buf_1[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.403      ;
; 0.192 ; do_black_white:Inst_black_white|rdaddr_buf2_r[6]             ; rdaddress_buf_2[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.396      ;
; 0.192 ; do_black_white:Inst_black_white|wraddr_buf2_r[6]             ; wraddress_buf_2[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.398      ;
; 0.193 ; do_black_white:Inst_black_white|wraddr_buf2_r[4]             ; wraddress_buf_2[4]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.399      ;
; 0.194 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[13]                       ; rdaddress_buf_1[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.399      ;
; 0.195 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[14]                       ; rdaddress_buf_1[14]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.400      ;
; 0.195 ; do_black_white:Inst_black_white|wraddr_buf2_r[13]            ; wraddress_buf_2[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.401      ;
; 0.196 ; sdram_rw:Inst_sdram_rw|addr_i_r[11]                          ; sdram_controller:Inst_sdram_controller|address_r[11]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.397      ;
; 0.196 ; sdram_rw:Inst_sdram_rw|addr_i_r[24]                          ; sdram_controller:Inst_sdram_controller|address_r[24]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.403      ;
; 0.199 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; do_black_white:Inst_black_white|rdaddr_buf2_r[1]             ; rdaddress_buf_2[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.403      ;
; 0.199 ; Address_Generator:Inst_Address_Generator|val[16]             ; rdaddress_buf_1[16]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.403      ;
; 0.204 ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                           ; sdram_controller:Inst_sdram_controller|address_r[8]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.405      ;
; 0.206 ; Address_Generator:Inst_Address_Generator|val[10]             ; rdaddress_buf_1[10]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.410      ;
; 0.209 ; do_black_white:Inst_black_white|rdaddr_buf2_r[12]            ; rdaddress_buf_2[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.419      ;
; 0.209 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]                        ; wrdata_buf_2[5]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.415      ;
; 0.209 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[6]                        ; wrdata_buf_2[6]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.415      ;
; 0.210 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.335      ;
; 0.210 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[9]                        ; wrdata_buf_2[9]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.416      ;
; 0.210 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[10]                       ; wrdata_buf_2[10]                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.416      ;
; 0.211 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.211 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[7]                        ; wrdata_buf_2[7]                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.416      ;
; 0.212 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.213 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[11]                       ; wrdata_buf_2[11]                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.418      ;
; 0.215 ; do_black_white:Inst_black_white|rdaddr_buf2_r[9]             ; rdaddress_buf_2[9]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.425      ;
; 0.215 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                       ; rdaddress_buf_1[16]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.420      ;
; 0.218 ; do_black_white:Inst_black_white|rdaddr_buf2_r[13]            ; rdaddress_buf_2[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.428      ;
; 0.221 ; Address_Generator:Inst_Address_Generator|val[5]              ; rdaddress_buf_1[5]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.432      ;
; 0.222 ; Address_Generator:Inst_Address_Generator|val[0]              ; rdaddress_buf_1[0]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.433      ;
; 0.222 ; Address_Generator:Inst_Address_Generator|val[3]              ; rdaddress_buf_1[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.433      ;
; 0.223 ; Address_Generator:Inst_Address_Generator|val[7]              ; rdaddress_buf_1[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.434      ;
; 0.223 ; Address_Generator:Inst_Address_Generator|val[1]              ; rdaddress_buf_1[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.434      ;
; 0.223 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[10]                       ; rdaddress_buf_1[10]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.428      ;
; 0.229 ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.354      ;
; 0.229 ; Address_Generator:Inst_Address_Generator|val[15]             ; rdaddress_buf_1[15]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.433      ;
; 0.230 ; Address_Generator:Inst_Address_Generator|val[8]              ; rdaddress_buf_1[8]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.434      ;
; 0.234 ; Address_Generator:Inst_Address_Generator|val[12]             ; rdaddress_buf_1[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.438      ;
; 0.240 ; Address_Generator:Inst_Address_Generator|val[4]              ; rdaddress_buf_1[4]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.451      ;
; 0.240 ; Address_Generator:Inst_Address_Generator|val[2]              ; rdaddress_buf_1[2]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.451      ;
; 0.249 ; sdram_controller:Inst_sdram_controller|address_r[23]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[0]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; sdram_controller:Inst_sdram_controller|address_r[24]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[1]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; Address_Generator:Inst_Address_Generator|val[6]              ; rdaddress_buf_1[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.461      ;
; 0.252 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[5]                        ; rdaddress_buf_1[5]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.463      ;
; 0.254 ; Address_Generator:Inst_Address_Generator|val[14]             ; rdaddress_buf_1[14]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.458      ;
; 0.256 ; Address_Generator:Inst_Address_Generator|val[11]             ; rdaddress_buf_1[11]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.460      ;
; 0.256 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[8]                        ; rdaddress_buf_1[8]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.461      ;
; 0.260 ; sdram_rw:Inst_sdram_rw|addr_i_r[18]                          ; sdram_controller:Inst_sdram_controller|address_r[18]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.467      ;
; 0.261 ; sdram_rw:Inst_sdram_rw|addr_i_r[23]                          ; sdram_controller:Inst_sdram_controller|address_r[23]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.468      ;
; 0.265 ; Address_Generator:Inst_Address_Generator|val[13]             ; rdaddress_buf_1[13]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.469      ;
; 0.272 ; sdram_rw:Inst_sdram_rw|addr_i_r[20]                          ; sdram_controller:Inst_sdram_controller|address_r[20]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.479      ;
; 0.274 ; sdram_rw:Inst_sdram_rw|addr_i_r[19]                          ; sdram_controller:Inst_sdram_controller|address_r[19]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.481      ;
; 0.275 ; sdram_rw:Inst_sdram_rw|addr_i_r[17]                          ; sdram_controller:Inst_sdram_controller|address_r[17]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.482      ;
; 0.278 ; sdram_rw:Inst_sdram_rw|addr_i_r[12]                          ; sdram_controller:Inst_sdram_controller|address_r[12]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.479      ;
; 0.279 ; sdram_rw:Inst_sdram_rw|addr_i_r[3]                           ; sdram_controller:Inst_sdram_controller|address_r[3]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.480      ;
; 0.283 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[0]                        ; rdaddress_buf_1[0]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.494      ;
; 0.287 ; do_edge_detection:Inst_edge_detection|rdaddr_buf2_r[1]       ; rdaddress_buf_2[1]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.492      ;
; 0.288 ; do_edge_detection:Inst_edge_detection|we_buf2_r              ; wren_buf_2                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.498      ;
; 0.289 ; do_edge_detection:Inst_edge_detection|rdaddr_buf2_r[0]       ; rdaddress_buf_2[0]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.494      ;
; 0.292 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.149 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.474      ;
; 0.156 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.481      ;
; 0.164 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.489      ;
; 0.169 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.494      ;
; 0.173 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.499      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.316      ;
; 0.194 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.317      ;
; 0.244 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.368      ;
; 0.247 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.371      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.373      ;
; 0.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.373      ;
; 0.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.373      ;
; 0.252 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.375      ;
; 0.252 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.375      ;
; 0.253 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.377      ;
; 0.253 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.377      ;
; 0.253 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.376      ;
; 0.253 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.376      ;
; 0.254 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.378      ;
; 0.257 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.381      ;
; 0.260 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.384      ;
; 0.267 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.288 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.613      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.414      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.414      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.422      ;
; 0.298 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.421      ;
; 0.299 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.307 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.432      ;
; 0.311 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.436      ;
; 0.316 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.641      ;
; 0.324 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.453      ;
; 0.359 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.480      ;
; 0.375 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.499      ;
; 0.378 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.502      ;
; 0.401 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 0.536      ;
; 0.407 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.531      ;
; 0.409 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.529      ;
; 0.447 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.571      ;
; 0.448 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.572      ;
; 0.449 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.573      ;
; 0.450 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.574      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                               ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.317      ;
; 0.193 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.321      ;
; 0.208 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.022      ; 0.314      ;
; 0.212 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.284      ; 0.580      ;
; 0.224 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.284      ; 0.592      ;
; 0.273 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.284      ; 0.641      ;
; 0.287 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.054      ; 0.425      ;
; 0.289 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.284      ; 0.657      ;
; 0.294 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.423      ;
; 0.298 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.427      ;
; 0.303 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.431      ;
; 0.304 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.432      ;
; 0.313 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.441      ;
; 0.317 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.022      ; 0.423      ;
; 0.321 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.022      ; 0.428      ;
; 0.323 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.432      ;
; 0.324 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.022      ; 0.430      ;
; 0.341 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.022      ; 0.447      ;
; 0.361 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.487      ;
; 0.366 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.492      ;
; 0.437 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.284      ; 0.805      ;
; 0.444 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.572      ;
; 0.447 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.575      ;
; 0.448 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.576      ;
; 0.452 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.579      ;
; 0.455 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.582      ;
; 0.460 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.589      ;
; 0.462 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.590      ;
; 0.463 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.591      ;
; 0.467 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.576      ;
; 0.470 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.579      ;
; 0.472 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.581      ;
; 0.474 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.583      ;
; 0.475 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.584      ;
; 0.477 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.586      ;
; 0.478 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.587      ;
; 0.479 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.588      ;
; 0.482 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.591      ;
; 0.487 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.596      ;
; 0.500 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.284      ; 0.868      ;
; 0.507 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.635      ;
; 0.510 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.638      ;
; 0.511 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.643      ;
; 0.518 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.646      ;
; 0.519 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.645      ;
; 0.519 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.645      ;
; 0.521 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.647      ;
; 0.522 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.648      ;
; 0.522 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.648      ;
; 0.526 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.655      ;
; 0.530 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.658      ;
; 0.533 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.642      ;
; 0.536 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.645      ;
; 0.538 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.647      ;
; 0.540 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.649      ;
; 0.541 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.650      ;
; 0.541 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.650      ;
; 0.543 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.652      ;
; 0.544 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.653      ;
; 0.545 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.284      ; 0.913      ;
; 0.550 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.659      ;
; 0.553 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.662      ;
; 0.576 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.704      ;
; 0.577 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.703      ;
; 0.579 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.707      ;
; 0.580 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.709      ;
; 0.584 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.710      ;
; 0.585 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.711      ;
; 0.585 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.711      ;
; 0.587 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.713      ;
; 0.588 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.714      ;
; 0.588 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.042      ; 0.714      ;
; 0.592 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.720      ;
; 0.593 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.721      ;
; 0.595 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.044      ; 0.723      ;
; 0.599 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.708      ;
; 0.602 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 0.025      ; 0.711      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                             ; Launch Clock                                                                                                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.776 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.490      ; 1.858      ;
; -0.776 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.490      ; 1.858      ;
; -0.776 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.490      ; 1.858      ;
; -0.776 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.490      ; 1.858      ;
; -0.776 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.490      ; 1.858      ;
; -0.776 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.490      ; 1.858      ;
; -0.776 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.490      ; 1.858      ;
; -0.776 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 0.490      ; 1.858      ;
; -0.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.490      ; 1.808      ;
; -0.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.490      ; 1.808      ;
; -0.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.490      ; 1.808      ;
; -0.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.490      ; 1.808      ;
; -0.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.490      ; 1.808      ;
; -0.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.490      ; 1.808      ;
; -0.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.490      ; 1.808      ;
; -0.226 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 0.490      ; 1.808      ;
; 0.727  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.500        ; 1.993      ; 1.858      ;
; 1.277  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 1.000        ; 1.993      ; 1.808      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.569 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 1.341      ; 1.679      ;
; 0.569 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 1.341      ; 1.679      ;
; 0.569 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 1.341      ; 1.679      ;
; 0.569 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 1.341      ; 1.679      ;
; 0.569 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 1.341      ; 1.679      ;
; 0.569 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 1.341      ; 1.679      ;
; 0.569 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 1.341      ; 1.679      ;
; 0.569 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 1.000        ; 1.341      ; 1.679      ;
+-------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                       ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 8.623 ; reset_BW_entity ; do_edge_detection:Inst_edge_detection|clk_div2 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.100     ; 1.264      ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                             ; Launch Clock                                                                                                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.587 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 2.087      ; 1.709      ;
; -0.034 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 2.087      ; 1.762      ;
; 0.979  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.709      ;
; 0.979  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.709      ;
; 0.979  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.709      ;
; 0.979  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.709      ;
; 0.979  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.709      ;
; 0.979  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.709      ;
; 0.979  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.709      ;
; 0.979  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; 0.000        ; 0.521      ; 1.709      ;
; 1.532  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.521      ; 1.762      ;
; 1.532  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.521      ; 1.762      ;
; 1.532  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.521      ; 1.762      ;
; 1.532  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.521      ; 1.762      ;
; 1.532  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.521      ; 1.762      ;
; 1.532  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.521      ; 1.762      ;
; 1.532  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.521      ; 1.762      ;
; 1.532  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2 ; -0.500       ; 0.521      ; 1.762      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.403 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 1.673      ; 1.434      ;
; -0.403 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 1.673      ; 1.434      ;
; -0.403 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 1.673      ; 1.434      ;
; -0.403 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 1.673      ; 1.434      ;
; -0.403 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 1.673      ; 1.434      ;
; -0.403 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 1.673      ; 1.434      ;
; -0.403 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 1.673      ; 1.434      ;
; -0.403 ; do_edge_detection:Inst_edge_detection|vsync_dummy ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 0.000        ; 1.673      ; 1.434      ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                        ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.883 ; reset_BW_entity ; do_edge_detection:Inst_edge_detection|clk_div2 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.113      ; 1.100      ;
+-------+-----------------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ov7670_pclk'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock       ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; ov7670_pclk ; Rise       ; ov7670_pclk                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ov7670_pclk ; Rise       ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_we_reg       ;
+--------+--------------+----------------+------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|clk_div2'                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[1]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[2]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[3]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[4]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[5]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[6]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[7]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[8]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[4]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[5]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[6]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[7]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[10]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[11]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[12]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[13]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[14]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[15]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[16]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[17]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[18]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[19]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[20]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[21]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[3]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[4]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[5]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[6]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[7]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[8]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[9]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[4]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[5]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[6]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[7]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[10]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[11]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[12]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[13]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[14]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[15]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[16]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[17]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[18]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[19]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[20]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[21]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[22]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[3]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[4]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[5]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[6]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[7]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[8]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[9]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync1                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[12]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[13]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[14]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[15]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[20]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[21]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[22]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[23]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[4]                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[5]                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[6]                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[7]                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[12]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[13]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[14]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[15]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[20]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[21]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[22]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[23]                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[4]                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; do_edge_detection:Inst_edge_detection|clk_div2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[5]                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                      ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[0] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[1] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[2] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[3] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[4] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[5] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[6] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp|num[7] ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[0]|clk                                                                                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[1]|clk                                                                                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[2]|clk                                                                                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[3]|clk                                                                                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[4]|clk                                                                                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[5]|clk                                                                                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[6]|clk                                                                                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[7]|clk                                                                                     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[0]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[2]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[5]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[6]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[7]     ;
; 0.389  ; 0.573        ; 0.184          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Fall       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[4]     ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]|clk                                                                     ;
; 0.436  ; 0.652        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]                                ;
; 0.436  ; 0.652        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[1]                                ;
; 0.436  ; 0.652        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[2]                                ;
; 0.436  ; 0.652        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[3]                                ;
; 0.436  ; 0.652        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[4]                                ;
; 0.436  ; 0.652        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[5]                                ;
; 0.436  ; 0.652        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[6]                                ;
; 0.436  ; 0.652        ; 0.216          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7]                                ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[0]|clk                                                                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[1]|clk                                                                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[2]|clk                                                                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[3]|clk                                                                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[4]|clk                                                                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[5]|clk                                                                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[6]|clk                                                                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[7]|clk                                                                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[0]|clk                                                                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[1]|clk                                                                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]|clk                                                                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[3]|clk                                                                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[5]|clk                                                                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]|clk                                                                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[7]|clk                                                                     ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~clkctrl|inclk[0]                                                                            ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; Rise       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2|q                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                               ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.554 ; -0.554       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2|combout                                        ;
; -0.541 ; -0.541       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3|combout                                        ;
; -0.538 ; -0.538       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]|dataa                                            ;
; -0.538 ; -0.538       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]|dataa                                            ;
; -0.537 ; -0.537       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3|datad                                          ;
; -0.536 ; -0.536       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]|datab                                            ;
; -0.533 ; -0.533       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] ;
; -0.532 ; -0.532       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] ;
; -0.531 ; -0.531       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] ;
; -0.531 ; -0.531       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] ;
; -0.531 ; -0.531       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] ;
; -0.530 ; -0.530       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]|datac                                            ;
; -0.530 ; -0.530       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7] ;
; -0.530 ; -0.530       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] ;
; -0.529 ; -0.529       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]|datad                                            ;
; -0.529 ; -0.529       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]|datad                                            ;
; -0.529 ; -0.529       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]|datad                                            ;
; -0.529 ; -0.529       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]|datad                                            ;
; -0.529 ; -0.529       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]|datac                                            ;
; -0.528 ; -0.528       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]|datac                                            ;
; -0.528 ; -0.528       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]|datad                                            ;
; -0.527 ; -0.527       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]|datad                                            ;
; -0.527 ; -0.527       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]|datad                                            ;
; -0.527 ; -0.527       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]|datad                                            ;
; -0.527 ; -0.527       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]|datac                                            ;
; -0.527 ; -0.527       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]|datac                                            ;
; -0.527 ; -0.527       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] ;
; -0.526 ; -0.526       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]|datad                                            ;
; -0.526 ; -0.526       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]|datad                                            ;
; -0.526 ; -0.526       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]|datad                                            ;
; -0.526 ; -0.526       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]|datad                                            ;
; -0.526 ; -0.526       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]|datad                                            ;
; -0.526 ; -0.526       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]|datad                                            ;
; -0.525 ; -0.525       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]|datad                                            ;
; -0.524 ; -0.524       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]|datad                                            ;
; -0.524 ; -0.524       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]|datad                                            ;
; -0.524 ; -0.524       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]|datad                                            ;
; -0.524 ; -0.524       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]|datad                                            ;
; -0.524 ; -0.524       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]|datad                                            ;
; -0.524 ; -0.524       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]|datad                                            ;
; -0.524 ; -0.524       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] ;
; -0.524 ; -0.524       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] ;
; -0.524 ; -0.524       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] ;
; -0.524 ; -0.524       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] ;
; -0.523 ; -0.523       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]|datad                                            ;
; -0.523 ; -0.523       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] ;
; -0.522 ; -0.522       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]|datad                                            ;
; -0.522 ; -0.522       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]|datad                                            ;
; -0.522 ; -0.522       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ;
; -0.522 ; -0.522       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ;
; -0.522 ; -0.522       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ;
; -0.521 ; -0.521       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ;
; -0.521 ; -0.521       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ;
; -0.521 ; -0.521       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ;
; -0.521 ; -0.521       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ;
; -0.521 ; -0.521       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ;
; -0.521 ; -0.521       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ;
; -0.520 ; -0.520       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6] ;
; -0.519 ; -0.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ;
; -0.519 ; -0.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4] ;
; -0.519 ; -0.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ;
; -0.519 ; -0.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ;
; -0.519 ; -0.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ;
; -0.519 ; -0.519       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ;
; -0.518 ; -0.518       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ;
; -0.517 ; -0.517       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ;
; -0.517 ; -0.517       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ;
; -0.492 ; -0.492       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|inclk[0]                                ;
; -0.492 ; -0.492       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|outclk                                  ;
; -0.439 ; -0.439       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|inclk[0]                                ;
; -0.439 ; -0.439       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3clkctrl|outclk                                  ;
; -0.414 ; -0.414       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] ;
; -0.414 ; -0.414       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] ;
; -0.413 ; -0.413       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] ;
; -0.413 ; -0.413       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] ;
; -0.413 ; -0.413       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] ;
; -0.413 ; -0.413       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] ;
; -0.413 ; -0.413       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] ;
; -0.413 ; -0.413       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4] ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6] ;
; -0.411 ; -0.411       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] ;
; -0.411 ; -0.411       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] ;
; -0.411 ; -0.411       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] ;
; -0.410 ; -0.410       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]|datad                                            ;
; -0.410 ; -0.410       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]|datad                                            ;
; -0.410 ; -0.410       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ;
; -0.410 ; -0.410       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] ;
; -0.410 ; -0.410       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] ;
; -0.410 ; -0.410       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] ;
; -0.410 ; -0.410       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] ;
; -0.409 ; -0.409       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]|datad                                            ;
; -0.409 ; -0.409       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]|datad                                            ;
; -0.409 ; -0.409       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]|datad                                            ;
; -0.409 ; -0.409       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]|datad                                            ;
; -0.409 ; -0.409       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]|datad                                            ;
; -0.409 ; -0.409       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]|datad                                            ;
; -0.409 ; -0.409       ; 0.000          ; Low Pulse Width  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Rise       ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] ;
; -0.408 ; -0.408       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]|datad                                            ;
; -0.408 ; -0.408       ; 0.000          ; High Pulse Width ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] ; Fall       ; Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]|datad                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------+
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[11]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[12]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[13]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[16]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[8]                                           ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[9]                                           ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wren_buf_2                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[0]                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[10]                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[11]                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[2]                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[3]                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[4]                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[6]                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[8]                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_BW_entity                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|ack_o_r               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_init_state[0] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_init_state[1] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_init_state[2] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_state[0]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_state[1]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_state[2]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|current_state[3]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_i_r[10]           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[0]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[10]           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[11]           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[1]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[2]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[3]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[4]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[5]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[6]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[7]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[8]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dat_o_r[9]            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|do_refresh            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_addr_r[10]       ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_cas_n_r          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en       ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[10]         ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[5]          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_dq_r[9]          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_ras_n_r          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|dram_we_n_r           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|init_done             ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|oe_r                  ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[0]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[6]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|trc_cntr[2]           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:Inst_sdram_controller|trc_cntr[3]           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[0]                                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[10]                                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[14]                                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[15]                                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[1]                                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[2]                                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[3]                                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[4]                                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[5]                                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[6]                                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wraddress_buf_2[7]                                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[10]                                             ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[11]                                             ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[1]                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[2]                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[3]                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[5]                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[6]                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[7]                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wrdata_buf_2[9]                                              ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[1]                                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[5]                                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_to_rgb[7]                                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[0]                                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[10]                                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[11]                                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[12]                                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[13]                                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[14]                                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[15]                                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[16]                                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rdaddress_buf_1[1]                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                             ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                             ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|sioc                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ;
; 9.783 ; 10.013       ; 0.230          ; High Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ;
; 9.817 ; 10.001       ; 0.184          ; Low Pulse Width  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                            ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~porta_we_reg        ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_we_reg        ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a51~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a51~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~porta_we_reg        ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a83~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a83~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0    ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_we_reg          ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0    ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg          ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_address_reg0    ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_we_reg          ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_address_reg0    ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a33~porta_we_reg          ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_address_reg0    ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_we_reg          ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0    ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_we_reg          ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~porta_address_reg0    ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~porta_we_reg          ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0    ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_we_reg          ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a9~porta_address_reg0     ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a9~porta_we_reg           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a1~porta_we_reg        ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a3~porta_we_reg        ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a49~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a49~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~porta_we_reg        ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a59~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a59~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a63~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a63~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a74~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a74~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_we_reg        ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_we_reg       ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+----------------------------+-------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port                  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+----------------------------+-------------+-------+-------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]                 ; clk_50      ; 2.735 ; 3.405 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]                ; clk_50      ; 2.735 ; 3.405 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]                ; clk_50      ; 2.572 ; 3.207 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]                ; clk_50      ; 2.672 ; 3.329 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]                ; clk_50      ; 2.525 ; 3.147 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]                ; clk_50      ; 2.478 ; 3.100 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]                ; clk_50      ; 2.479 ; 3.097 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]                ; clk_50      ; 2.465 ; 3.080 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]                ; clk_50      ; 2.655 ; 3.313 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]                ; clk_50      ; 2.494 ; 3.117 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]                ; clk_50      ; 2.576 ; 3.218 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]               ; clk_50      ; 2.554 ; 3.192 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]               ; clk_50      ; 2.672 ; 3.329 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; 4.796 ; 5.483 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_black_white         ; clk_50      ; 4.531 ; 5.288 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_edge_detection      ; clk_50      ; 4.450 ; 5.304 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_take_snapshot          ; clk_50      ; 4.628 ; 5.278 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; 5.374 ; 6.127 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_black_white         ; clk_50      ; 5.111 ; 5.613 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_edge_detection      ; clk_50      ; 4.549 ; 5.210 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_take_snapshot          ; clk_50      ; 5.396 ; 6.179 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_RESET             ; clk_50      ; 3.012 ; 3.732 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_resend_reg_values ; clk_50      ; 2.683 ; 3.331 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; ov7670_data[*]             ; ov7670_pclk ; 1.089 ; 1.752 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[0]            ; ov7670_pclk ; 0.771 ; 1.402 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[1]            ; ov7670_pclk ; 1.069 ; 1.732 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[2]            ; ov7670_pclk ; 0.838 ; 1.450 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[3]            ; ov7670_pclk ; 0.507 ; 1.082 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[4]            ; ov7670_pclk ; 0.716 ; 1.302 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[5]            ; ov7670_pclk ; 0.503 ; 1.069 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[6]            ; ov7670_pclk ; 0.720 ; 1.310 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[7]            ; ov7670_pclk ; 1.089 ; 1.752 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_href                ; ov7670_pclk ; 0.855 ; 1.495 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_vsync               ; ov7670_pclk ; 0.636 ; 1.323 ; Fall       ; ov7670_pclk                                                      ;
+----------------------------+-------------+-------+-------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port                  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]                 ; clk_50      ; -2.043 ; -2.643 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]                ; clk_50      ; -2.300 ; -2.954 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]                ; clk_50      ; -2.145 ; -2.764 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]                ; clk_50      ; -2.206 ; -2.834 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]                ; clk_50      ; -2.099 ; -2.707 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]                ; clk_50      ; -2.054 ; -2.661 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]                ; clk_50      ; -2.056 ; -2.659 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]                ; clk_50      ; -2.043 ; -2.643 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]                ; clk_50      ; -2.224 ; -2.866 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]                ; clk_50      ; -2.070 ; -2.678 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]                ; clk_50      ; -2.149 ; -2.775 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]               ; clk_50      ; -2.129 ; -2.751 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]               ; clk_50      ; -2.241 ; -2.881 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; -2.971 ; -3.652 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_black_white         ; clk_50      ; -2.353 ; -3.088 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_edge_detection      ; clk_50      ; -2.505 ; -3.194 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_take_snapshot          ; clk_50      ; -2.612 ; -3.345 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; -3.035 ; -3.755 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_black_white         ; clk_50      ; -2.907 ; -3.672 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_edge_detection      ; clk_50      ; -2.831 ; -3.511 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_take_snapshot          ; clk_50      ; -3.166 ; -3.902 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_RESET             ; clk_50      ; -2.424 ; -3.111 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_resend_reg_values ; clk_50      ; -2.096 ; -2.721 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; ov7670_data[*]             ; ov7670_pclk ; -0.299 ; -0.850 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[0]            ; ov7670_pclk ; -0.555 ; -1.169 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[1]            ; ov7670_pclk ; -0.846 ; -1.497 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[2]            ; ov7670_pclk ; -0.624 ; -1.227 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[3]            ; ov7670_pclk ; -0.302 ; -0.863 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[4]            ; ov7670_pclk ; -0.502 ; -1.073 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[5]            ; ov7670_pclk ; -0.299 ; -0.850 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[6]            ; ov7670_pclk ; -0.507 ; -1.082 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[7]            ; ov7670_pclk ; -0.867 ; -1.518 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_href                ; ov7670_pclk ; -0.640 ; -1.263 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_vsync               ; ov7670_pclk ; -0.388 ; -1.055 ; Fall       ; ov7670_pclk                                                      ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_ADDR[*]        ; clk_50     ; 3.619  ; 3.887  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; clk_50     ; 2.936  ; 3.133  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; clk_50     ; 2.995  ; 3.206  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; clk_50     ; 3.263  ; 3.493  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; clk_50     ; 3.619  ; 3.887  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; clk_50     ; 2.999  ; 3.202  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; clk_50     ; 3.048  ; 3.270  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; clk_50     ; 3.308  ; 3.535  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; clk_50     ; 3.021  ; 3.245  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; clk_50     ; 3.276  ; 3.511  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; clk_50     ; 3.350  ; 3.590  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; clk_50     ; 2.953  ; 3.122  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; clk_50     ; 2.860  ; 3.053  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; clk_50     ; 2.620  ; 2.778  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; clk_50     ; 3.203  ; 3.397  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; clk_50     ; 2.811  ; 2.978  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; clk_50     ; 3.151  ; 3.380  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; clk_50     ; 4.504  ; 4.644  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; clk_50     ; 3.732  ; 4.048  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; clk_50     ; 2.540  ; 2.663  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; clk_50     ; 2.852  ; 3.043  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; clk_50     ; 2.727  ; 2.882  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; clk_50     ; 2.551  ; 2.700  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; clk_50     ; 2.749  ; 2.900  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; clk_50     ; 2.824  ; 2.996  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; clk_50     ; 3.140  ; 3.348  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; clk_50     ; 3.086  ; 3.274  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; clk_50     ; 3.138  ; 3.331  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; clk_50     ; 3.121  ; 3.299  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; clk_50     ; 3.270  ; 3.482  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; clk_50     ; 4.328  ; 4.470  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; clk_50     ; 4.504  ; 4.644  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; clk_50     ; 4.400  ; 4.517  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; clk_50     ; 4.493  ; 4.633  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; clk_50     ; 2.910  ; 3.093  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; clk_50     ; 3.429  ; 3.656  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]            ; clk_50     ; 4.250  ; 4.517  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]           ; clk_50     ; 4.250  ; 4.517  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]           ; clk_50     ; 4.048  ; 4.326  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[2]           ; clk_50     ; 4.236  ; 4.491  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[3]           ; clk_50     ; 4.026  ; 4.255  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[4]           ; clk_50     ; 4.117  ; 4.345  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[5]           ; clk_50     ; 3.696  ; 3.921  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[6]           ; clk_50     ; 4.216  ; 4.471  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[7]           ; clk_50     ; 4.081  ; 4.328  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]            ; clk_50     ; 5.276  ; 5.655  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]           ; clk_50     ; 4.816  ; 5.162  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]           ; clk_50     ; 4.896  ; 5.224  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[2]           ; clk_50     ; 4.706  ; 5.048  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[3]           ; clk_50     ; 5.187  ; 5.592  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[4]           ; clk_50     ; 4.681  ; 5.006  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[5]           ; clk_50     ; 5.276  ; 5.655  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[6]           ; clk_50     ; 4.684  ; 5.029  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[7]           ; clk_50     ; 5.245  ; 5.650  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]            ; clk_50     ; 5.076  ; 5.477  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]           ; clk_50     ; 3.668  ; 3.883  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]           ; clk_50     ; 4.686  ; 5.010  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[2]           ; clk_50     ; 4.502  ; 4.767  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[3]           ; clk_50     ; 4.925  ; 5.286  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[4]           ; clk_50     ; 3.378  ; 3.548  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[5]           ; clk_50     ; 4.435  ; 4.718  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[6]           ; clk_50     ; 5.051  ; 5.387  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[7]           ; clk_50     ; 5.076  ; 5.477  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; clk_50     ; -2.574 ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; clk_50     ;        ; -2.569 ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; LED_config_finished ; clk_50     ; 6.316  ; 6.773  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_sioc         ; clk_50     ; 2.568  ; 2.669  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_siod         ; clk_50     ; 2.625  ; 2.523  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_xclk         ; clk_50     ; 2.122  ; 2.164  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LED_done            ; clk_50     ; 4.045  ; 4.383  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ; 1.646  ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_b[*]            ; clk_50     ; 5.650  ; 6.176  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[0]           ; clk_50     ; 5.650  ; 6.176  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[1]           ; clk_50     ; 5.236  ; 5.718  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[2]           ; clk_50     ; 5.637  ; 6.151  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[3]           ; clk_50     ; 5.430  ; 5.919  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[4]           ; clk_50     ; 5.517  ; 6.004  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[5]           ; clk_50     ; 4.884  ; 5.313  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[6]           ; clk_50     ; 5.617  ; 6.131  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[7]           ; clk_50     ; 5.485  ; 5.992  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_blank_N         ; clk_50     ; 3.918  ; 3.940  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_g[*]            ; clk_50     ; 6.426  ; 7.033  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[0]           ; clk_50     ; 5.984  ; 6.544  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[1]           ; clk_50     ; 6.024  ; 6.557  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[2]           ; clk_50     ; 5.873  ; 6.430  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[3]           ; clk_50     ; 6.368  ; 6.975  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[4]           ; clk_50     ; 5.849  ; 6.388  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[5]           ; clk_50     ; 6.404  ; 6.988  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[6]           ; clk_50     ; 5.851  ; 6.411  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[7]           ; clk_50     ; 6.426  ; 7.033  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_hsync           ; clk_50     ; 3.664  ; 3.922  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_r[*]            ; clk_50     ; 6.456  ; 7.052  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[0]           ; clk_50     ; 5.066  ; 5.538  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[1]           ; clk_50     ; 6.218  ; 6.805  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[2]           ; clk_50     ; 5.907  ; 6.432  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[3]           ; clk_50     ; 6.062  ; 6.641  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[4]           ; clk_50     ; 4.776  ; 5.203  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[5]           ; clk_50     ; 5.967  ; 6.513  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[6]           ; clk_50     ; 6.456  ; 7.052  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[7]           ; clk_50     ; 6.213  ; 6.832  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_vsync           ; clk_50     ; 3.743  ; 3.948  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ;        ; 1.620  ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_ADDR[*]        ; clk_50     ; 2.289  ; 2.442  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; clk_50     ; 2.592  ; 2.782  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; clk_50     ; 2.648  ; 2.852  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; clk_50     ; 2.904  ; 3.125  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; clk_50     ; 3.250  ; 3.507  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; clk_50     ; 2.653  ; 2.849  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; clk_50     ; 2.700  ; 2.913  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; clk_50     ; 2.947  ; 3.165  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; clk_50     ; 2.672  ; 2.887  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; clk_50     ; 2.918  ; 3.145  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; clk_50     ; 2.990  ; 3.221  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; clk_50     ; 2.607  ; 2.770  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; clk_50     ; 2.520  ; 2.706  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; clk_50     ; 2.289  ; 2.442  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; clk_50     ; 2.846  ; 3.033  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; clk_50     ; 2.472  ; 2.633  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; clk_50     ; 2.799  ; 3.020  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; clk_50     ; 2.214  ; 2.333  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; clk_50     ; 3.356  ; 3.661  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; clk_50     ; 2.214  ; 2.333  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; clk_50     ; 2.512  ; 2.697  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; clk_50     ; 2.393  ; 2.543  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; clk_50     ; 2.223  ; 2.367  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; clk_50     ; 2.415  ; 2.561  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; clk_50     ; 2.487  ; 2.653  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; clk_50     ; 2.790  ; 2.990  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; clk_50     ; 2.737  ; 2.918  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; clk_50     ; 2.788  ; 2.974  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; clk_50     ; 2.772  ; 2.944  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; clk_50     ; 2.914  ; 3.118  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; clk_50     ; 3.792  ; 3.962  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; clk_50     ; 3.962  ; 4.130  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; clk_50     ; 3.859  ; 4.005  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; clk_50     ; 3.951  ; 4.119  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; clk_50     ; 2.567  ; 2.744  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; clk_50     ; 3.066  ; 3.285  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]            ; clk_50     ; 3.294  ; 3.500  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]           ; clk_50     ; 3.853  ; 4.108  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]           ; clk_50     ; 3.632  ; 3.891  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[2]           ; clk_50     ; 3.840  ; 4.082  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[3]           ; clk_50     ; 3.638  ; 3.857  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[4]           ; clk_50     ; 3.725  ; 3.943  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[5]           ; clk_50     ; 3.294  ; 3.500  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[6]           ; clk_50     ; 3.820  ; 4.062  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[7]           ; clk_50     ; 3.691  ; 3.926  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]            ; clk_50     ; 4.259  ; 4.562  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]           ; clk_50     ; 4.388  ; 4.710  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]           ; clk_50     ; 4.471  ; 4.785  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[2]           ; clk_50     ; 4.283  ; 4.597  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[3]           ; clk_50     ; 4.724  ; 5.102  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[4]           ; clk_50     ; 4.259  ; 4.562  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[5]           ; clk_50     ; 4.838  ; 5.201  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[6]           ; clk_50     ; 4.261  ; 4.577  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[7]           ; clk_50     ; 4.781  ; 5.160  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]            ; clk_50     ; 3.015  ; 3.176  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]           ; clk_50     ; 3.293  ; 3.497  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]           ; clk_50     ; 4.269  ; 4.580  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[2]           ; clk_50     ; 4.093  ; 4.347  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[3]           ; clk_50     ; 4.500  ; 4.845  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[4]           ; clk_50     ; 3.015  ; 3.176  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[5]           ; clk_50     ; 4.029  ; 4.300  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[6]           ; clk_50     ; 4.620  ; 4.941  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[7]           ; clk_50     ; 4.645  ; 5.028  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; clk_50     ; -2.813 ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; clk_50     ;        ; -2.809 ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; LED_config_finished ; clk_50     ; 5.454  ; 5.827  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_sioc         ; clk_50     ; 2.238  ; 2.336  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_siod         ; clk_50     ; 2.292  ; 2.194  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_xclk         ; clk_50     ; 1.808  ; 1.849  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LED_done            ; clk_50     ; 3.120  ; 3.382  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ; 1.360  ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_b[*]            ; clk_50     ; 4.463  ; 4.872  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[0]           ; clk_50     ; 5.191  ; 5.686  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[1]           ; clk_50     ; 4.801  ; 5.263  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[2]           ; clk_50     ; 5.179  ; 5.661  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[3]           ; clk_50     ; 4.980  ; 5.440  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[4]           ; clk_50     ; 5.063  ; 5.521  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[5]           ; clk_50     ; 4.463  ; 4.872  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[6]           ; clk_50     ; 5.159  ; 5.641  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[7]           ; clk_50     ; 5.033  ; 5.509  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_blank_N         ; clk_50     ; 3.156  ; 3.251  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_g[*]            ; clk_50     ; 5.388  ; 5.905  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[0]           ; clk_50     ; 5.517  ; 6.053  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[1]           ; clk_50     ; 5.548  ; 6.049  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[2]           ; clk_50     ; 5.411  ; 5.944  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[3]           ; clk_50     ; 5.886  ; 6.466  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[4]           ; clk_50     ; 5.388  ; 5.905  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[5]           ; clk_50     ; 5.915  ; 6.465  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[6]           ; clk_50     ; 5.389  ; 5.924  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[7]           ; clk_50     ; 5.943  ; 6.524  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_hsync           ; clk_50     ; 3.289  ; 3.535  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_r[*]            ; clk_50     ; 4.351  ; 4.750  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[0]           ; clk_50     ; 4.629  ; 5.071  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[1]           ; clk_50     ; 5.735  ; 6.284  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[2]           ; clk_50     ; 5.436  ; 5.931  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[3]           ; clk_50     ; 5.592  ; 6.146  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[4]           ; clk_50     ; 4.351  ; 4.750  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[5]           ; clk_50     ; 5.495  ; 6.004  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[6]           ; clk_50     ; 5.963  ; 6.525  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[7]           ; clk_50     ; 5.737  ; 6.329  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_vsync           ; clk_50     ; 3.368  ; 3.562  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ;        ; 1.332  ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 4.168 ; 4.167 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 4.168 ; 4.167 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 4.347 ; 4.346 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 4.348 ; 4.347 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 4.230 ; 4.229 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 4.348 ; 4.347 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 4.361 ; 4.360 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 4.361 ; 4.360 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 4.345 ; 4.344 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 4.508 ; 4.507 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 4.508 ; 4.507 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 4.353 ; 4.352 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 4.335 ; 4.334 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 3.233 ; 3.219 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 3.643 ; 3.642 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 3.643 ; 3.642 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 3.816 ; 3.815 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 3.817 ; 3.816 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 3.703 ; 3.702 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 3.817 ; 3.816 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 3.828 ; 3.827 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 3.828 ; 3.827 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 3.813 ; 3.812 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 3.970 ; 3.969 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 3.970 ; 3.969 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 3.821 ; 3.820 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 3.804 ; 3.803 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 2.307 ; 2.293 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                              ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 4.246     ; 4.247     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 4.246     ; 4.247     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 4.461     ; 4.462     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 4.460     ; 4.461     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 4.311     ; 4.312     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 4.460     ; 4.461     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 4.477     ; 4.478     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 4.477     ; 4.478     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 4.457     ; 4.458     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 4.622     ; 4.623     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 4.622     ; 4.623     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 4.469     ; 4.470     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 4.432     ; 4.433     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 3.190     ; 3.204     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]   ; clk_50     ; 3.751     ; 3.752     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; clk_50     ; 3.751     ; 3.752     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; clk_50     ; 3.957     ; 3.958     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; clk_50     ; 3.956     ; 3.957     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; clk_50     ; 3.813     ; 3.814     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; clk_50     ; 3.956     ; 3.957     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; clk_50     ; 3.973     ; 3.974     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; clk_50     ; 3.973     ; 3.974     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; clk_50     ; 3.953     ; 3.954     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; clk_50     ; 4.112     ; 4.113     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; clk_50     ; 4.112     ; 4.113     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; clk_50     ; 3.965     ; 3.966     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; clk_50     ; 3.929     ; 3.930     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ov7670_siod  ; clk_50     ; 2.318     ; 2.332     ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                                                                                       ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                            ; -14.297   ; -5.842   ; -1.727   ; -1.076  ; -3.000              ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; -11.843   ; 0.116    ; N/A      ; N/A     ; 4.690               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 10.967    ; 0.149    ; N/A      ; N/A     ; 9.708               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; -0.155    ; -0.310   ; 7.393    ; 0.883   ; 19.709              ;
;  clk_50                                                                                                                                     ; N/A       ; N/A      ; N/A      ; N/A     ; 9.574               ;
;  do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -14.297   ; -1.472   ; -1.727   ; -1.076  ; -2.693              ;
;  do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -0.856    ; -5.842   ; N/A      ; N/A     ; -1.549              ;
;  do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -1.384    ; 0.188    ; 0.037    ; -0.403  ; -1.285              ;
;  ov7670_pclk                                                                                                                                ; -4.459    ; -0.063   ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                                                                                             ; -2711.341 ; -147.317 ; -13.816  ; -4.028  ; -2016.911           ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; -119.281  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 0.000     ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; -0.155    ; -0.310   ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50                                                                                                                                     ; N/A       ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; -259.592  ; -11.341  ; -13.816  ; -1.076  ; -157.262            ;
;  do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; -12.622   ; -135.768 ; N/A      ; N/A     ; -210.530            ;
;  do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; -22.565   ; 0.000    ; 0.000    ; -3.224  ; -30.840             ;
;  ov7670_pclk                                                                                                                                ; -2298.280 ; -0.693   ; N/A      ; N/A     ; -1618.279           ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port                  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]                 ; clk_50      ; 5.235  ; 5.656  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]                ; clk_50      ; 5.235  ; 5.656  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]                ; clk_50      ; 4.931  ; 5.320  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]                ; clk_50      ; 5.119  ; 5.554  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]                ; clk_50      ; 4.815  ; 5.171  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]                ; clk_50      ; 4.753  ; 5.118  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]                ; clk_50      ; 4.748  ; 5.100  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]                ; clk_50      ; 4.697  ; 5.054  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]                ; clk_50      ; 5.121  ; 5.504  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]                ; clk_50      ; 4.762  ; 5.132  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]                ; clk_50      ; 4.903  ; 5.299  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]               ; clk_50      ; 4.857  ; 5.232  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]               ; clk_50      ; 5.122  ; 5.523  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; 9.159  ; 9.723  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_black_white         ; clk_50      ; 8.872  ; 9.311  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_edge_detection      ; clk_50      ; 8.975  ; 9.329  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_take_snapshot          ; clk_50      ; 8.912  ; 9.377  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; 10.618 ; 11.087 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_black_white         ; clk_50      ; 9.606  ; 10.029 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_edge_detection      ; clk_50      ; 8.929  ; 9.445  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_take_snapshot          ; clk_50      ; 10.696 ; 11.144 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_RESET             ; clk_50      ; 5.804  ; 6.328  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_resend_reg_values ; clk_50      ; 5.140  ; 5.589  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; ov7670_data[*]             ; ov7670_pclk ; 2.821  ; 3.260  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[0]            ; ov7670_pclk ; 2.217  ; 2.592  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[1]            ; ov7670_pclk ; 2.797  ; 3.225  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[2]            ; ov7670_pclk ; 2.350  ; 2.730  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[3]            ; ov7670_pclk ; 1.649  ; 1.997  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[4]            ; ov7670_pclk ; 2.090  ; 2.404  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[5]            ; ov7670_pclk ; 1.608  ; 1.963  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[6]            ; ov7670_pclk ; 2.095  ; 2.410  ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[7]            ; ov7670_pclk ; 2.821  ; 3.260  ; Fall       ; ov7670_pclk                                                      ;
; ov7670_href                ; ov7670_pclk ; 2.352  ; 2.744  ; Fall       ; ov7670_pclk                                                      ;
; ov7670_vsync               ; ov7670_pclk ; 1.986  ; 2.466  ; Fall       ; ov7670_pclk                                                      ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port                  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_DQ[*]                 ; clk_50      ; -2.043 ; -2.643 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]                ; clk_50      ; -2.300 ; -2.954 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]                ; clk_50      ; -2.145 ; -2.764 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]                ; clk_50      ; -2.206 ; -2.834 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]                ; clk_50      ; -2.099 ; -2.707 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]                ; clk_50      ; -2.054 ; -2.661 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]                ; clk_50      ; -2.056 ; -2.659 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]                ; clk_50      ; -2.043 ; -2.643 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]                ; clk_50      ; -2.224 ; -2.866 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]                ; clk_50      ; -2.070 ; -2.678 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]                ; clk_50      ; -2.149 ; -2.775 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]               ; clk_50      ; -2.129 ; -2.751 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]               ; clk_50      ; -2.241 ; -2.881 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; -2.971 ; -3.652 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_black_white         ; clk_50      ; -2.353 ; -3.088 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_do_edge_detection      ; clk_50      ; -2.505 ; -3.194 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_take_snapshot          ; clk_50      ; -2.612 ; -3.345 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; btn_display_snapshot       ; clk_50      ; -3.035 ; -3.755 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_black_white         ; clk_50      ; -2.907 ; -3.672 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_do_edge_detection      ; clk_50      ; -2.831 ; -3.511 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; btn_take_snapshot          ; clk_50      ; -3.166 ; -3.902 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_RESET             ; clk_50      ; -2.424 ; -3.111 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; slide_sw_resend_reg_values ; clk_50      ; -2.096 ; -2.721 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; ov7670_data[*]             ; ov7670_pclk ; -0.299 ; -0.850 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[0]            ; ov7670_pclk ; -0.555 ; -1.169 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[1]            ; ov7670_pclk ; -0.846 ; -1.497 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[2]            ; ov7670_pclk ; -0.624 ; -1.227 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[3]            ; ov7670_pclk ; -0.302 ; -0.863 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[4]            ; ov7670_pclk ; -0.502 ; -1.073 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[5]            ; ov7670_pclk ; -0.299 ; -0.850 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[6]            ; ov7670_pclk ; -0.507 ; -1.082 ; Fall       ; ov7670_pclk                                                      ;
;  ov7670_data[7]            ; ov7670_pclk ; -0.867 ; -1.518 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_href                ; ov7670_pclk ; -0.640 ; -1.263 ; Fall       ; ov7670_pclk                                                      ;
; ov7670_vsync               ; ov7670_pclk ; -0.388 ; -1.055 ; Fall       ; ov7670_pclk                                                      ;
+----------------------------+-------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_ADDR[*]        ; clk_50     ; 7.218  ; 7.099  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; clk_50     ; 5.821  ; 5.788  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; clk_50     ; 5.923  ; 5.920  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; clk_50     ; 6.492  ; 6.502  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; clk_50     ; 7.218  ; 7.099  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; clk_50     ; 5.927  ; 5.911  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; clk_50     ; 6.012  ; 6.054  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; clk_50     ; 6.591  ; 6.563  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; clk_50     ; 5.905  ; 6.027  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; clk_50     ; 6.497  ; 6.449  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; clk_50     ; 6.719  ; 6.648  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; clk_50     ; 5.870  ; 5.808  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; clk_50     ; 5.558  ; 5.628  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; clk_50     ; 5.121  ; 5.171  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; clk_50     ; 6.402  ; 6.307  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; clk_50     ; 5.537  ; 5.517  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; clk_50     ; 6.218  ; 6.222  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; clk_50     ; 8.760  ; 8.649  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; clk_50     ; 7.388  ; 7.444  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; clk_50     ; 4.967  ; 4.951  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; clk_50     ; 5.654  ; 5.623  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; clk_50     ; 5.351  ; 5.326  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; clk_50     ; 4.987  ; 5.001  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; clk_50     ; 5.410  ; 5.371  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; clk_50     ; 5.565  ; 5.532  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; clk_50     ; 6.249  ; 6.203  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; clk_50     ; 6.142  ; 6.048  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; clk_50     ; 6.240  ; 6.143  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; clk_50     ; 6.160  ; 6.076  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; clk_50     ; 6.507  ; 6.406  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; clk_50     ; 8.434  ; 8.374  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; clk_50     ; 8.760  ; 8.649  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; clk_50     ; 8.616  ; 8.500  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; clk_50     ; 8.757  ; 8.645  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; clk_50     ; 5.756  ; 5.736  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; clk_50     ; 6.807  ; 6.717  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]            ; clk_50     ; 8.195  ; 8.096  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]           ; clk_50     ; 8.195  ; 8.096  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]           ; clk_50     ; 7.731  ; 7.825  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[2]           ; clk_50     ; 8.158  ; 8.038  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[3]           ; clk_50     ; 7.787  ; 7.631  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[4]           ; clk_50     ; 7.985  ; 7.803  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[5]           ; clk_50     ; 7.068  ; 7.138  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[6]           ; clk_50     ; 8.138  ; 8.018  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[7]           ; clk_50     ; 7.885  ; 7.778  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]            ; clk_50     ; 10.332 ; 10.131 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]           ; clk_50     ; 9.333  ; 9.256  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]           ; clk_50     ; 9.627  ; 9.393  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[2]           ; clk_50     ; 9.108  ; 9.049  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[3]           ; clk_50     ; 10.079 ; 10.066 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[4]           ; clk_50     ; 9.033  ; 8.937  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[5]           ; clk_50     ; 10.332 ; 10.125 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[6]           ; clk_50     ; 9.095  ; 9.036  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[7]           ; clk_50     ; 10.145 ; 10.131 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]            ; clk_50     ; 9.898  ; 9.801  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]           ; clk_50     ; 7.017  ; 7.045  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]           ; clk_50     ; 9.115  ; 8.989  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[2]           ; clk_50     ; 8.696  ; 8.516  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[3]           ; clk_50     ; 9.594  ; 9.488  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[4]           ; clk_50     ; 6.438  ; 6.451  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[5]           ; clk_50     ; 8.664  ; 8.480  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[6]           ; clk_50     ; 9.898  ; 9.687  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[7]           ; clk_50     ; 9.835  ; 9.801  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; clk_50     ; -2.160 ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; clk_50     ;        ; -2.159 ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; LED_config_finished ; clk_50     ; 13.268 ; 13.329 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_sioc         ; clk_50     ; 5.002  ; 4.959  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_siod         ; clk_50     ; 4.907  ; 4.973  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_xclk         ; clk_50     ; 4.082  ; 4.047  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LED_done            ; clk_50     ; 7.966  ; 8.074  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ; 2.902  ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_b[*]            ; clk_50     ; 11.091 ; 11.130 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[0]           ; clk_50     ; 11.091 ; 11.130 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[1]           ; clk_50     ; 10.140 ; 10.311 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[2]           ; clk_50     ; 11.055 ; 11.073 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[3]           ; clk_50     ; 10.687 ; 10.670 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[4]           ; clk_50     ; 10.881 ; 10.837 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[5]           ; clk_50     ; 9.477  ; 9.624  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[6]           ; clk_50     ; 11.035 ; 11.053 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[7]           ; clk_50     ; 10.785 ; 10.817 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_blank_N         ; clk_50     ; 7.554  ; 7.426  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_g[*]            ; clk_50     ; 12.635 ; 12.610 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[0]           ; clk_50     ; 11.737 ; 11.731 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[1]           ; clk_50     ; 11.930 ; 11.852 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[2]           ; clk_50     ; 11.509 ; 11.528 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[3]           ; clk_50     ; 12.482 ; 12.545 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[4]           ; clk_50     ; 11.437 ; 11.412 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[5]           ; clk_50     ; 12.635 ; 12.584 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[6]           ; clk_50     ; 11.496 ; 11.515 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[7]           ; clk_50     ; 12.548 ; 12.610 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_hsync           ; clk_50     ; 6.989  ; 7.123  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_r[*]            ; clk_50     ; 12.799 ; 12.726 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[0]           ; clk_50     ; 9.910  ; 10.076 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[1]           ; clk_50     ; 12.261 ; 12.250 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[2]           ; clk_50     ; 11.597 ; 11.555 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[3]           ; clk_50     ; 11.906 ; 11.906 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[4]           ; clk_50     ; 9.331  ; 9.482  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[5]           ; clk_50     ; 11.810 ; 11.741 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[6]           ; clk_50     ; 12.799 ; 12.726 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[7]           ; clk_50     ; 12.147 ; 12.219 ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_vsync           ; clk_50     ; 7.183  ; 7.135  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ;        ; 2.754  ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+
; DRAM_ADDR[*]        ; clk_50     ; 2.289  ; 2.442  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; clk_50     ; 2.592  ; 2.782  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; clk_50     ; 2.648  ; 2.852  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; clk_50     ; 2.904  ; 3.125  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; clk_50     ; 3.250  ; 3.507  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; clk_50     ; 2.653  ; 2.849  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; clk_50     ; 2.700  ; 2.913  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; clk_50     ; 2.947  ; 3.165  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; clk_50     ; 2.672  ; 2.887  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; clk_50     ; 2.918  ; 3.145  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; clk_50     ; 2.990  ; 3.221  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; clk_50     ; 2.607  ; 2.770  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; clk_50     ; 2.520  ; 2.706  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; clk_50     ; 2.289  ; 2.442  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; clk_50     ; 2.846  ; 3.033  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; clk_50     ; 2.472  ; 2.633  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; clk_50     ; 2.799  ; 3.020  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; clk_50     ; 2.214  ; 2.333  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; clk_50     ; 3.356  ; 3.661  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; clk_50     ; 2.214  ; 2.333  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; clk_50     ; 2.512  ; 2.697  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; clk_50     ; 2.393  ; 2.543  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; clk_50     ; 2.223  ; 2.367  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; clk_50     ; 2.415  ; 2.561  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; clk_50     ; 2.487  ; 2.653  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; clk_50     ; 2.790  ; 2.990  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; clk_50     ; 2.737  ; 2.918  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; clk_50     ; 2.788  ; 2.974  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; clk_50     ; 2.772  ; 2.944  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; clk_50     ; 2.914  ; 3.118  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; clk_50     ; 3.792  ; 3.962  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; clk_50     ; 3.962  ; 4.130  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; clk_50     ; 3.859  ; 4.005  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; clk_50     ; 3.951  ; 4.119  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; clk_50     ; 2.567  ; 2.744  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; clk_50     ; 3.066  ; 3.285  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]            ; clk_50     ; 3.294  ; 3.500  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]           ; clk_50     ; 3.853  ; 4.108  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]           ; clk_50     ; 3.632  ; 3.891  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[2]           ; clk_50     ; 3.840  ; 4.082  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[3]           ; clk_50     ; 3.638  ; 3.857  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[4]           ; clk_50     ; 3.725  ; 3.943  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[5]           ; clk_50     ; 3.294  ; 3.500  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[6]           ; clk_50     ; 3.820  ; 4.062  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[7]           ; clk_50     ; 3.691  ; 3.926  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]            ; clk_50     ; 4.259  ; 4.562  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]           ; clk_50     ; 4.388  ; 4.710  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]           ; clk_50     ; 4.471  ; 4.785  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[2]           ; clk_50     ; 4.283  ; 4.597  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[3]           ; clk_50     ; 4.724  ; 5.102  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[4]           ; clk_50     ; 4.259  ; 4.562  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[5]           ; clk_50     ; 4.838  ; 5.201  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[6]           ; clk_50     ; 4.261  ; 4.577  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[7]           ; clk_50     ; 4.781  ; 5.160  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]            ; clk_50     ; 3.015  ; 3.176  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]           ; clk_50     ; 3.293  ; 3.497  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]           ; clk_50     ; 4.269  ; 4.580  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[2]           ; clk_50     ; 4.093  ; 4.347  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[3]           ; clk_50     ; 4.500  ; 4.845  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[4]           ; clk_50     ; 3.015  ; 3.176  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[5]           ; clk_50     ; 4.029  ; 4.300  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[6]           ; clk_50     ; 4.620  ; 4.941  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[7]           ; clk_50     ; 4.645  ; 5.028  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; clk_50     ; -2.813 ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; clk_50     ;        ; -2.809 ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;
; LED_config_finished ; clk_50     ; 5.454  ; 5.827  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_sioc         ; clk_50     ; 2.238  ; 2.336  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_siod         ; clk_50     ; 2.292  ; 2.194  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; ov7670_xclk         ; clk_50     ; 1.808  ; 1.849  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LED_done            ; clk_50     ; 3.120  ; 3.382  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ; 1.360  ;        ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_b[*]            ; clk_50     ; 4.463  ; 4.872  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[0]           ; clk_50     ; 5.191  ; 5.686  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[1]           ; clk_50     ; 4.801  ; 5.263  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[2]           ; clk_50     ; 5.179  ; 5.661  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[3]           ; clk_50     ; 4.980  ; 5.440  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[4]           ; clk_50     ; 5.063  ; 5.521  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[5]           ; clk_50     ; 4.463  ; 4.872  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[6]           ; clk_50     ; 5.159  ; 5.641  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_b[7]           ; clk_50     ; 5.033  ; 5.509  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_blank_N         ; clk_50     ; 3.156  ; 3.251  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_g[*]            ; clk_50     ; 5.388  ; 5.905  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[0]           ; clk_50     ; 5.517  ; 6.053  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[1]           ; clk_50     ; 5.548  ; 6.049  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[2]           ; clk_50     ; 5.411  ; 5.944  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[3]           ; clk_50     ; 5.886  ; 6.466  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[4]           ; clk_50     ; 5.388  ; 5.905  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[5]           ; clk_50     ; 5.915  ; 6.465  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[6]           ; clk_50     ; 5.389  ; 5.924  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_g[7]           ; clk_50     ; 5.943  ; 6.524  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_hsync           ; clk_50     ; 3.289  ; 3.535  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_r[*]            ; clk_50     ; 4.351  ; 4.750  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[0]           ; clk_50     ; 4.629  ; 5.071  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[1]           ; clk_50     ; 5.735  ; 6.284  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[2]           ; clk_50     ; 5.436  ; 5.931  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[3]           ; clk_50     ; 5.592  ; 6.146  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[4]           ; clk_50     ; 4.351  ; 4.750  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[5]           ; clk_50     ; 5.495  ; 6.004  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[6]           ; clk_50     ; 5.963  ; 6.525  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
;  vga_r[7]           ; clk_50     ; 5.737  ; 6.329  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_vsync           ; clk_50     ; 3.368  ; 3.562  ; Rise       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
; vga_CLK             ; clk_50     ;        ; 1.332  ; Fall       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_config_finished ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_dll_locked      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blank_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_sync_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_xclk         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_sioc         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_pwdn         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_reset        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_done            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_siod         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------------------+
; Input Transition Times                                                        ;
+----------------------------+--------------+-----------------+-----------------+
; Pin                        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------------------+--------------+-----------------+-----------------+
; ov7670_siod                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_take_snapshot          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_display_snapshot       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_do_black_white         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_do_edge_detection      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_pclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; slide_sw_resend_reg_values ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; slide_sw_RESET             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_vsync               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_href                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_dll_locked      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blank_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_sync_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_xclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_sioc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_pwdn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_done            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_siod         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_dll_locked      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_blank_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_sync_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_xclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_sioc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_pwdn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_done            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_siod         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_dll_locked      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_blank_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_sync_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_xclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_sioc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_pwdn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_done            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA_0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_LDQM           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_UDQM           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ov7670_siod         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                                                                                                 ; To Clock                                                                                                                                   ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 69        ; 168      ; 8        ; 531      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 186643    ; 186643   ; 0        ; 0        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 4         ; 4        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 14        ; 0        ; 28       ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 127       ; 0        ; 290      ; 0        ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; 2392      ; 0        ; 2392     ; 0        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; 288       ; 288      ; 288      ; 288      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; 1584      ; 0        ; 1584     ; 0        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 72        ; 0        ; 0        ; 100      ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 12        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 21638159  ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 177393416 ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 1         ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 2573      ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 8         ; 0        ; 0        ; 0        ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 1         ; 1        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 13047     ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 8176      ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; ov7670_pclk                                                                                                                                ; 768       ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                                                                                                ; ov7670_pclk                                                                                                                                ; 5949      ; 50       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                                                                                                 ; To Clock                                                                                                                                   ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 69        ; 168      ; 8        ; 531      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 186643    ; 186643   ; 0        ; 0        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 4         ; 4        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 14        ; 0        ; 28       ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 127       ; 0        ; 290      ; 0        ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; 2392      ; 0        ; 2392     ; 0        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; 288       ; 288      ; 288      ; 288      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]        ; 1584      ; 0        ; 1584     ; 0        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 72        ; 0        ; 0        ; 100      ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 12        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 21638159  ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 177393416 ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; 1         ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 2573      ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]                                                                           ; 8         ; 0        ; 0        ; 0        ;
; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 1         ; 1        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 13047     ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 8176      ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; ov7670_pclk                                                                                                                                ; 768       ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                                                                                                ; ov7670_pclk                                                                                                                                ; 5949      ; 50       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                 ; To Clock                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 9        ; 9        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 8        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                 ; To Clock                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; do_edge_detection:Inst_edge_detection|clk_div2                                                                                             ; 9        ; 9        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 ; 8        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]                                                                           ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 600   ; 600  ;
; Unconstrained Output Ports      ; 68    ; 68   ;
; Unconstrained Output Port Paths ; 135   ; 135  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Apr 26 11:52:05 2024
Info: Command: quartus_sta digital_cam_impl3 -c digital_cam_impl3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'digital_cam_impl3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]} {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]} {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]} {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]} {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ov7670_pclk ov7670_pclk
    Info (332105): create_clock -period 1.000 -name do_edge_detection:Inst_edge_detection|clk_div2 do_edge_detection:Inst_edge_detection|clk_div2
    Info (332105): create_clock -period 1.000 -name do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]
    Info (332105): create_clock -period 1.000 -name do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.297
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.297      -259.592 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):   -11.843      -119.281 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.459     -2298.280 ov7670_pclk 
    Info (332119):    -1.384       -22.565 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):    -0.829       -11.468 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] 
    Info (332119):    -0.155        -0.155 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    10.967         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -5.842
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.842      -135.768 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] 
    Info (332119):    -1.472       -11.341 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -0.208        -0.208 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.228         0.000 ov7670_pclk 
    Info (332119):     0.311         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.407         0.000 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
Info (332146): Worst-case recovery slack is -1.727
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.727       -13.816 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):     0.168         0.000 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):     7.393         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is -1.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.076        -1.076 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -0.369        -2.952 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):     1.882         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -1618.279 ov7670_pclk 
    Info (332119):    -2.693      -157.262 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -1.549      -210.530 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] 
    Info (332119):    -1.285       -30.840 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):     4.701         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.708         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.891         0.000 clk_50 
    Info (332119):    19.709         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.763
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.763      -229.263 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -9.806       -91.950 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.061     -2072.002 ov7670_pclk 
    Info (332119):    -1.171       -18.303 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):    -0.856       -12.622 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] 
    Info (332119):     0.016         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    11.784         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -5.313
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.313      -123.334 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] 
    Info (332119):    -1.202        -8.101 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -0.310        -0.310 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.216         0.000 ov7670_pclk 
    Info (332119):     0.293         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.355         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.365         0.000 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
Info (332146): Worst-case recovery slack is -1.437
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.437       -11.496 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):     0.037         0.000 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):     7.638         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is -1.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.011        -1.011 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -0.255        -2.040 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):     1.716         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -1591.789 ov7670_pclk 
    Info (332119):    -2.649      -157.086 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -1.398      -187.711 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] 
    Info (332119):    -1.285       -30.840 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):     4.690         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.708         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.887         0.000 clk_50 
    Info (332119):    19.709         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.837
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.837       -90.598 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -2.095       -24.286 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.840      -907.546 ov7670_pclk 
    Info (332119):    -0.152        -1.143 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):     0.093         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.200         0.000 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] 
    Info (332119):    15.858         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.948
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.948       -71.281 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] 
    Info (332119):    -0.973        -8.239 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -0.123        -0.123 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -0.063        -0.693 ov7670_pclk 
    Info (332119):     0.116         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.149         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.188         0.000 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
Info (332146): Worst-case recovery slack is -0.776
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.776        -6.208 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):     0.569         0.000 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):     8.623         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is -0.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.587        -0.587 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -0.403        -3.224 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):     0.883         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -803.216 ov7670_pclk 
    Info (332119):    -1.000      -118.000 do_edge_detection:Inst_edge_detection|clk_div2 
    Info (332119):    -1.000       -24.000 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2 
    Info (332119):    -0.554       -65.281 do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0] 
    Info (332119):     4.779         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574         0.000 clk_50 
    Info (332119):     9.754         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.750         0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4743 megabytes
    Info: Processing ended: Fri Apr 26 11:52:12 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


