# Final-Project
Final project for EE3613 to create a functional CPU using verilog.

Simulator: [EDA Playground](https://www.edaplayground.com/x/DvKG)

Instruction Set Architecture: [Google Sheet](https://docs.google.com/spreadsheets/d/1AWa7mW1QGrK1qnBrIkxLehCps6AoY9p40mo6DNU3bHo/edit?usp=sharing)
