ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Mar 08, 2022 at 22:36:54 CST
ncverilog
	testfixture2.v
	STI_DAC.v
	+access+r
file: STI_DAC.v
	module worklib.STI_DAC:v
		errors: 0, warnings: 0
	module worklib.STI:v
		errors: 0, warnings: 0
		3'd010: 
		     |
ncvlog: *W,INTOVF (STI_DAC.v,258|7): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		3'd011:
		     |
ncvlog: *W,INTOVF (STI_DAC.v,263|7): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		3'd100: 
		     |
ncvlog: *W,INTOVF (STI_DAC.v,268|7): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		3'd101: 
		     |
ncvlog: *W,INTOVF (STI_DAC.v,273|7): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		3'd110: 
		     |
ncvlog: *W,INTOVF (STI_DAC.v,278|7): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		3'd111: 
		     |
ncvlog: *W,INTOVF (STI_DAC.v,283|7): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		else if( {ptr[7:5]} == 3'd010 ) ptr <= {3'b011,ptr[4:0]}; 
		                            |
ncvlog: *W,INTOVF (STI_DAC.v,359|30): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		else if( {ptr[7:5]} == 3'd011 ) 
		                            |
ncvlog: *W,INTOVF (STI_DAC.v,360|30): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		else if( {ptr[7:5]} == 3'd100 ) ptr <= {3'b101,ptr[4:0]}; 
		                            |
ncvlog: *W,INTOVF (STI_DAC.v,365|30): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		else if( {ptr[7:5]} == 3'd101 ) 
		                            |
ncvlog: *W,INTOVF (STI_DAC.v,366|30): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		else if( {ptr[7:5]} == 3'd110 ) ptr <= {3'b111,ptr[4:0]}; 
		                            |
ncvlog: *W,INTOVF (STI_DAC.v,371|30): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
		else if( {ptr[7:5]} == 3'd111 ) 
		                            |
ncvlog: *W,INTOVF (STI_DAC.v,372|30): bit overflow during conversion from text [2.5(IEEE)] (3 bits).
	module worklib.DAC:v
		errors: 0, warnings: 12
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.DAC:v <0x46840a97>
			streams:  20, words:  9950
		worklib.STI:v <0x37ef4c88>
			streams:   7, words:  6840
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  4       4
		Registers:               75      75
		Scalar wires:            19       -
		Vectored wires:           6       -
		Always blocks:           24      24
		Initial blocks:          12      12
		Cont. assignments:        1       5
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture2:v
Loading snapshot worklib.testfixture2:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
--------------------------- Simulation Pattern is ready !!---------------------------
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'STI_DAC.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
--------------------------- [ testfixture2.v ] Simulation START !!---------------------------
--------------------------- Simulation at parallel data input stage  !!---------------------------
--------------------------- Simulation at serial data output and result verify !! ---------------------------
--------------------------- so_data simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of so_data is PASS!!!

============================================================================
--------------------------- OM-memory and EM-memory simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of OM-memory and EM-memory is PASS!!!

============================================================================
Simulation complete via $finish(1) at time 11967500 PS + 0
./testfixture2.v:196      $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Mar 08, 2022 at 22:36:57 CST  (total: 00:00:03)
