git clone --depth 1 --no-tags https://github.com/iurww/BUAA-CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750143050
git clone --depth 1 --no-tags https://github.com/chen96013/VLSI-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750452823
git clone --depth 1 --no-tags https://github.com/cbgch/UUUUUUUUUUU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750712914
git clone --depth 1 --no-tags https://github.com/antiwck/Sevent-Segment-Display-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751200831
git clone --depth 1 --no-tags https://github.com/afarajlou/Logic-Labratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751255047
git clone --depth 1 --no-tags https://github.com/tututugege/srt-2-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751516582
git clone --depth 1 --no-tags https://github.com/a105520401/ICC2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751494936
git clone --depth 1 --no-tags https://github.com/Bruno325/Audi-e-tron-Light-Show.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751697323
git clone --depth 1 --no-tags https://github.com/meckbau/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752069288
git clone --depth 1 --no-tags https://github.com/golo230/multicycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752137872
git clone --depth 1 --no-tags https://github.com/Nevanp/Deliverable_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752048777
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Dual_port_ram_overidding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752265460
git clone --depth 1 --no-tags https://github.com/MikhaelKaa/GSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753176264
git clone --depth 1 --no-tags https://github.com/Ritik662/elevator-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754123938
git clone --depth 1 --no-tags https://github.com/mikewarot/FPGA_NCO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752782180
git clone --depth 1 --no-tags https://github.com/giovanniargueta1/FPGA-vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753667720
git clone --depth 1 --no-tags https://github.com/z300z1991/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754844389
git clone --depth 1 --no-tags https://github.com/MohabAmged/SPI-PROTOCOL-MASTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755345564
git clone --depth 1 --no-tags https://github.com/maktheus/Mips-processor-v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751951187
git clone --depth 1 --no-tags https://github.com/shravanbishnoi/Computer-Organisation-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749696330
git clone --depth 1 --no-tags https://github.com/halaalfaris/MIPS32_pipelined_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751848461
git clone --depth 1 --no-tags https://github.com/AniketKumarC7/8Bit-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755974528
git clone --depth 1 --no-tags https://github.com/xeedotechnologies/SampleRepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756223410
git clone --depth 1 --no-tags https://github.com/zoezheng04/InfoProc-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751611710
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/Synq_FIFO_UART_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755391783
git clone --depth 1 --no-tags https://github.com/Harminder13/ELEC-374-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749646112
git clone --depth 1 --no-tags https://github.com/Feiniu6ABC/srio_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752495207
git clone --depth 1 --no-tags https://github.com/DJosueMM/gray_decoder-FPGAOL_CAAS_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756585196
git clone --depth 1 --no-tags https://github.com/Voidmarcos00/VSDSquadron-Mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757426384
git clone --depth 1 --no-tags https://github.com/108368062/other_verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752521651
git clone --depth 1 --no-tags https://github.com/srujana30-106/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754566242
git clone --depth 1 --no-tags https://github.com/matnrocha/CPU-Verilog-AsmMips-InfraHard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756863147
git clone --depth 1 --no-tags https://github.com/manask-02/CIS5710_Manas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749264245
git clone --depth 1 --no-tags https://github.com/gunavant-s/CLA_64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748602488
git clone --depth 1 --no-tags https://github.com/dacuevas01/disenio_de_microprocesadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756098481
git clone --depth 1 --no-tags https://github.com/HiddenRoom/Research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756661224
git clone --depth 1 --no-tags https://github.com/AB152/ECE_411_MPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753473380
git clone --depth 1 --no-tags https://github.com/anotherAsad/AdvancedComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756608179
git clone --depth 1 --no-tags https://github.com/ewesterhoff/zynq-risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750574028
git clone --depth 1 --no-tags https://github.com/bhan0234/myproapro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755037613
git clone --depth 1 --no-tags https://github.com/apinise/ECE5724.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751105458
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/MBIST-256x4b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751374521
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/BCD_7SEGMENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750266228
git clone --depth 1 --no-tags https://github.com/dh1501/MMU_m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751858813
git clone --depth 1 --no-tags https://github.com/VishnuPrakashBharadwaj/adld_aat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752162891
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Lodable_4bit_up_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752506574
git clone --depth 1 --no-tags https://github.com/aledolme/sha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753045689
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753202211
git clone --depth 1 --no-tags https://github.com/walekarkaran/FPGA-Based-Polynomial-Evaluator-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753015847
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753208535
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/LFSR_liner-feedback-shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753206514
git clone --depth 1 --no-tags https://github.com/Jimin-EE/DesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752729223
git clone --depth 1 --no-tags https://github.com/VA3SFA/dds-test-0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752891194
git clone --depth 1 --no-tags https://github.com/minhsun-c/Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752904523
git clone --depth 1 --no-tags https://github.com/Ali0281/DSD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752756791
git clone --depth 1 --no-tags https://github.com/hvppycoding/OpenROAD-flow-flat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752747812
git clone --depth 1 --no-tags https://github.com/txsbms/ts-serial-sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753388470
git clone --depth 1 --no-tags https://github.com/aryanA101a/4-bit-Synchronous-Up-Down-Load-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748747675
git clone --depth 1 --no-tags https://github.com/HasanQreli/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753804463
git clone --depth 1 --no-tags https://github.com/mohos455/Single-Cycle-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754396748
git clone --depth 1 --no-tags https://github.com/obvolent/ece-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754249739
git clone --depth 1 --no-tags https://github.com/Efinix-Inc/sapphire-donut-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754421455
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/4X1_Mux_using_decoder_-_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754432220
git clone --depth 1 --no-tags https://github.com/Rohan-b02/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749019109
git clone --depth 1 --no-tags https://github.com/DISGpfdkofsk/projekatt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755152552
git clone --depth 1 --no-tags https://github.com/naqiraza-512/MIPS_PipeLined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749978738
git clone --depth 1 --no-tags https://github.com/rs-1045/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750451951
git clone --depth 1 --no-tags https://github.com/georgejiang2/pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749137566
git clone --depth 1 --no-tags https://github.com/21521060/FULLY-CONNECTED-LAYER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749067849
git clone --depth 1 --no-tags https://github.com/DavidRLindley/Example2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748780169
git clone --depth 1 --no-tags https://github.com/thinhnguyenhuu50/BCD_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750839152
git clone --depth 1 --no-tags https://github.com/girisushil/CA_L1cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750789237
git clone --depth 1 --no-tags https://github.com/Jun-recording/HDLBits_Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752949395
git clone --depth 1 --no-tags https://github.com/ZammY0122/Organizaci-n-de-computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753967879
git clone --depth 1 --no-tags https://github.com/lancemitrex/efabless-tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754841453
git clone --depth 1 --no-tags https://github.com/melferranti/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756618100
git clone --depth 1 --no-tags https://github.com/virolivs/cpu-hardware-infraestructure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756065298
git clone --depth 1 --no-tags https://github.com/Hcules/Clg-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756823531
git clone --depth 1 --no-tags https://github.com/TheFox-cmd/554.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751593316
git clone --depth 1 --no-tags https://github.com/Emptory/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756323811
git clone --depth 1 --no-tags https://github.com/bustedwing1/iverilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749181300
git clone --depth 1 --no-tags https://github.com/FPGASystemsLab/src.eco32_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757057113
git clone --depth 1 --no-tags https://github.com/dyanik9/jku-tt06-soundgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756299306
git clone --depth 1 --no-tags https://github.com/parvathy10/dual-port-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754145027
git clone --depth 1 --no-tags https://github.com/aadarsh-chouragade/LIFO-and-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754104326
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Clock-Domain-Crossing-Synchronizers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763491215
git clone --depth 1 --no-tags https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767612356
git clone --depth 1 --no-tags https://github.com/mohamedazizbelhouchet/RISC-V-PIPELINED-PROCESSOR-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765434391
git clone --depth 1 --no-tags https://github.com/Cisco-Talos/badgerboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764306201
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Analogizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767610944
git clone --depth 1 --no-tags https://github.com/fluctlight001/Generic-Cache-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765078732
git clone --depth 1 --no-tags https://github.com/SahilPrabhu/riscv-vsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758868046
git clone --depth 1 --no-tags https://github.com/mikeakohn/micro68k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764895412
git clone --depth 1 --no-tags https://github.com/adwait/asplos24-micro-update-lifting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766763227
git clone --depth 1 --no-tags https://github.com/mvgprasanth/Systolic-Array-Matrix-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760664665
git clone --depth 1 --no-tags https://github.com/YooLc/FPGA-STG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760280735
git clone --depth 1 --no-tags https://github.com/MusabMasalmah/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766640529
git clone --depth 1 --no-tags https://github.com/H-Hyunmin/ISEE_Course_Materials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761853087
git clone --depth 1 --no-tags https://github.com/LSC-Unicamp/riscv-isa-ci-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759205760
