ModuleName manual_setting
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 448 ,Y1: 208 ,X2: 504 ,Y2: 208
Edge X1: 448 ,Y1: 128 ,X2: 448 ,Y2: 208
Edge X1: 448 ,Y1: 208 ,X2: 448 ,Y2: 296
Edge X1: 168 ,Y1: 128 ,X2: 448 ,Y2: 128
Edge X1: 448 ,Y1: 128 ,X2: 504 ,Y2: 128
Edge X1: 168 ,Y1: 128 ,X2: 168 ,Y2: 296
Edge X1: 136 ,Y1: 128 ,X2: 168 ,Y2: 128
Edge X1: 168 ,Y1: 296 ,X2: 184 ,Y2: 296
Edge X1: 448 ,Y1: 296 ,X2: 504 ,Y2: 296
End
Branches
End
Wire Name: b9
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 480 ,Y1: 264 ,X2: 504 ,Y2: 264
Edge X1: 480 ,Y1: 176 ,X2: 480 ,Y2: 264
Edge X1: 480 ,Y1: 96 ,X2: 480 ,Y2: 176
Edge X1: 480 ,Y1: 176 ,X2: 504 ,Y2: 176
Edge X1: 480 ,Y1: 96 ,X2: 504 ,Y2: 96
Edge X1: 376 ,Y1: 96 ,X2: 480 ,Y2: 96
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 280 ,X2: 504 ,Y2: 280
Edge X1: 464 ,Y1: 192 ,X2: 464 ,Y2: 280
Edge X1: 464 ,Y1: 192 ,X2: 504 ,Y2: 192
Edge X1: 464 ,Y1: 112 ,X2: 464 ,Y2: 192
Edge X1: 184 ,Y1: 112 ,X2: 464 ,Y2: 112
Edge X1: 464 ,Y1: 112 ,X2: 504 ,Y2: 112
Edge X1: 136 ,Y1: 112 ,X2: 184 ,Y2: 112
Edge X1: 184 ,Y1: 112 ,X2: 184 ,Y2: 280
End
Branches
End
Wire Name: b14
LV: 9
RV: 0
Width: 10
Edges
Edge X1: 88 ,Y1: 96 ,X2: 208 ,Y2: 96
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 280 ,X2: 416 ,Y2: 280
Edge X1: 416 ,Y1: 144 ,X2: 416 ,Y2: 280
Edge X1: 416 ,Y1: 144 ,X2: 504 ,Y2: 144
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 432 ,Y1: 224 ,X2: 432 ,Y2: 296
Edge X1: 432 ,Y1: 224 ,X2: 504 ,Y2: 224
Edge X1: 384 ,Y1: 296 ,X2: 432 ,Y2: 296
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 312 ,X2: 504 ,Y2: 312
End
Branches
End
Wire Name: b15
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 736 ,Y1: 104 ,X2: 776 ,Y2: 104
End
Branches
End
Wire Name: b16
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 736 ,Y1: 136 ,X2: 776 ,Y2: 136
End
Branches
End
Wire Name: b17
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 736 ,Y1: 272 ,X2: 776 ,Y2: 272
End
Branches
End
Wire Name: b18
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 736 ,Y1: 304 ,X2: 776 ,Y2: 304
End
Branches
End
Wire Name: b12
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 736 ,Y1: 216 ,X2: 776 ,Y2: 216
End
Branches
End
Wire Name: b13
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 736 ,Y1: 184 ,X2: 776 ,Y2: 184
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 312 ,X2: 184 ,Y2: 312
End
Branches
End
End
Ports
Port Left: 88 Top: 96 ,Orientation: 0
Portname: keypad ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
9
,Width:
10
,RV:
0
Port Left: 776 Top: 104 ,Orientation: 0
Portname: hour_ten_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 776 Top: 136 ,Orientation: 0
Portname: hour_one_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 136 Top: 112 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 128 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 96 Top: 312 ,Orientation: 0
Portname: sharp ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 776 Top: 184 ,Orientation: 0
Portname: min_ten_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 776 Top: 216 ,Orientation: 0
Portname: min_one_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 776 Top: 304 ,Orientation: 0
Portname: sec_one_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 776 Top: 272 ,Orientation: 0
Portname: sec_ten_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 232 Top: 88
Name: s0
LibraryName: (NoLibraryName)
IpName: decimal_to_binary
SymbolParameters
End
Symbol Left: 208 Top: 272
Name: s4
LibraryName: (NoLibraryName)
IpName: enable_time
SymbolParameters
Parameter Name: S0 ,Type: integer ,Value:
0
Parameter Name: S1 ,Type: integer ,Value:
1
Parameter Name: S2 ,Type: integer ,Value:
2
End
Symbol Left: 528 Top: 88
Name: s5
LibraryName: (NoLibraryName)
IpName: shift_register_4bit
SymbolParameters
End
Symbol Left: 528 Top: 168
Name: s3
LibraryName: (NoLibraryName)
IpName: shift_register_4bit
SymbolParameters
End
Symbol Left: 528 Top: 256
Name: s6
LibraryName: (NoLibraryName)
IpName: shift_register_4bit
SymbolParameters
End
End
Texts
End
Links
End
