-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_eb_e
--
-- Generated
--  by:  wig
--  on:  Thu Feb 16 18:07:35 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta -bak ../../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_eb_e-rtl-a.vhd,v 1.1 2006/04/10 15:42:10 wig Exp $
-- $Date: 2006/04/10 15:42:10 $
-- $Log: inst_eb_e-rtl-a.vhd,v $
-- Revision 1.1  2006/04/10 15:42:10  wig
-- Updated testcase (__TOP__)
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.76 2006/01/19 08:49:31 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.43 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_eb_e
--
architecture rtl of inst_eb_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_eba_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_eba_e
			mbist_aci_fail_o	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			mbist_vcd_fail_o	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			c_addr_i	: in	std_ulogic_vector(12 downto 0);
			c_bus_i	: in	std_ulogic_vector(31 downto 0)	-- C-Businterface
		-- End of Generated Port for Entity inst_eba_e
		);
	end component;
	-- ---------

	component inst_ebb_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ebb_e
			mbist_sum_fail_o	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			c_addr_i	: in	std_ulogic_vector(12 downto 0);
			c_bus_i	: in	std_ulogic_vector(31 downto 0)	-- CPUInterface
		-- End of Generated Port for Entity inst_ebb_e
		);
	end component;
	-- ---------

	component inst_ebc_e
		-- No Generated Generics
		-- Generated Generics for Entity inst_ebc_e
		-- End of Generated Generics for Entity inst_ebc_e
		port (
		-- Generated Port for Entity inst_ebc_e
			c_addr	: in	std_ulogic_vector(12 downto 0);
			c_bus_in	: in	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity inst_ebc_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	c_addr	: std_ulogic_vector(12 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	c_bus_in	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	tmi_sbist_fail	: std_ulogic_vector(12 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			c_addr <= p_mix_c_addr_12_0_gi;  -- __I_I_BUS_PORT
			c_bus_in <= p_mix_c_bus_in_31_0_gi;  -- __I_I_BUS_PORT
			p_mix_tmi_sbist_fail_12_10_go(2 downto 0) <= tmi_sbist_fail(12 downto 10);  -- __I_O_SLICE_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_eba
		inst_eba: inst_eba_e
		port map (

			c_addr_i => c_addr,
			c_bus_i => c_bus_in,	-- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			mbist_aci_fail_o => tmi_sbist_fail(10),
			mbist_vcd_fail_o => tmi_sbist_fail(11)
		);
		-- End of Generated Instance Port Map for inst_eba

		-- Generated Instance Port Map for inst_ebb
		inst_ebb: inst_ebb_e
		port map (

			c_addr_i => c_addr,
			c_bus_i => c_bus_in,	-- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			mbist_sum_fail_o => tmi_sbist_fail(12)
		);
		-- End of Generated Instance Port Map for inst_ebb

		-- Generated Instance Port Map for inst_ebc
		inst_ebc: inst_ebc_e
		port map (
			c_addr => c_addr,
			c_bus_in => c_bus_in	-- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
		);
		-- End of Generated Instance Port Map for inst_ebc



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
