
PDU_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d144  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  0800d2d8  0800d2d8  0000e2d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d910  0800d910  0000f1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d910  0800d910  0000e910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d918  0800d918  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d918  0800d918  0000e918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d91c  0800d91c  0000e91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800d920  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007b34  200001d4  0800daf4  0000f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007d08  0800daf4  0000fd08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b0c7  00000000  00000000  0000f204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004909  00000000  00000000  0002a2cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  0002ebd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe6  00000000  00000000  000300e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ec6e  00000000  00000000  000310ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fe53  00000000  00000000  0005fd3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001021b4  00000000  00000000  0007fb8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00181d43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006478  00000000  00000000  00181d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  00188200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d2bc 	.word	0x0800d2bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800d2bc 	.word	0x0800d2bc

080001d0 <OS_CPU_FP_Reg_Push>:

#if (defined(__VFP_FP__) && !defined(__SOFTFP__))

.thumb_func
OS_CPU_FP_Reg_Push:
    MRS     R1, PSP                                             @ PSP is process stack pointer
 80001d0:	f3ef 8109 	mrs	r1, PSP
    CBZ     R1, OS_CPU_FP_nosave                                @ Skip FP register save the first time
 80001d4:	b121      	cbz	r1, 80001e0 <OS_CPU_FP_nosave>

    VSTMDB  R0!, {S16-S31}
 80001d6:	ed20 8a10 	vstmdb	r0!, {s16-s31}
    LDR     R1, =OSTCBCur
 80001da:	4951      	ldr	r1, [pc, #324]	@ (8000320 <OS_CPU_PendSVHandler+0x7a>)
    LDR     R2, [R1]
 80001dc:	680a      	ldr	r2, [r1, #0]
    STR     R0, [R2]
 80001de:	6010      	str	r0, [r2, #0]

080001e0 <OS_CPU_FP_nosave>:
OS_CPU_FP_nosave:
    BX      LR
 80001e0:	4770      	bx	lr

080001e2 <OS_CPU_FP_Reg_Pop>:

#if (defined(__VFP_FP__) && !defined(__SOFTFP__))

.thumb_func
OS_CPU_FP_Reg_Pop:
    VLDMIA  R0!, {S16-S31}
 80001e2:	ecb0 8a10 	vldmia	r0!, {s16-s31}
    LDR     R1, =OSTCBHighRdy
 80001e6:	494f      	ldr	r1, [pc, #316]	@ (8000324 <OS_CPU_PendSVHandler+0x7e>)
    LDR     R2, [R1]
 80001e8:	680a      	ldr	r2, [r1, #0]
    STR     R0, [R2]
 80001ea:	6010      	str	r0, [r2, #0]
    BX      LR
 80001ec:	4770      	bx	lr

080001ee <OS_CPU_SR_Save>:
@                      CPSIE i
@********************************************************************************************************

.thumb_func
OS_CPU_SR_Save:
    CPSID   I                                   @ Cortex-M7 errata notice. See Note #2
 80001ee:	b672      	cpsid	i
    PUSH   {R1}
 80001f0:	b402      	push	{r1}
    MRS     R1, BASEPRI
 80001f2:	f3ef 8111 	mrs	r1, BASEPRI
    MSR     BASEPRI, R0
 80001f6:	f380 8811 	msr	BASEPRI, r0
    DSB
 80001fa:	f3bf 8f4f 	dsb	sy
    ISB
 80001fe:	f3bf 8f6f 	isb	sy
    MOV     R0, R1
 8000202:	4608      	mov	r0, r1
    POP    {R1}
 8000204:	bc02      	pop	{r1}
    CPSIE   I
 8000206:	b662      	cpsie	i
    BX      LR
 8000208:	4770      	bx	lr

0800020a <OS_CPU_SR_Restore>:

.thumb_func
OS_CPU_SR_Restore:
    CPSID   I                                   @ Cortex-M7 errata notice. See Note #2
 800020a:	b672      	cpsid	i
    MSR     BASEPRI, R0
 800020c:	f380 8811 	msr	BASEPRI, r0
    DSB
 8000210:	f3bf 8f4f 	dsb	sy
    ISB
 8000214:	f3bf 8f6f 	isb	sy
    CPSIE   I
 8000218:	b662      	cpsie	i
    BX      LR
 800021a:	4770      	bx	lr

0800021c <OSStartHighRdy>:
@              i) Enable interrupts (tasks will run with interrupts enabled).
@********************************************************************************************************

.thumb_func
OSStartHighRdy:
    CPSID   I                                                   @ Prevent interruption during context switch
 800021c:	b672      	cpsid	i
    MOVW    R0, #:lower16:NVIC_SYSPRI14                         @ Set the PendSV exception priority
 800021e:	f64e 5022 	movw	r0, #60706	@ 0xed22
    MOVT    R0, #:upper16:NVIC_SYSPRI14
 8000222:	f2ce 0000 	movt	r0, #57344	@ 0xe000

    MOVW    R1, #:lower16:NVIC_PENDSV_PRI
 8000226:	f240 01ff 	movw	r1, #255	@ 0xff
    MOVT    R1, #:upper16:NVIC_PENDSV_PRI
 800022a:	f2c0 0100 	movt	r1, #0
    STRB    R1, [R0]
 800022e:	7001      	strb	r1, [r0, #0]

    MOVS    R0, #0                                              @ Set the PSP to 0 for initial context switch call
 8000230:	2000      	movs	r0, #0
    MSR     PSP, R0
 8000232:	f380 8809 	msr	PSP, r0

    MOVW    R0, #:lower16:OS_CPU_ExceptStkBase                  @ Initialize the MSP to the OS_CPU_ExceptStkBase
 8000236:	f246 708c 	movw	r0, #26508	@ 0x678c
    MOVT    R0, #:upper16:OS_CPU_ExceptStkBase
 800023a:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    LDR     R1, [R0]
 800023e:	6801      	ldr	r1, [r0, #0]
    MSR     MSP, R1
 8000240:	f381 8808 	msr	MSP, r1

    BL      OSTaskSwHook                                        @ Call OSTaskSwHook() for FPU Push & Pop
 8000244:	f007 fc34 	bl	8007ab0 <OSTaskSwHook>

    LDR     R0, =OSRunning                                      @ OSRunning = TRUE
 8000248:	4837      	ldr	r0, [pc, #220]	@ (8000328 <OS_CPU_PendSVHandler+0x82>)
    MOVS    R1, #1
 800024a:	2101      	movs	r1, #1
    STRB    R1, [R0]
 800024c:	7001      	strb	r1, [r0, #0]

    MOVW    R0, #:lower16:OSPrioCur                             @ OSPrioCur   = OSPrioHighRdy;
 800024e:	f646 20f6 	movw	r0, #27382	@ 0x6af6
    MOVT    R0, #:upper16:OSPrioCur
 8000252:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    MOVW    R1, #:lower16:OSPrioHighRdy
 8000256:	f646 21f7 	movw	r1, #27383	@ 0x6af7
    MOVT    R1, #:upper16:OSPrioHighRdy
 800025a:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDRB    R2, [R1]
 800025e:	780a      	ldrb	r2, [r1, #0]
    STRB    R2, [R0]
 8000260:	7002      	strb	r2, [r0, #0]

    MOVW    R0, #:lower16:OSTCBCur                              @ OSTCBCur  = OSTCBHighRdy;
 8000262:	f646 500c 	movw	r0, #27916	@ 0x6d0c
    MOVT    R0, #:upper16:OSTCBCur
 8000266:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    MOVW    R1, #:lower16:OSTCBHighRdy
 800026a:	f646 5114 	movw	r1, #27924	@ 0x6d14
    MOVT    R1, #:upper16:OSTCBHighRdy
 800026e:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDR     R2, [R1]
 8000272:	680a      	ldr	r2, [r1, #0]
    STR     R2, [R0]
 8000274:	6002      	str	r2, [r0, #0]

    LDR     R0, [R2]                                            @ R0 is new process SP; SP = OSTCBHighRdy->OSTCBStkPtr;
 8000276:	6810      	ldr	r0, [r2, #0]
    MSR     PSP, R0                                             @ Load PSP with new process SP
 8000278:	f380 8809 	msr	PSP, r0

    MRS     R0, CONTROL
 800027c:	f3ef 8014 	mrs	r0, CONTROL
    ORR     R0, R0, #2
 8000280:	f040 0002 	orr.w	r0, r0, #2
    MSR     CONTROL, R0
 8000284:	f380 8814 	msr	CONTROL, r0
    ISB                                                         @ Sync instruction stream
 8000288:	f3bf 8f6f 	isb	sy

    LDMFD    SP!, {R4-R11, LR}                                  @ Restore r4-11, lr from new process stack
 800028c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    LDMFD    SP!, {R0-R3}                                       @ Restore r0, r3
 8000290:	bc0f      	pop	{r0, r1, r2, r3}
    LDMFD    SP!, {R12, LR}                                     @ Load R12 and LR
 8000292:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
    LDMFD    SP!, {R1, R2}                                      @ Load PC and discard xPSR
 8000296:	bc06      	pop	{r1, r2}
    CPSIE    I
 8000298:	b662      	cpsie	i
    BX       R1
 800029a:	4708      	bx	r1

0800029c <OSCtxSw>:
@********************************************************************************************************

.thumb_func
OSCtxSw:
OSIntCtxSw:
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
 800029c:	4823      	ldr	r0, [pc, #140]	@ (800032c <OS_CPU_PendSVHandler+0x86>)
    LDR     R1, =NVIC_PENDSVSET
 800029e:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
    STR     R1, [R0]
 80002a2:	6001      	str	r1, [r0, #0]
    BX      LR
 80002a4:	4770      	bx	lr

080002a6 <OS_CPU_PendSVHandler>:
@                  CPSIE i
@********************************************************************************************************

.thumb_func
OS_CPU_PendSVHandler:
    CPSID   I                                                   @ Cortex-M7 errata notice. See Note #5
 80002a6:	b672      	cpsid	i
    MOVW    R2, #:lower16:OS_KA_BASEPRI_Boundary                @ Set BASEPRI priority level required for exception preemption
 80002a8:	f246 7294 	movw	r2, #26516	@ 0x6794
    MOVT    R2, #:upper16:OS_KA_BASEPRI_Boundary
 80002ac:	f2c2 0200 	movt	r2, #8192	@ 0x2000
    LDR     R1, [R2]
 80002b0:	6811      	ldr	r1, [r2, #0]
    MSR     BASEPRI, R1
 80002b2:	f381 8811 	msr	BASEPRI, r1
    DSB
 80002b6:	f3bf 8f4f 	dsb	sy
    ISB
 80002ba:	f3bf 8f6f 	isb	sy
    CPSIE   I
 80002be:	b662      	cpsie	i

    MRS     R0, PSP                                             @ PSP is process stack pointer
 80002c0:	f3ef 8009 	mrs	r0, PSP
    STMFD   R0!, {R4-R11, R14}                                  @ Save remaining regs r4-11, R14 on process stack
 80002c4:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    MOVW    R5, #:lower16:OSTCBCur                              @ OSTCBCur->OSTCBStkPtr = SP;
 80002c8:	f646 550c 	movw	r5, #27916	@ 0x6d0c
    MOVT    R5, #:upper16:OSTCBCur
 80002cc:	f2c2 0500 	movt	r5, #8192	@ 0x2000
    LDR     R1, [R5]
 80002d0:	6829      	ldr	r1, [r5, #0]
    STR     R0, [R1]                                            @ R0 is SP of process being switched out
 80002d2:	6008      	str	r0, [r1, #0]

                                                                @ At this point, entire context of process has been saved
    MOV     R4, LR                                              @ Save LR exc_return value
 80002d4:	4674      	mov	r4, lr
    BL      OSTaskSwHook                                        @ Call OSTaskSwHook() for FPU Push & Pop
 80002d6:	f007 fbeb 	bl	8007ab0 <OSTaskSwHook>

    MOVW    R0, #:lower16:OSPrioCur                             @ OSPrioCur   = OSPrioHighRdy;
 80002da:	f646 20f6 	movw	r0, #27382	@ 0x6af6
    MOVT    R0, #:upper16:OSPrioCur
 80002de:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    MOVW    R1, #:lower16:OSPrioHighRdy
 80002e2:	f646 21f7 	movw	r1, #27383	@ 0x6af7
    MOVT    R1, #:upper16:OSPrioHighRdy
 80002e6:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDRB    R2, [R1]
 80002ea:	780a      	ldrb	r2, [r1, #0]
    STRB    R2, [R0]
 80002ec:	7002      	strb	r2, [r0, #0]

    MOVW    R1, #:lower16:OSTCBHighRdy                          @ OSTCBCur  = OSTCBHighRdy;
 80002ee:	f646 5114 	movw	r1, #27924	@ 0x6d14
    MOVT    R1, #:upper16:OSTCBHighRdy
 80002f2:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDR     R2, [R1]
 80002f6:	680a      	ldr	r2, [r1, #0]
    STR     R2, [R5]
 80002f8:	602a      	str	r2, [r5, #0]

    ORR     LR,  R4, #0x04                                      @ Ensure exception return uses process stack
 80002fa:	f044 0e04 	orr.w	lr, r4, #4
    LDR     R0,  [R2]                                           @ R0 is new process SP; SP = OSTCBHighRdy->OSTCBStkPtr;
 80002fe:	6810      	ldr	r0, [r2, #0]
    LDMFD   R0!, {R4-R11, R14}                                  @ Restore r4-11, R14 from new process stack
 8000300:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MSR     PSP, R0                                             @ Load PSP with new process SP
 8000304:	f380 8809 	msr	PSP, r0

    MOV     R2, #0                                              @ Restore BASEPRI priority level to 0
 8000308:	f04f 0200 	mov.w	r2, #0
    CPSID   I
 800030c:	b672      	cpsid	i
    MSR     BASEPRI, R2
 800030e:	f382 8811 	msr	BASEPRI, r2
    DSB
 8000312:	f3bf 8f4f 	dsb	sy
    ISB
 8000316:	f3bf 8f6f 	isb	sy
    CPSIE   I
 800031a:	b662      	cpsie	i
    BX      LR                                                  @ Exception return will restore remaining context
 800031c:	4770      	bx	lr
 800031e:	0000      	.short	0x0000
    LDR     R1, =OSTCBCur
 8000320:	20006d0c 	.word	0x20006d0c
    LDR     R1, =OSTCBHighRdy
 8000324:	20006d14 	.word	0x20006d14
    LDR     R0, =OSRunning                                      @ OSRunning = TRUE
 8000328:	20006b04 	.word	0x20006b04
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
 800032c:	e000ed04 	.word	0xe000ed04

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_dmul>:
 8000758:	b570      	push	{r4, r5, r6, lr}
 800075a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800075e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000762:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000766:	bf1d      	ittte	ne
 8000768:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800076c:	ea94 0f0c 	teqne	r4, ip
 8000770:	ea95 0f0c 	teqne	r5, ip
 8000774:	f000 f8de 	bleq	8000934 <__aeabi_dmul+0x1dc>
 8000778:	442c      	add	r4, r5
 800077a:	ea81 0603 	eor.w	r6, r1, r3
 800077e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000782:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000786:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800078a:	bf18      	it	ne
 800078c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000790:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000794:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000798:	d038      	beq.n	800080c <__aeabi_dmul+0xb4>
 800079a:	fba0 ce02 	umull	ip, lr, r0, r2
 800079e:	f04f 0500 	mov.w	r5, #0
 80007a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80007a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80007aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80007ae:	f04f 0600 	mov.w	r6, #0
 80007b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80007b6:	f09c 0f00 	teq	ip, #0
 80007ba:	bf18      	it	ne
 80007bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80007c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80007c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80007c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80007cc:	d204      	bcs.n	80007d8 <__aeabi_dmul+0x80>
 80007ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80007d2:	416d      	adcs	r5, r5
 80007d4:	eb46 0606 	adc.w	r6, r6, r6
 80007d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80007dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80007f0:	bf88      	it	hi
 80007f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80007f6:	d81e      	bhi.n	8000836 <__aeabi_dmul+0xde>
 80007f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80007fc:	bf08      	it	eq
 80007fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000802:	f150 0000 	adcs.w	r0, r0, #0
 8000806:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000810:	ea46 0101 	orr.w	r1, r6, r1
 8000814:	ea40 0002 	orr.w	r0, r0, r2
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000820:	bfc2      	ittt	gt
 8000822:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000826:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800082a:	bd70      	popgt	{r4, r5, r6, pc}
 800082c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000830:	f04f 0e00 	mov.w	lr, #0
 8000834:	3c01      	subs	r4, #1
 8000836:	f300 80ab 	bgt.w	8000990 <__aeabi_dmul+0x238>
 800083a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800083e:	bfde      	ittt	le
 8000840:	2000      	movle	r0, #0
 8000842:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000846:	bd70      	pople	{r4, r5, r6, pc}
 8000848:	f1c4 0400 	rsb	r4, r4, #0
 800084c:	3c20      	subs	r4, #32
 800084e:	da35      	bge.n	80008bc <__aeabi_dmul+0x164>
 8000850:	340c      	adds	r4, #12
 8000852:	dc1b      	bgt.n	800088c <__aeabi_dmul+0x134>
 8000854:	f104 0414 	add.w	r4, r4, #20
 8000858:	f1c4 0520 	rsb	r5, r4, #32
 800085c:	fa00 f305 	lsl.w	r3, r0, r5
 8000860:	fa20 f004 	lsr.w	r0, r0, r4
 8000864:	fa01 f205 	lsl.w	r2, r1, r5
 8000868:	ea40 0002 	orr.w	r0, r0, r2
 800086c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000870:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000878:	fa21 f604 	lsr.w	r6, r1, r4
 800087c:	eb42 0106 	adc.w	r1, r2, r6
 8000880:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000884:	bf08      	it	eq
 8000886:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800088a:	bd70      	pop	{r4, r5, r6, pc}
 800088c:	f1c4 040c 	rsb	r4, r4, #12
 8000890:	f1c4 0520 	rsb	r5, r4, #32
 8000894:	fa00 f304 	lsl.w	r3, r0, r4
 8000898:	fa20 f005 	lsr.w	r0, r0, r5
 800089c:	fa01 f204 	lsl.w	r2, r1, r4
 80008a0:	ea40 0002 	orr.w	r0, r0, r2
 80008a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80008ac:	f141 0100 	adc.w	r1, r1, #0
 80008b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008b4:	bf08      	it	eq
 80008b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008ba:	bd70      	pop	{r4, r5, r6, pc}
 80008bc:	f1c4 0520 	rsb	r5, r4, #32
 80008c0:	fa00 f205 	lsl.w	r2, r0, r5
 80008c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80008c8:	fa20 f304 	lsr.w	r3, r0, r4
 80008cc:	fa01 f205 	lsl.w	r2, r1, r5
 80008d0:	ea43 0302 	orr.w	r3, r3, r2
 80008d4:	fa21 f004 	lsr.w	r0, r1, r4
 80008d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008dc:	fa21 f204 	lsr.w	r2, r1, r4
 80008e0:	ea20 0002 	bic.w	r0, r0, r2
 80008e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008ec:	bf08      	it	eq
 80008ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f094 0f00 	teq	r4, #0
 80008f8:	d10f      	bne.n	800091a <__aeabi_dmul+0x1c2>
 80008fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80008fe:	0040      	lsls	r0, r0, #1
 8000900:	eb41 0101 	adc.w	r1, r1, r1
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	bf08      	it	eq
 800090a:	3c01      	subeq	r4, #1
 800090c:	d0f7      	beq.n	80008fe <__aeabi_dmul+0x1a6>
 800090e:	ea41 0106 	orr.w	r1, r1, r6
 8000912:	f095 0f00 	teq	r5, #0
 8000916:	bf18      	it	ne
 8000918:	4770      	bxne	lr
 800091a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800091e:	0052      	lsls	r2, r2, #1
 8000920:	eb43 0303 	adc.w	r3, r3, r3
 8000924:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000928:	bf08      	it	eq
 800092a:	3d01      	subeq	r5, #1
 800092c:	d0f7      	beq.n	800091e <__aeabi_dmul+0x1c6>
 800092e:	ea43 0306 	orr.w	r3, r3, r6
 8000932:	4770      	bx	lr
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093c:	bf18      	it	ne
 800093e:	ea95 0f0c 	teqne	r5, ip
 8000942:	d00c      	beq.n	800095e <__aeabi_dmul+0x206>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	d1d1      	bne.n	80008f4 <__aeabi_dmul+0x19c>
 8000950:	ea81 0103 	eor.w	r1, r1, r3
 8000954:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000958:	f04f 0000 	mov.w	r0, #0
 800095c:	bd70      	pop	{r4, r5, r6, pc}
 800095e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000962:	bf06      	itte	eq
 8000964:	4610      	moveq	r0, r2
 8000966:	4619      	moveq	r1, r3
 8000968:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096c:	d019      	beq.n	80009a2 <__aeabi_dmul+0x24a>
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	d102      	bne.n	800097a <__aeabi_dmul+0x222>
 8000974:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000978:	d113      	bne.n	80009a2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	d105      	bne.n	800098c <__aeabi_dmul+0x234>
 8000980:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000984:	bf1c      	itt	ne
 8000986:	4610      	movne	r0, r2
 8000988:	4619      	movne	r1, r3
 800098a:	d10a      	bne.n	80009a2 <__aeabi_dmul+0x24a>
 800098c:	ea81 0103 	eor.w	r1, r1, r3
 8000990:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000994:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000998:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	bd70      	pop	{r4, r5, r6, pc}
 80009a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80009a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80009aa:	bd70      	pop	{r4, r5, r6, pc}

080009ac <__aeabi_ddiv>:
 80009ac:	b570      	push	{r4, r5, r6, lr}
 80009ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80009b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80009b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80009ba:	bf1d      	ittte	ne
 80009bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80009c0:	ea94 0f0c 	teqne	r4, ip
 80009c4:	ea95 0f0c 	teqne	r5, ip
 80009c8:	f000 f8a7 	bleq	8000b1a <__aeabi_ddiv+0x16e>
 80009cc:	eba4 0405 	sub.w	r4, r4, r5
 80009d0:	ea81 0e03 	eor.w	lr, r1, r3
 80009d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80009dc:	f000 8088 	beq.w	8000af0 <__aeabi_ddiv+0x144>
 80009e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80009e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000a00:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000a04:	429d      	cmp	r5, r3
 8000a06:	bf08      	it	eq
 8000a08:	4296      	cmpeq	r6, r2
 8000a0a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000a0e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000a12:	d202      	bcs.n	8000a1a <__aeabi_ddiv+0x6e>
 8000a14:	085b      	lsrs	r3, r3, #1
 8000a16:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1a:	1ab6      	subs	r6, r6, r2
 8000a1c:	eb65 0503 	sbc.w	r5, r5, r3
 8000a20:	085b      	lsrs	r3, r3, #1
 8000a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a26:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000a2a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000a2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a36:	bf22      	ittt	cs
 8000a38:	1ab6      	subcs	r6, r6, r2
 8000a3a:	4675      	movcs	r5, lr
 8000a3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a40:	085b      	lsrs	r3, r3, #1
 8000a42:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a46:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a4e:	bf22      	ittt	cs
 8000a50:	1ab6      	subcs	r6, r6, r2
 8000a52:	4675      	movcs	r5, lr
 8000a54:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a58:	085b      	lsrs	r3, r3, #1
 8000a5a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a66:	bf22      	ittt	cs
 8000a68:	1ab6      	subcs	r6, r6, r2
 8000a6a:	4675      	movcs	r5, lr
 8000a6c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a70:	085b      	lsrs	r3, r3, #1
 8000a72:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a76:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a7e:	bf22      	ittt	cs
 8000a80:	1ab6      	subcs	r6, r6, r2
 8000a82:	4675      	movcs	r5, lr
 8000a84:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a88:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a8c:	d018      	beq.n	8000ac0 <__aeabi_ddiv+0x114>
 8000a8e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a92:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a96:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a9a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a9e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000aa2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000aa6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000aaa:	d1c0      	bne.n	8000a2e <__aeabi_ddiv+0x82>
 8000aac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000ab0:	d10b      	bne.n	8000aca <__aeabi_ddiv+0x11e>
 8000ab2:	ea41 0100 	orr.w	r1, r1, r0
 8000ab6:	f04f 0000 	mov.w	r0, #0
 8000aba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000abe:	e7b6      	b.n	8000a2e <__aeabi_ddiv+0x82>
 8000ac0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000ac4:	bf04      	itt	eq
 8000ac6:	4301      	orreq	r1, r0
 8000ac8:	2000      	moveq	r0, #0
 8000aca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000ace:	bf88      	it	hi
 8000ad0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000ad4:	f63f aeaf 	bhi.w	8000836 <__aeabi_dmul+0xde>
 8000ad8:	ebb5 0c03 	subs.w	ip, r5, r3
 8000adc:	bf04      	itt	eq
 8000ade:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000ae2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000ae6:	f150 0000 	adcs.w	r0, r0, #0
 8000aea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aee:	bd70      	pop	{r4, r5, r6, pc}
 8000af0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000af4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000af8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000afc:	bfc2      	ittt	gt
 8000afe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b06:	bd70      	popgt	{r4, r5, r6, pc}
 8000b08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0c:	f04f 0e00 	mov.w	lr, #0
 8000b10:	3c01      	subs	r4, #1
 8000b12:	e690      	b.n	8000836 <__aeabi_dmul+0xde>
 8000b14:	ea45 0e06 	orr.w	lr, r5, r6
 8000b18:	e68d      	b.n	8000836 <__aeabi_dmul+0xde>
 8000b1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000b1e:	ea94 0f0c 	teq	r4, ip
 8000b22:	bf08      	it	eq
 8000b24:	ea95 0f0c 	teqeq	r5, ip
 8000b28:	f43f af3b 	beq.w	80009a2 <__aeabi_dmul+0x24a>
 8000b2c:	ea94 0f0c 	teq	r4, ip
 8000b30:	d10a      	bne.n	8000b48 <__aeabi_ddiv+0x19c>
 8000b32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000b36:	f47f af34 	bne.w	80009a2 <__aeabi_dmul+0x24a>
 8000b3a:	ea95 0f0c 	teq	r5, ip
 8000b3e:	f47f af25 	bne.w	800098c <__aeabi_dmul+0x234>
 8000b42:	4610      	mov	r0, r2
 8000b44:	4619      	mov	r1, r3
 8000b46:	e72c      	b.n	80009a2 <__aeabi_dmul+0x24a>
 8000b48:	ea95 0f0c 	teq	r5, ip
 8000b4c:	d106      	bne.n	8000b5c <__aeabi_ddiv+0x1b0>
 8000b4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b52:	f43f aefd 	beq.w	8000950 <__aeabi_dmul+0x1f8>
 8000b56:	4610      	mov	r0, r2
 8000b58:	4619      	mov	r1, r3
 8000b5a:	e722      	b.n	80009a2 <__aeabi_dmul+0x24a>
 8000b5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b60:	bf18      	it	ne
 8000b62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b66:	f47f aec5 	bne.w	80008f4 <__aeabi_dmul+0x19c>
 8000b6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b6e:	f47f af0d 	bne.w	800098c <__aeabi_dmul+0x234>
 8000b72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b76:	f47f aeeb 	bne.w	8000950 <__aeabi_dmul+0x1f8>
 8000b7a:	e712      	b.n	80009a2 <__aeabi_dmul+0x24a>

08000b7c <__gedf2>:
 8000b7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b80:	e006      	b.n	8000b90 <__cmpdf2+0x4>
 8000b82:	bf00      	nop

08000b84 <__ledf2>:
 8000b84:	f04f 0c01 	mov.w	ip, #1
 8000b88:	e002      	b.n	8000b90 <__cmpdf2+0x4>
 8000b8a:	bf00      	nop

08000b8c <__cmpdf2>:
 8000b8c:	f04f 0c01 	mov.w	ip, #1
 8000b90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	bf18      	it	ne
 8000ba2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ba6:	d01b      	beq.n	8000be0 <__cmpdf2+0x54>
 8000ba8:	b001      	add	sp, #4
 8000baa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000bae:	bf0c      	ite	eq
 8000bb0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000bb4:	ea91 0f03 	teqne	r1, r3
 8000bb8:	bf02      	ittt	eq
 8000bba:	ea90 0f02 	teqeq	r0, r2
 8000bbe:	2000      	moveq	r0, #0
 8000bc0:	4770      	bxeq	lr
 8000bc2:	f110 0f00 	cmn.w	r0, #0
 8000bc6:	ea91 0f03 	teq	r1, r3
 8000bca:	bf58      	it	pl
 8000bcc:	4299      	cmppl	r1, r3
 8000bce:	bf08      	it	eq
 8000bd0:	4290      	cmpeq	r0, r2
 8000bd2:	bf2c      	ite	cs
 8000bd4:	17d8      	asrcs	r0, r3, #31
 8000bd6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000bda:	f040 0001 	orr.w	r0, r0, #1
 8000bde:	4770      	bx	lr
 8000be0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000be4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000be8:	d102      	bne.n	8000bf0 <__cmpdf2+0x64>
 8000bea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bee:	d107      	bne.n	8000c00 <__cmpdf2+0x74>
 8000bf0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf8:	d1d6      	bne.n	8000ba8 <__cmpdf2+0x1c>
 8000bfa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bfe:	d0d3      	beq.n	8000ba8 <__cmpdf2+0x1c>
 8000c00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_cdrcmple>:
 8000c08:	4684      	mov	ip, r0
 8000c0a:	4610      	mov	r0, r2
 8000c0c:	4662      	mov	r2, ip
 8000c0e:	468c      	mov	ip, r1
 8000c10:	4619      	mov	r1, r3
 8000c12:	4663      	mov	r3, ip
 8000c14:	e000      	b.n	8000c18 <__aeabi_cdcmpeq>
 8000c16:	bf00      	nop

08000c18 <__aeabi_cdcmpeq>:
 8000c18:	b501      	push	{r0, lr}
 8000c1a:	f7ff ffb7 	bl	8000b8c <__cmpdf2>
 8000c1e:	2800      	cmp	r0, #0
 8000c20:	bf48      	it	mi
 8000c22:	f110 0f00 	cmnmi.w	r0, #0
 8000c26:	bd01      	pop	{r0, pc}

08000c28 <__aeabi_dcmpeq>:
 8000c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c2c:	f7ff fff4 	bl	8000c18 <__aeabi_cdcmpeq>
 8000c30:	bf0c      	ite	eq
 8000c32:	2001      	moveq	r0, #1
 8000c34:	2000      	movne	r0, #0
 8000c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c3a:	bf00      	nop

08000c3c <__aeabi_dcmplt>:
 8000c3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c40:	f7ff ffea 	bl	8000c18 <__aeabi_cdcmpeq>
 8000c44:	bf34      	ite	cc
 8000c46:	2001      	movcc	r0, #1
 8000c48:	2000      	movcs	r0, #0
 8000c4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4e:	bf00      	nop

08000c50 <__aeabi_dcmple>:
 8000c50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c54:	f7ff ffe0 	bl	8000c18 <__aeabi_cdcmpeq>
 8000c58:	bf94      	ite	ls
 8000c5a:	2001      	movls	r0, #1
 8000c5c:	2000      	movhi	r0, #0
 8000c5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c62:	bf00      	nop

08000c64 <__aeabi_dcmpge>:
 8000c64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c68:	f7ff ffce 	bl	8000c08 <__aeabi_cdrcmple>
 8000c6c:	bf94      	ite	ls
 8000c6e:	2001      	movls	r0, #1
 8000c70:	2000      	movhi	r0, #0
 8000c72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c76:	bf00      	nop

08000c78 <__aeabi_dcmpgt>:
 8000c78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c7c:	f7ff ffc4 	bl	8000c08 <__aeabi_cdrcmple>
 8000c80:	bf34      	ite	cc
 8000c82:	2001      	movcc	r0, #1
 8000c84:	2000      	movcs	r0, #0
 8000c86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c8a:	bf00      	nop

08000c8c <__aeabi_dcmpun>:
 8000c8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c94:	d102      	bne.n	8000c9c <__aeabi_dcmpun+0x10>
 8000c96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c9a:	d10a      	bne.n	8000cb2 <__aeabi_dcmpun+0x26>
 8000c9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ca0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ca4:	d102      	bne.n	8000cac <__aeabi_dcmpun+0x20>
 8000ca6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000caa:	d102      	bne.n	8000cb2 <__aeabi_dcmpun+0x26>
 8000cac:	f04f 0000 	mov.w	r0, #0
 8000cb0:	4770      	bx	lr
 8000cb2:	f04f 0001 	mov.w	r0, #1
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2iz>:
 8000cb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000cc0:	d215      	bcs.n	8000cee <__aeabi_d2iz+0x36>
 8000cc2:	d511      	bpl.n	8000ce8 <__aeabi_d2iz+0x30>
 8000cc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ccc:	d912      	bls.n	8000cf4 <__aeabi_d2iz+0x3c>
 8000cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cde:	fa23 f002 	lsr.w	r0, r3, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	4240      	negne	r0, r0
 8000ce6:	4770      	bx	lr
 8000ce8:	f04f 0000 	mov.w	r0, #0
 8000cec:	4770      	bx	lr
 8000cee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cf2:	d105      	bne.n	8000d00 <__aeabi_d2iz+0x48>
 8000cf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000cf8:	bf08      	it	eq
 8000cfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000cfe:	4770      	bx	lr
 8000d00:	f04f 0000 	mov.w	r0, #0
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2f>:
 8000d08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000d10:	bf24      	itt	cs
 8000d12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000d16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000d1a:	d90d      	bls.n	8000d38 <__aeabi_d2f+0x30>
 8000d1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000d2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000d3c:	d121      	bne.n	8000d82 <__aeabi_d2f+0x7a>
 8000d3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000d42:	bfbc      	itt	lt
 8000d44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000d48:	4770      	bxlt	lr
 8000d4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000d4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d52:	f1c2 0218 	rsb	r2, r2, #24
 8000d56:	f1c2 0c20 	rsb	ip, r2, #32
 8000d5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d62:	bf18      	it	ne
 8000d64:	f040 0001 	orrne.w	r0, r0, #1
 8000d68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d74:	ea40 000c 	orr.w	r0, r0, ip
 8000d78:	fa23 f302 	lsr.w	r3, r3, r2
 8000d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d80:	e7cc      	b.n	8000d1c <__aeabi_d2f+0x14>
 8000d82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d86:	d107      	bne.n	8000d98 <__aeabi_d2f+0x90>
 8000d88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d96:	4770      	bxne	lr
 8000d98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <__aeabi_uldivmod>:
 8000da8:	b953      	cbnz	r3, 8000dc0 <__aeabi_uldivmod+0x18>
 8000daa:	b94a      	cbnz	r2, 8000dc0 <__aeabi_uldivmod+0x18>
 8000dac:	2900      	cmp	r1, #0
 8000dae:	bf08      	it	eq
 8000db0:	2800      	cmpeq	r0, #0
 8000db2:	bf1c      	itt	ne
 8000db4:	f04f 31ff 	movne.w	r1, #4294967295
 8000db8:	f04f 30ff 	movne.w	r0, #4294967295
 8000dbc:	f000 b96a 	b.w	8001094 <__aeabi_idiv0>
 8000dc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dc8:	f000 f806 	bl	8000dd8 <__udivmoddi4>
 8000dcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dd4:	b004      	add	sp, #16
 8000dd6:	4770      	bx	lr

08000dd8 <__udivmoddi4>:
 8000dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ddc:	9d08      	ldr	r5, [sp, #32]
 8000dde:	460c      	mov	r4, r1
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d14e      	bne.n	8000e82 <__udivmoddi4+0xaa>
 8000de4:	4694      	mov	ip, r2
 8000de6:	458c      	cmp	ip, r1
 8000de8:	4686      	mov	lr, r0
 8000dea:	fab2 f282 	clz	r2, r2
 8000dee:	d962      	bls.n	8000eb6 <__udivmoddi4+0xde>
 8000df0:	b14a      	cbz	r2, 8000e06 <__udivmoddi4+0x2e>
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	4091      	lsls	r1, r2
 8000df8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e00:	4319      	orrs	r1, r3
 8000e02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0a:	fa1f f68c 	uxth.w	r6, ip
 8000e0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e16:	fb07 1114 	mls	r1, r7, r4, r1
 8000e1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1e:	fb04 f106 	mul.w	r1, r4, r6
 8000e22:	4299      	cmp	r1, r3
 8000e24:	d90a      	bls.n	8000e3c <__udivmoddi4+0x64>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e2e:	f080 8112 	bcs.w	8001056 <__udivmoddi4+0x27e>
 8000e32:	4299      	cmp	r1, r3
 8000e34:	f240 810f 	bls.w	8001056 <__udivmoddi4+0x27e>
 8000e38:	3c02      	subs	r4, #2
 8000e3a:	4463      	add	r3, ip
 8000e3c:	1a59      	subs	r1, r3, r1
 8000e3e:	fa1f f38e 	uxth.w	r3, lr
 8000e42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e46:	fb07 1110 	mls	r1, r7, r0, r1
 8000e4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4e:	fb00 f606 	mul.w	r6, r0, r6
 8000e52:	429e      	cmp	r6, r3
 8000e54:	d90a      	bls.n	8000e6c <__udivmoddi4+0x94>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e5e:	f080 80fc 	bcs.w	800105a <__udivmoddi4+0x282>
 8000e62:	429e      	cmp	r6, r3
 8000e64:	f240 80f9 	bls.w	800105a <__udivmoddi4+0x282>
 8000e68:	4463      	add	r3, ip
 8000e6a:	3802      	subs	r0, #2
 8000e6c:	1b9b      	subs	r3, r3, r6
 8000e6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e72:	2100      	movs	r1, #0
 8000e74:	b11d      	cbz	r5, 8000e7e <__udivmoddi4+0xa6>
 8000e76:	40d3      	lsrs	r3, r2
 8000e78:	2200      	movs	r2, #0
 8000e7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d905      	bls.n	8000e92 <__udivmoddi4+0xba>
 8000e86:	b10d      	cbz	r5, 8000e8c <__udivmoddi4+0xb4>
 8000e88:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	4608      	mov	r0, r1
 8000e90:	e7f5      	b.n	8000e7e <__udivmoddi4+0xa6>
 8000e92:	fab3 f183 	clz	r1, r3
 8000e96:	2900      	cmp	r1, #0
 8000e98:	d146      	bne.n	8000f28 <__udivmoddi4+0x150>
 8000e9a:	42a3      	cmp	r3, r4
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0xcc>
 8000e9e:	4290      	cmp	r0, r2
 8000ea0:	f0c0 80f0 	bcc.w	8001084 <__udivmoddi4+0x2ac>
 8000ea4:	1a86      	subs	r6, r0, r2
 8000ea6:	eb64 0303 	sbc.w	r3, r4, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	2d00      	cmp	r5, #0
 8000eae:	d0e6      	beq.n	8000e7e <__udivmoddi4+0xa6>
 8000eb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000eb4:	e7e3      	b.n	8000e7e <__udivmoddi4+0xa6>
 8000eb6:	2a00      	cmp	r2, #0
 8000eb8:	f040 8090 	bne.w	8000fdc <__udivmoddi4+0x204>
 8000ebc:	eba1 040c 	sub.w	r4, r1, ip
 8000ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec4:	fa1f f78c 	uxth.w	r7, ip
 8000ec8:	2101      	movs	r1, #1
 8000eca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ece:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ed2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ed6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000eda:	fb07 f006 	mul.w	r0, r7, r6
 8000ede:	4298      	cmp	r0, r3
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x11c>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000eea:	d202      	bcs.n	8000ef2 <__udivmoddi4+0x11a>
 8000eec:	4298      	cmp	r0, r3
 8000eee:	f200 80cd 	bhi.w	800108c <__udivmoddi4+0x2b4>
 8000ef2:	4626      	mov	r6, r4
 8000ef4:	1a1c      	subs	r4, r3, r0
 8000ef6:	fa1f f38e 	uxth.w	r3, lr
 8000efa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000efe:	fb08 4410 	mls	r4, r8, r0, r4
 8000f02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f06:	fb00 f707 	mul.w	r7, r0, r7
 8000f0a:	429f      	cmp	r7, r3
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x148>
 8000f0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f16:	d202      	bcs.n	8000f1e <__udivmoddi4+0x146>
 8000f18:	429f      	cmp	r7, r3
 8000f1a:	f200 80b0 	bhi.w	800107e <__udivmoddi4+0x2a6>
 8000f1e:	4620      	mov	r0, r4
 8000f20:	1bdb      	subs	r3, r3, r7
 8000f22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f26:	e7a5      	b.n	8000e74 <__udivmoddi4+0x9c>
 8000f28:	f1c1 0620 	rsb	r6, r1, #32
 8000f2c:	408b      	lsls	r3, r1
 8000f2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000f32:	431f      	orrs	r7, r3
 8000f34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f38:	fa04 f301 	lsl.w	r3, r4, r1
 8000f3c:	ea43 030c 	orr.w	r3, r3, ip
 8000f40:	40f4      	lsrs	r4, r6
 8000f42:	fa00 f801 	lsl.w	r8, r0, r1
 8000f46:	0c38      	lsrs	r0, r7, #16
 8000f48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000f50:	fa1f fc87 	uxth.w	ip, r7
 8000f54:	fb00 441e 	mls	r4, r0, lr, r4
 8000f58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000f60:	45a1      	cmp	r9, r4
 8000f62:	fa02 f201 	lsl.w	r2, r2, r1
 8000f66:	d90a      	bls.n	8000f7e <__udivmoddi4+0x1a6>
 8000f68:	193c      	adds	r4, r7, r4
 8000f6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f6e:	f080 8084 	bcs.w	800107a <__udivmoddi4+0x2a2>
 8000f72:	45a1      	cmp	r9, r4
 8000f74:	f240 8081 	bls.w	800107a <__udivmoddi4+0x2a2>
 8000f78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f7c:	443c      	add	r4, r7
 8000f7e:	eba4 0409 	sub.w	r4, r4, r9
 8000f82:	fa1f f983 	uxth.w	r9, r3
 8000f86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000f8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f96:	45a4      	cmp	ip, r4
 8000f98:	d907      	bls.n	8000faa <__udivmoddi4+0x1d2>
 8000f9a:	193c      	adds	r4, r7, r4
 8000f9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000fa0:	d267      	bcs.n	8001072 <__udivmoddi4+0x29a>
 8000fa2:	45a4      	cmp	ip, r4
 8000fa4:	d965      	bls.n	8001072 <__udivmoddi4+0x29a>
 8000fa6:	3b02      	subs	r3, #2
 8000fa8:	443c      	add	r4, r7
 8000faa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000fae:	fba0 9302 	umull	r9, r3, r0, r2
 8000fb2:	eba4 040c 	sub.w	r4, r4, ip
 8000fb6:	429c      	cmp	r4, r3
 8000fb8:	46ce      	mov	lr, r9
 8000fba:	469c      	mov	ip, r3
 8000fbc:	d351      	bcc.n	8001062 <__udivmoddi4+0x28a>
 8000fbe:	d04e      	beq.n	800105e <__udivmoddi4+0x286>
 8000fc0:	b155      	cbz	r5, 8000fd8 <__udivmoddi4+0x200>
 8000fc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000fc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000fca:	fa04 f606 	lsl.w	r6, r4, r6
 8000fce:	40cb      	lsrs	r3, r1
 8000fd0:	431e      	orrs	r6, r3
 8000fd2:	40cc      	lsrs	r4, r1
 8000fd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000fd8:	2100      	movs	r1, #0
 8000fda:	e750      	b.n	8000e7e <__udivmoddi4+0xa6>
 8000fdc:	f1c2 0320 	rsb	r3, r2, #32
 8000fe0:	fa20 f103 	lsr.w	r1, r0, r3
 8000fe4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fe8:	fa24 f303 	lsr.w	r3, r4, r3
 8000fec:	4094      	lsls	r4, r2
 8000fee:	430c      	orrs	r4, r1
 8000ff0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ff4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ff8:	fa1f f78c 	uxth.w	r7, ip
 8000ffc:	fbb3 f0f8 	udiv	r0, r3, r8
 8001000:	fb08 3110 	mls	r1, r8, r0, r3
 8001004:	0c23      	lsrs	r3, r4, #16
 8001006:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800100a:	fb00 f107 	mul.w	r1, r0, r7
 800100e:	4299      	cmp	r1, r3
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x24c>
 8001012:	eb1c 0303 	adds.w	r3, ip, r3
 8001016:	f100 36ff 	add.w	r6, r0, #4294967295
 800101a:	d22c      	bcs.n	8001076 <__udivmoddi4+0x29e>
 800101c:	4299      	cmp	r1, r3
 800101e:	d92a      	bls.n	8001076 <__udivmoddi4+0x29e>
 8001020:	3802      	subs	r0, #2
 8001022:	4463      	add	r3, ip
 8001024:	1a5b      	subs	r3, r3, r1
 8001026:	b2a4      	uxth	r4, r4
 8001028:	fbb3 f1f8 	udiv	r1, r3, r8
 800102c:	fb08 3311 	mls	r3, r8, r1, r3
 8001030:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001034:	fb01 f307 	mul.w	r3, r1, r7
 8001038:	42a3      	cmp	r3, r4
 800103a:	d908      	bls.n	800104e <__udivmoddi4+0x276>
 800103c:	eb1c 0404 	adds.w	r4, ip, r4
 8001040:	f101 36ff 	add.w	r6, r1, #4294967295
 8001044:	d213      	bcs.n	800106e <__udivmoddi4+0x296>
 8001046:	42a3      	cmp	r3, r4
 8001048:	d911      	bls.n	800106e <__udivmoddi4+0x296>
 800104a:	3902      	subs	r1, #2
 800104c:	4464      	add	r4, ip
 800104e:	1ae4      	subs	r4, r4, r3
 8001050:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001054:	e739      	b.n	8000eca <__udivmoddi4+0xf2>
 8001056:	4604      	mov	r4, r0
 8001058:	e6f0      	b.n	8000e3c <__udivmoddi4+0x64>
 800105a:	4608      	mov	r0, r1
 800105c:	e706      	b.n	8000e6c <__udivmoddi4+0x94>
 800105e:	45c8      	cmp	r8, r9
 8001060:	d2ae      	bcs.n	8000fc0 <__udivmoddi4+0x1e8>
 8001062:	ebb9 0e02 	subs.w	lr, r9, r2
 8001066:	eb63 0c07 	sbc.w	ip, r3, r7
 800106a:	3801      	subs	r0, #1
 800106c:	e7a8      	b.n	8000fc0 <__udivmoddi4+0x1e8>
 800106e:	4631      	mov	r1, r6
 8001070:	e7ed      	b.n	800104e <__udivmoddi4+0x276>
 8001072:	4603      	mov	r3, r0
 8001074:	e799      	b.n	8000faa <__udivmoddi4+0x1d2>
 8001076:	4630      	mov	r0, r6
 8001078:	e7d4      	b.n	8001024 <__udivmoddi4+0x24c>
 800107a:	46d6      	mov	lr, sl
 800107c:	e77f      	b.n	8000f7e <__udivmoddi4+0x1a6>
 800107e:	4463      	add	r3, ip
 8001080:	3802      	subs	r0, #2
 8001082:	e74d      	b.n	8000f20 <__udivmoddi4+0x148>
 8001084:	4606      	mov	r6, r0
 8001086:	4623      	mov	r3, r4
 8001088:	4608      	mov	r0, r1
 800108a:	e70f      	b.n	8000eac <__udivmoddi4+0xd4>
 800108c:	3e02      	subs	r6, #2
 800108e:	4463      	add	r3, ip
 8001090:	e730      	b.n	8000ef4 <__udivmoddi4+0x11c>
 8001092:	bf00      	nop

08001094 <__aeabi_idiv0>:
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <OffsetAddtoTemp>:

extern ADC_HandleTypeDef hadc3;
extern OS_MEM *pdu_pool;


uint8_t OffsetAddtoTemp(uint8_t offsett) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = tempfunction();
 80010a2:	f000 f857 	bl	8001154 <tempfunction>
 80010a6:	eef0 7a40 	vmov.f32	s15, s0
 80010aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010ae:	edc7 7a00 	vstr	s15, [r7]
 80010b2:	783b      	ldrb	r3, [r7, #0]
 80010b4:	73fb      	strb	r3, [r7, #15]
	return temp + offsett;
 80010b6:	7bfa      	ldrb	r2, [r7, #15]
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	4413      	add	r3, r2
 80010bc:	b2db      	uxtb	r3, r3
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <SendTemperature>:

void SendTemperature(uint8_t temperature) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
    INT8U err;
    PDU *response = (PDU *)OSMemGet(pdu_pool, &err);  // Allocate from pool
 80010d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001144 <SendTemperature+0x7c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f107 020b 	add.w	r2, r7, #11
 80010da:	4611      	mov	r1, r2
 80010dc:	4618      	mov	r0, r3
 80010de:	f008 f97f 	bl	80093e0 <OSMemGet>
 80010e2:	60f8      	str	r0, [r7, #12]

    if (err == OS_ERR_NONE) {
 80010e4:	7afb      	ldrb	r3, [r7, #11]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d127      	bne.n	800113a <SendTemperature+0x72>
        response->header = PDU_HEADER;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	225a      	movs	r2, #90	@ 0x5a
 80010ee:	701a      	strb	r2, [r3, #0]
        response->sid = SID_ADC_READ;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	223b      	movs	r2, #59	@ 0x3b
 80010f4:	705a      	strb	r2, [r3, #1]
        memset(response->data, 0xFF, sizeof(response->data));
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	3302      	adds	r3, #2
 80010fa:	2206      	movs	r2, #6
 80010fc:	21ff      	movs	r1, #255	@ 0xff
 80010fe:	4618      	mov	r0, r3
 8001100:	f00a fa28 	bl	800b554 <memset>
        response->data[0] = 0x01;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2201      	movs	r2, #1
 8001108:	709a      	strb	r2, [r3, #2]
        memcpy(&response->data[5], &temperature, sizeof(temperature));
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	3307      	adds	r3, #7
 800110e:	79fa      	ldrb	r2, [r7, #7]
 8001110:	701a      	strb	r2, [r3, #0]
        printf("Temperature2 = %d\r\n", response->data[5]);
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	79db      	ldrb	r3, [r3, #7]
 8001116:	4619      	mov	r1, r3
 8001118:	480b      	ldr	r0, [pc, #44]	@ (8001148 <SendTemperature+0x80>)
 800111a:	f00a f81f 	bl	800b15c <iprintf>

        OSQPost(tx_queue, (void *)response);
 800111e:	4b0b      	ldr	r3, [pc, #44]	@ (800114c <SendTemperature+0x84>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	68f9      	ldr	r1, [r7, #12]
 8001124:	4618      	mov	r0, r3
 8001126:	f008 fb39 	bl	800979c <OSQPost>
        OSFlagPost(event_flags, TRANSMIT_EVENT, OS_FLAG_SET, &err);
 800112a:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <SendTemperature+0x88>)
 800112c:	6818      	ldr	r0, [r3, #0]
 800112e:	f107 030b 	add.w	r3, r7, #11
 8001132:	2201      	movs	r2, #1
 8001134:	2108      	movs	r1, #8
 8001136:	f007 feb3 	bl	8008ea0 <OSFlagPost>
    }
}
 800113a:	bf00      	nop
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	2000632c 	.word	0x2000632c
 8001148:	0800d2d8 	.word	0x0800d2d8
 800114c:	2000631c 	.word	0x2000631c
 8001150:	20006320 	.word	0x20006320

08001154 <tempfunction>:

float tempfunction(void) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
	uint16_t adc_value;
	float tempfloat;
	uint8_t tempint;

	// Read ADC Value
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800115a:	217f      	movs	r1, #127	@ 0x7f
 800115c:	482c      	ldr	r0, [pc, #176]	@ (8001210 <tempfunction+0xbc>)
 800115e:	f002 fe79 	bl	8003e54 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc3);
 8001162:	482b      	ldr	r0, [pc, #172]	@ (8001210 <tempfunction+0xbc>)
 8001164:	f001 fcaa 	bl	8002abc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY); // MUST USE INTERRUPT, Don't Forget...
 8001168:	f04f 31ff 	mov.w	r1, #4294967295
 800116c:	4828      	ldr	r0, [pc, #160]	@ (8001210 <tempfunction+0xbc>)
 800116e:	f001 fd93 	bl	8002c98 <HAL_ADC_PollForConversion>
	adc_value = HAL_ADC_GetValue(&hadc3);
 8001172:	4827      	ldr	r0, [pc, #156]	@ (8001210 <tempfunction+0xbc>)
 8001174:	f001 fe68 	bl	8002e48 <HAL_ADC_GetValue>
 8001178:	4603      	mov	r3, r0
 800117a:	82fb      	strh	r3, [r7, #22]
	HAL_ADC_Stop(&hadc3);
 800117c:	4824      	ldr	r0, [pc, #144]	@ (8001210 <tempfunction+0xbc>)
 800117e:	f001 fd57 	bl	8002c30 <HAL_ADC_Stop>

	tempfloat = ((float)adc_value) / 4095 * 3300;
 8001182:	8afb      	ldrh	r3, [r7, #22]
 8001184:	ee07 3a90 	vmov	s15, r3
 8001188:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800118c:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001214 <tempfunction+0xc0>
 8001190:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001194:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001218 <tempfunction+0xc4>
 8001198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800119c:	edc7 7a04 	vstr	s15, [r7, #16]
	tempfloat = ((tempfloat - 760.0) / 2.5) + 25;
 80011a0:	6938      	ldr	r0, [r7, #16]
 80011a2:	f7ff fa81 	bl	80006a8 <__aeabi_f2d>
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <tempfunction+0xc8>)
 80011ac:	f7ff f91c 	bl	80003e8 <__aeabi_dsub>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4610      	mov	r0, r2
 80011b6:	4619      	mov	r1, r3
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <tempfunction+0xcc>)
 80011be:	f7ff fbf5 	bl	80009ac <__aeabi_ddiv>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	4610      	mov	r0, r2
 80011c8:	4619      	mov	r1, r3
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	4b15      	ldr	r3, [pc, #84]	@ (8001224 <tempfunction+0xd0>)
 80011d0:	f7ff f90c 	bl	80003ec <__adddf3>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4610      	mov	r0, r2
 80011da:	4619      	mov	r1, r3
 80011dc:	f7ff fd94 	bl	8000d08 <__aeabi_d2f>
 80011e0:	4603      	mov	r3, r0
 80011e2:	613b      	str	r3, [r7, #16]
	tempint = (uint8_t)roundf(tempfloat);
 80011e4:	ed97 0a04 	vldr	s0, [r7, #16]
 80011e8:	f00c f844 	bl	800d274 <roundf>
 80011ec:	eef0 7a40 	vmov.f32	s15, s0
 80011f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011f4:	edc7 7a01 	vstr	s15, [r7, #4]
 80011f8:	793b      	ldrb	r3, [r7, #4]
 80011fa:	73fb      	strb	r3, [r7, #15]

	return tempint;
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
 80011fe:	ee07 3a90 	vmov	s15, r3
 8001202:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 8001206:	eeb0 0a67 	vmov.f32	s0, s15
 800120a:	3718      	adds	r7, #24
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200001f0 	.word	0x200001f0
 8001214:	457ff000 	.word	0x457ff000
 8001218:	454e4000 	.word	0x454e4000
 800121c:	4087c000 	.word	0x4087c000
 8001220:	40040000 	.word	0x40040000
 8001224:	40390000 	.word	0x40390000

08001228 <SystemClock_Config>:
/* Private variables ---------------------------------------------------------*/
ADC_HandleTypeDef hadc3;
UART_HandleTypeDef huart2;

void SystemClock_Config(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b096      	sub	sp, #88	@ 0x58
 800122c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	2244      	movs	r2, #68	@ 0x44
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f00a f98c 	bl	800b554 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800123c:	463b      	mov	r3, r7
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
 8001248:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800124a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800124e:	f003 fa25 	bl	800469c <HAL_PWREx_ControlVoltageScaling>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001258:	f000 fa50 	bl	80016fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800125c:	2302      	movs	r3, #2
 800125e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001260:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001264:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001266:	2310      	movs	r3, #16
 8001268:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126a:	2302      	movs	r3, #2
 800126c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800126e:	2302      	movs	r3, #2
 8001270:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001272:	2301      	movs	r3, #1
 8001274:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 9;
 8001276:	2309      	movs	r3, #9
 8001278:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800127a:	2307      	movs	r3, #7
 800127c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800127e:	2302      	movs	r3, #2
 8001280:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001282:	2302      	movs	r3, #2
 8001284:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	4618      	mov	r0, r3
 800128c:	f003 fa5c 	bl	8004748 <HAL_RCC_OscConfig>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001296:	f000 fa31 	bl	80016fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129a:	230f      	movs	r3, #15
 800129c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800129e:	2303      	movs	r3, #3
 80012a0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012ae:	463b      	mov	r3, r7
 80012b0:	2104      	movs	r1, #4
 80012b2:	4618      	mov	r0, r3
 80012b4:	f003 fe24 	bl	8004f00 <HAL_RCC_ClockConfig>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012be:	f000 fa1d 	bl	80016fc <Error_Handler>
  }
}
 80012c2:	bf00      	nop
 80012c4:	3758      	adds	r7, #88	@ 0x58
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
void MX_ADC3_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80012d2:	463b      	mov	r3, r7
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
 80012e0:	615a      	str	r2, [r3, #20]
  hadc3.Instance = ADC3;
 80012e2:	4b24      	ldr	r3, [pc, #144]	@ (8001374 <MX_ADC3_Init+0xa8>)
 80012e4:	4a24      	ldr	r2, [pc, #144]	@ (8001378 <MX_ADC3_Init+0xac>)
 80012e6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80012e8:	4b22      	ldr	r3, [pc, #136]	@ (8001374 <MX_ADC3_Init+0xa8>)
 80012ea:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80012ee:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80012f0:	4b20      	ldr	r3, [pc, #128]	@ (8001374 <MX_ADC3_Init+0xa8>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001374 <MX_ADC3_Init+0xa8>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001374 <MX_ADC3_Init+0xa8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001302:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <MX_ADC3_Init+0xa8>)
 8001304:	2204      	movs	r2, #4
 8001306:	615a      	str	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001308:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <MX_ADC3_Init+0xa8>)
 800130a:	2201      	movs	r2, #1
 800130c:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 800130e:	4b19      	ldr	r3, [pc, #100]	@ (8001374 <MX_ADC3_Init+0xa8>)
 8001310:	2201      	movs	r2, #1
 8001312:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001314:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <MX_ADC3_Init+0xa8>)
 8001316:	2200      	movs	r2, #0
 8001318:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <MX_ADC3_Init+0xa8>)
 800131e:	2200      	movs	r2, #0
 8001320:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001322:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <MX_ADC3_Init+0xa8>)
 8001324:	2200      	movs	r2, #0
 8001326:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <MX_ADC3_Init+0xa8>)
 800132a:	2200      	movs	r2, #0
 800132c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001330:	4810      	ldr	r0, [pc, #64]	@ (8001374 <MX_ADC3_Init+0xa8>)
 8001332:	f001 fa73 	bl	800281c <HAL_ADC_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 800133c:	f000 f9de 	bl	80016fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001340:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <MX_ADC3_Init+0xb0>)
 8001342:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001344:	2306      	movs	r3, #6
 8001346:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001348:	2307      	movs	r3, #7
 800134a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800134c:	237f      	movs	r3, #127	@ 0x7f
 800134e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001350:	2304      	movs	r3, #4
 8001352:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001358:	463b      	mov	r3, r7
 800135a:	4619      	mov	r1, r3
 800135c:	4805      	ldr	r0, [pc, #20]	@ (8001374 <MX_ADC3_Init+0xa8>)
 800135e:	f001 ffb9 	bl	80032d4 <HAL_ADC_ConfigChannel>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_ADC3_Init+0xa0>
  {
    Error_Handler();
 8001368:	f000 f9c8 	bl	80016fc <Error_Handler>
  }
}
 800136c:	bf00      	nop
 800136e:	3718      	adds	r7, #24
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	200001f0 	.word	0x200001f0
 8001378:	50040200 	.word	0x50040200
 800137c:	c7520000 	.word	0xc7520000

08001380 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001384:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 8001386:	4a12      	ldr	r2, [pc, #72]	@ (80013d0 <MX_USART2_UART_Init+0x50>)
 8001388:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800138a:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 800138c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001390:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001392:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001398:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800139e:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013a4:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013a6:	220c      	movs	r2, #12
 80013a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013aa:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b0:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013b6:	4805      	ldr	r0, [pc, #20]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013b8:	f004 fc82 	bl	8005cc0 <HAL_UART_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013c2:	f000 f99b 	bl	80016fc <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000254 	.word	0x20000254
 80013d0:	40004400 	.word	0x40004400

080013d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	60da      	str	r2, [r3, #12]
 80013e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ea:	4b2f      	ldr	r3, [pc, #188]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 80013ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ee:	4a2e      	ldr	r2, [pc, #184]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 80013f0:	f043 0304 	orr.w	r3, r3, #4
 80013f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f6:	4b2c      	ldr	r3, [pc, #176]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 80013f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fa:	f003 0304 	and.w	r3, r3, #4
 80013fe:	613b      	str	r3, [r7, #16]
 8001400:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001402:	4b29      	ldr	r3, [pc, #164]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 8001404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001406:	4a28      	ldr	r2, [pc, #160]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 8001408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800140c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800140e:	4b26      	ldr	r3, [pc, #152]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800141a:	4b23      	ldr	r3, [pc, #140]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141e:	4a22      	ldr	r2, [pc, #136]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001426:	4b20      	ldr	r3, [pc, #128]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001432:	4b1d      	ldr	r3, [pc, #116]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001436:	4a1c      	ldr	r2, [pc, #112]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 8001438:	f043 0302 	orr.w	r3, r3, #2
 800143c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800143e:	4b1a      	ldr	r3, [pc, #104]	@ (80014a8 <MX_GPIO_Init+0xd4>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	2120      	movs	r1, #32
 800144e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001452:	f003 f8cb 	bl	80045ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001456:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800145a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800145c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001460:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4619      	mov	r1, r3
 800146c:	480f      	ldr	r0, [pc, #60]	@ (80014ac <MX_GPIO_Init+0xd8>)
 800146e:	f002 ff13 	bl	8004298 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001472:	2320      	movs	r3, #32
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001476:	2301      	movs	r3, #1
 8001478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147e:	2300      	movs	r3, #0
 8001480:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	4619      	mov	r1, r3
 8001488:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800148c:	f002 ff04 	bl	8004298 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001490:	2200      	movs	r2, #0
 8001492:	2100      	movs	r1, #0
 8001494:	2028      	movs	r0, #40	@ 0x28
 8001496:	f002 fe4a 	bl	800412e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800149a:	2028      	movs	r0, #40	@ 0x28
 800149c:	f002 fe63 	bl	8004166 <HAL_NVIC_EnableIRQ>
}
 80014a0:	bf00      	nop
 80014a2:	3728      	adds	r7, #40	@ 0x28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000
 80014ac:	48000800 	.word	0x48000800

080014b0 <LEDBlink>:
#include "led_handler.h"
#include "main.h"

// LED Blink Function
void LEDBlink(INT32U blink_frequency_ms) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	INT32U start_time = OSTimeGet();
 80014b8:	f008 feb2 	bl	800a220 <OSTimeGet>
 80014bc:	6178      	str	r0, [r7, #20]
	INT32U current_time;
	INT32U total_duration_ms = 5000; // Blink for 5 seconds
 80014be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80014c2:	613b      	str	r3, [r7, #16]

	while (1) {
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80014c4:	2120      	movs	r1, #32
 80014c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ca:	f003 f8a7 	bl	800461c <HAL_GPIO_TogglePin>
		OSTimeDlyHMSM(0, 0, 0, blink_frequency_ms);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	2200      	movs	r2, #0
 80014d4:	2100      	movs	r1, #0
 80014d6:	2000      	movs	r0, #0
 80014d8:	f008 fe3e 	bl	800a158 <OSTimeDlyHMSM>

		current_time = OSTimeGet();
 80014dc:	f008 fea0 	bl	800a220 <OSTimeGet>
 80014e0:	60f8      	str	r0, [r7, #12]
		if ((current_time - start_time) >= total_duration_ms) {
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d900      	bls.n	80014f0 <LEDBlink+0x40>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80014ee:	e7e9      	b.n	80014c4 <LEDBlink+0x14>
			break; // Exit loop if total duration has elapsed
 80014f0:	bf00      	nop
		}
	}
	// Ensure the LED is off after blinking completes
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // Turn LED off
 80014f2:	2200      	movs	r2, #0
 80014f4:	2120      	movs	r1, #32
 80014f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014fa:	f003 f877 	bl	80045ec <HAL_GPIO_WritePin>
}
 80014fe:	bf00      	nop
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <main>:

OS_MEM *pdu_pool;  // Memory pool handle
PDU pdu_pool_buffer[PDU_POOL_SIZE];  // Static memory for PDUs

int main(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b088      	sub	sp, #32
 800150c:	af06      	add	r7, sp, #24
  HAL_Init();
 800150e:	f000 fed9 	bl	80022c4 <HAL_Init>
  SystemClock_Config();
 8001512:	f7ff fe89 	bl	8001228 <SystemClock_Config>
  MX_GPIO_Init();
 8001516:	f7ff ff5d 	bl	80013d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800151a:	f7ff ff31 	bl	8001380 <MX_USART2_UART_Init>
  RetargetInit(&huart2);
 800151e:	4851      	ldr	r0, [pc, #324]	@ (8001664 <main+0x15c>)
 8001520:	f000 f9fa 	bl	8001918 <RetargetInit>
  MX_ADC3_Init();
 8001524:	f7ff fed2 	bl	80012cc <MX_ADC3_Init>
  OS_ERR err;

  /* USART2 interrupt Init */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001528:	2200      	movs	r2, #0
 800152a:	2100      	movs	r1, #0
 800152c:	2026      	movs	r0, #38	@ 0x26
 800152e:	f002 fdfe 	bl	800412e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001532:	2026      	movs	r0, #38	@ 0x26
 8001534:	f002 fe17 	bl	8004166 <HAL_NVIC_EnableIRQ>

  // Initialize µC/OS-II
  OSInit();
 8001538:	f006 fc30 	bl	8007d9c <OSInit>

  // Create Event Object
  event_flags = OSFlagCreate(0x00, &err); // Initial flags = 0
 800153c:	1dfb      	adds	r3, r7, #7
 800153e:	4619      	mov	r1, r3
 8001540:	2000      	movs	r0, #0
 8001542:	f007 fad9 	bl	8008af8 <OSFlagCreate>
 8001546:	4603      	mov	r3, r0
 8001548:	4a47      	ldr	r2, [pc, #284]	@ (8001668 <main+0x160>)
 800154a:	6013      	str	r3, [r2, #0]

  // Create memory pool for PDUs
  pdu_pool = OSMemCreate(
 800154c:	1dfb      	adds	r3, r7, #7
 800154e:	2208      	movs	r2, #8
 8001550:	210a      	movs	r1, #10
 8001552:	4846      	ldr	r0, [pc, #280]	@ (800166c <main+0x164>)
 8001554:	f007 fec8 	bl	80092e8 <OSMemCreate>
 8001558:	4603      	mov	r3, r0
 800155a:	4a45      	ldr	r2, [pc, #276]	@ (8001670 <main+0x168>)
 800155c:	6013      	str	r3, [r2, #0]
	  sizeof(PDU),              // Block size
	  &err
  );

  // Create the queue
  tx_queue = OSQCreate((void **)&pdu_queue_buffer[0], QUEUE_SIZE);
 800155e:	2110      	movs	r1, #16
 8001560:	4844      	ldr	r0, [pc, #272]	@ (8001674 <main+0x16c>)
 8001562:	f007 ffe7 	bl	8009534 <OSQCreate>
 8001566:	4603      	mov	r3, r0
 8001568:	4a43      	ldr	r2, [pc, #268]	@ (8001678 <main+0x170>)
 800156a:	6013      	str	r3, [r2, #0]
  if (tx_queue == NULL) {
 800156c:	4b42      	ldr	r3, [pc, #264]	@ (8001678 <main+0x170>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d104      	bne.n	800157e <main+0x76>
	  printf("Queue initialization failed\r\n");
 8001574:	4841      	ldr	r0, [pc, #260]	@ (800167c <main+0x174>)
 8001576:	f009 fe59 	bl	800b22c <puts>
	  Error_Handler();
 800157a:	f000 f8bf 	bl	80016fc <Error_Handler>
  }

  OSTaskCreateExt(TaskReceive,
 800157e:	2303      	movs	r3, #3
 8001580:	9304      	str	r3, [sp, #16]
 8001582:	2300      	movs	r3, #0
 8001584:	9303      	str	r3, [sp, #12]
 8001586:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800158a:	9302      	str	r3, [sp, #8]
 800158c:	4b3c      	ldr	r3, [pc, #240]	@ (8001680 <main+0x178>)
 800158e:	9301      	str	r3, [sp, #4]
 8001590:	2306      	movs	r3, #6
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	2306      	movs	r3, #6
 8001596:	4a3b      	ldr	r2, [pc, #236]	@ (8001684 <main+0x17c>)
 8001598:	2100      	movs	r1, #0
 800159a:	483b      	ldr	r0, [pc, #236]	@ (8001688 <main+0x180>)
 800159c:	f008 faa6 	bl	8009aec <OSTaskCreateExt>
      				  TASK_STACKSIZE,
      				  NULL,
  					  OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR
  					  );

  OSTaskCreateExt(TaskTransmit,
 80015a0:	2303      	movs	r3, #3
 80015a2:	9304      	str	r3, [sp, #16]
 80015a4:	2300      	movs	r3, #0
 80015a6:	9303      	str	r3, [sp, #12]
 80015a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015ac:	9302      	str	r3, [sp, #8]
 80015ae:	4b37      	ldr	r3, [pc, #220]	@ (800168c <main+0x184>)
 80015b0:	9301      	str	r3, [sp, #4]
 80015b2:	2309      	movs	r3, #9
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	2309      	movs	r3, #9
 80015b8:	4a35      	ldr	r2, [pc, #212]	@ (8001690 <main+0x188>)
 80015ba:	2100      	movs	r1, #0
 80015bc:	4835      	ldr	r0, [pc, #212]	@ (8001694 <main+0x18c>)
 80015be:	f008 fa95 	bl	8009aec <OSTaskCreateExt>
					  TASK_STACKSIZE,
					  NULL,
					  OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR
					  );

  OSTaskCreateExt(TaskButton,
 80015c2:	2303      	movs	r3, #3
 80015c4:	9304      	str	r3, [sp, #16]
 80015c6:	2300      	movs	r3, #0
 80015c8:	9303      	str	r3, [sp, #12]
 80015ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015ce:	9302      	str	r3, [sp, #8]
 80015d0:	4b31      	ldr	r3, [pc, #196]	@ (8001698 <main+0x190>)
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	2305      	movs	r3, #5
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	2305      	movs	r3, #5
 80015da:	4a30      	ldr	r2, [pc, #192]	@ (800169c <main+0x194>)
 80015dc:	2100      	movs	r1, #0
 80015de:	4830      	ldr	r0, [pc, #192]	@ (80016a0 <main+0x198>)
 80015e0:	f008 fa84 	bl	8009aec <OSTaskCreateExt>
					  TASK_STACKSIZE,
					  NULL,
					  OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR
					  );

  OSTaskCreateExt(TaskLED,
 80015e4:	2303      	movs	r3, #3
 80015e6:	9304      	str	r3, [sp, #16]
 80015e8:	2300      	movs	r3, #0
 80015ea:	9303      	str	r3, [sp, #12]
 80015ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015f0:	9302      	str	r3, [sp, #8]
 80015f2:	4b2c      	ldr	r3, [pc, #176]	@ (80016a4 <main+0x19c>)
 80015f4:	9301      	str	r3, [sp, #4]
 80015f6:	2307      	movs	r3, #7
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	2307      	movs	r3, #7
 80015fc:	4a2a      	ldr	r2, [pc, #168]	@ (80016a8 <main+0x1a0>)
 80015fe:	2100      	movs	r1, #0
 8001600:	482a      	ldr	r0, [pc, #168]	@ (80016ac <main+0x1a4>)
 8001602:	f008 fa73 	bl	8009aec <OSTaskCreateExt>
					  TASK_STACKSIZE,
					  NULL,
					  OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR
					  );

  OSTaskCreateExt(TaskADC,
 8001606:	2303      	movs	r3, #3
 8001608:	9304      	str	r3, [sp, #16]
 800160a:	2300      	movs	r3, #0
 800160c:	9303      	str	r3, [sp, #12]
 800160e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001612:	9302      	str	r3, [sp, #8]
 8001614:	4b26      	ldr	r3, [pc, #152]	@ (80016b0 <main+0x1a8>)
 8001616:	9301      	str	r3, [sp, #4]
 8001618:	2308      	movs	r3, #8
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	2308      	movs	r3, #8
 800161e:	4a25      	ldr	r2, [pc, #148]	@ (80016b4 <main+0x1ac>)
 8001620:	2100      	movs	r1, #0
 8001622:	4825      	ldr	r0, [pc, #148]	@ (80016b8 <main+0x1b0>)
 8001624:	f008 fa62 	bl	8009aec <OSTaskCreateExt>
					  TASK_STACKSIZE,
					  NULL,
					  OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR
					  );

  OSTaskCreateExt(TaskPeriodic,
 8001628:	2303      	movs	r3, #3
 800162a:	9304      	str	r3, [sp, #16]
 800162c:	2300      	movs	r3, #0
 800162e:	9303      	str	r3, [sp, #12]
 8001630:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001634:	9302      	str	r3, [sp, #8]
 8001636:	4b21      	ldr	r3, [pc, #132]	@ (80016bc <main+0x1b4>)
 8001638:	9301      	str	r3, [sp, #4]
 800163a:	230a      	movs	r3, #10
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	230a      	movs	r3, #10
 8001640:	4a1f      	ldr	r2, [pc, #124]	@ (80016c0 <main+0x1b8>)
 8001642:	2100      	movs	r1, #0
 8001644:	481f      	ldr	r0, [pc, #124]	@ (80016c4 <main+0x1bc>)
 8001646:	f008 fa51 	bl	8009aec <OSTaskCreateExt>
  					  NULL,
  					  OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR
  					  );

  // Start UART reception
  HAL_UART_Receive_IT(&huart2, pdu_buffer, PDU_LENGTH);
 800164a:	2207      	movs	r2, #7
 800164c:	491e      	ldr	r1, [pc, #120]	@ (80016c8 <main+0x1c0>)
 800164e:	4805      	ldr	r0, [pc, #20]	@ (8001664 <main+0x15c>)
 8001650:	f004 fcd6 	bl	8006000 <HAL_UART_Receive_IT>

  OSStart();
 8001654:	f006 fc8e 	bl	8007f74 <OSStart>
  return 0;
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000254 	.word	0x20000254
 8001668:	20006320 	.word	0x20006320
 800166c:	20006330 	.word	0x20006330
 8001670:	2000632c 	.word	0x2000632c
 8001674:	200062dc 	.word	0x200062dc
 8001678:	2000631c 	.word	0x2000631c
 800167c:	0800d2ec 	.word	0x0800d2ec
 8001680:	200002dc 	.word	0x200002dc
 8001684:	200012dc 	.word	0x200012dc
 8001688:	08001d99 	.word	0x08001d99
 800168c:	200012dc 	.word	0x200012dc
 8001690:	200022dc 	.word	0x200022dc
 8001694:	08001e6d 	.word	0x08001e6d
 8001698:	200022dc 	.word	0x200022dc
 800169c:	200032dc 	.word	0x200032dc
 80016a0:	08001f49 	.word	0x08001f49
 80016a4:	200032dc 	.word	0x200032dc
 80016a8:	200042dc 	.word	0x200042dc
 80016ac:	08001fb5 	.word	0x08001fb5
 80016b0:	200042dc 	.word	0x200042dc
 80016b4:	200052dc 	.word	0x200052dc
 80016b8:	08002031 	.word	0x08002031
 80016bc:	200052dc 	.word	0x200052dc
 80016c0:	200062dc 	.word	0x200062dc
 80016c4:	08001ed1 	.word	0x08001ed1
 80016c8:	20006324 	.word	0x20006324

080016cc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	80fb      	strh	r3, [r7, #6]
    OS_ERR err;
    if(GPIO_Pin == GPIO_PIN_13)
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016dc:	d107      	bne.n	80016ee <HAL_GPIO_EXTI_Callback+0x22>
    	OSFlagPost(event_flags, BUTTON_EVENT, OS_FLAG_SET, &err);
 80016de:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <HAL_GPIO_EXTI_Callback+0x2c>)
 80016e0:	6818      	ldr	r0, [r3, #0]
 80016e2:	f107 030f 	add.w	r3, r7, #15
 80016e6:	2201      	movs	r2, #1
 80016e8:	2104      	movs	r1, #4
 80016ea:	f007 fbd9 	bl	8008ea0 <OSFlagPost>
}
 80016ee:	bf00      	nop
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20006320 	.word	0x20006320

080016fc <Error_Handler>:


void Error_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001700:	b672      	cpsid	i
}
 8001702:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <Error_Handler+0x8>

08001708 <validate_pdu_header>:
#include "includes.h"
extern OS_MEM *pdu_pool;


/* PDU Processing Functions */
bool validate_pdu_header(const PDU* pdu) {
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
    return (pdu->header == PDU_HEADER);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b5a      	cmp	r3, #90	@ 0x5a
 8001716:	bf0c      	ite	eq
 8001718:	2301      	moveq	r3, #1
 800171a:	2300      	movne	r3, #0
 800171c:	b2db      	uxtb	r3, r3
}
 800171e:	4618      	mov	r0, r3
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <validate_led_payload>:

bool validate_led_payload(uint16_t payload) {
 800172a:	b480      	push	{r7}
 800172c:	b083      	sub	sp, #12
 800172e:	af00      	add	r7, sp, #0
 8001730:	4603      	mov	r3, r0
 8001732:	80fb      	strh	r3, [r7, #6]
    return (payload >= 100 && payload <= 999);
 8001734:	88fb      	ldrh	r3, [r7, #6]
 8001736:	2b63      	cmp	r3, #99	@ 0x63
 8001738:	d905      	bls.n	8001746 <validate_led_payload+0x1c>
 800173a:	88fb      	ldrh	r3, [r7, #6]
 800173c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001740:	d201      	bcs.n	8001746 <validate_led_payload+0x1c>
 8001742:	2301      	movs	r3, #1
 8001744:	e000      	b.n	8001748 <validate_led_payload+0x1e>
 8001746:	2300      	movs	r3, #0
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	b2db      	uxtb	r3, r3
}
 800174e:	4618      	mov	r0, r3
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <validate_adc_payload>:

bool validate_adc_payload(uint16_t payload) {
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	4603      	mov	r3, r0
 8001762:	80fb      	strh	r3, [r7, #6]
    return (payload >= 0 && payload <= 49);
 8001764:	88fb      	ldrh	r3, [r7, #6]
 8001766:	2b31      	cmp	r3, #49	@ 0x31
 8001768:	bf94      	ite	ls
 800176a:	2301      	movls	r3, #1
 800176c:	2300      	movhi	r3, #0
 800176e:	b2db      	uxtb	r3, r3
}
 8001770:	4618      	mov	r0, r3
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <process_received_pdu>:

void process_received_pdu(PDU* pdu) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
    uint16_t payload;
    memcpy(&payload, &pdu->data[2], sizeof(payload));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3304      	adds	r3, #4
 8001788:	881b      	ldrh	r3, [r3, #0]
 800178a:	b29b      	uxth	r3, r3
 800178c:	81fb      	strh	r3, [r7, #14]

    OS_ERR err;
    switch (pdu->sid) {
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	785b      	ldrb	r3, [r3, #1]
 8001792:	2b18      	cmp	r3, #24
 8001794:	d002      	beq.n	800179c <process_received_pdu+0x20>
 8001796:	2b3b      	cmp	r3, #59	@ 0x3b
 8001798:	d01c      	beq.n	80017d4 <process_received_pdu+0x58>
 800179a:	e03a      	b.n	8001812 <process_received_pdu+0x96>
        case SID_LED_BLINK:
            if (validate_led_payload(payload)) {
 800179c:	89fb      	ldrh	r3, [r7, #14]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff ffc3 	bl	800172a <validate_led_payload>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d00e      	beq.n	80017c8 <process_received_pdu+0x4c>
                OSQPost(tx_queue, pdu);
 80017aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001828 <process_received_pdu+0xac>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6879      	ldr	r1, [r7, #4]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f007 fff3 	bl	800979c <OSQPost>
                OSFlagPost(event_flags, LED_EVENT, OS_FLAG_SET, &err);
 80017b6:	4b1d      	ldr	r3, [pc, #116]	@ (800182c <process_received_pdu+0xb0>)
 80017b8:	6818      	ldr	r0, [r3, #0]
 80017ba:	f107 030d 	add.w	r3, r7, #13
 80017be:	2201      	movs	r2, #1
 80017c0:	2101      	movs	r1, #1
 80017c2:	f007 fb6d 	bl	8008ea0 <OSFlagPost>
            } else {
                SendNegativeResponse(pdu->sid);
            }
            break;
 80017c6:	e02a      	b.n	800181e <process_received_pdu+0xa2>
                SendNegativeResponse(pdu->sid);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	785b      	ldrb	r3, [r3, #1]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f000 f869 	bl	80018a4 <SendNegativeResponse>
            break;
 80017d2:	e024      	b.n	800181e <process_received_pdu+0xa2>

        case SID_ADC_READ:
            pdu->data[0] = 2;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2202      	movs	r2, #2
 80017d8:	709a      	strb	r2, [r3, #2]
            if (validate_adc_payload(payload)) {
 80017da:	89fb      	ldrh	r3, [r7, #14]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ffbc 	bl	800175a <validate_adc_payload>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d00e      	beq.n	8001806 <process_received_pdu+0x8a>
                OSQPost(tx_queue, pdu);
 80017e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <process_received_pdu+0xac>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	6879      	ldr	r1, [r7, #4]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f007 ffd4 	bl	800979c <OSQPost>
                OSFlagPost(event_flags, ADC_EVENT, OS_FLAG_SET, &err);
 80017f4:	4b0d      	ldr	r3, [pc, #52]	@ (800182c <process_received_pdu+0xb0>)
 80017f6:	6818      	ldr	r0, [r3, #0]
 80017f8:	f107 030d 	add.w	r3, r7, #13
 80017fc:	2201      	movs	r2, #1
 80017fe:	2102      	movs	r1, #2
 8001800:	f007 fb4e 	bl	8008ea0 <OSFlagPost>
            } else {
                SendNegativeResponse(pdu->sid);
            }
            break;
 8001804:	e00b      	b.n	800181e <process_received_pdu+0xa2>
                SendNegativeResponse(pdu->sid);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	785b      	ldrb	r3, [r3, #1]
 800180a:	4618      	mov	r0, r3
 800180c:	f000 f84a 	bl	80018a4 <SendNegativeResponse>
            break;
 8001810:	e005      	b.n	800181e <process_received_pdu+0xa2>

        default:
            SendNegativeResponse(pdu->sid);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	785b      	ldrb	r3, [r3, #1]
 8001816:	4618      	mov	r0, r3
 8001818:	f000 f844 	bl	80018a4 <SendNegativeResponse>
    }
}
 800181c:	bf00      	nop
 800181e:	bf00      	nop
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	2000631c 	.word	0x2000631c
 800182c:	20006320 	.word	0x20006320

08001830 <SendPositiveResponse>:

void SendPositiveResponse(uint8_t sid) {
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
    INT8U err;
    PDU *response = (PDU *)OSMemGet(pdu_pool, &err);  // Allocate from pool
 800183a:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <SendPositiveResponse+0x68>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f107 020b 	add.w	r2, r7, #11
 8001842:	4611      	mov	r1, r2
 8001844:	4618      	mov	r0, r3
 8001846:	f007 fdcb 	bl	80093e0 <OSMemGet>
 800184a:	60f8      	str	r0, [r7, #12]

    if (err == OS_ERR_NONE) {
 800184c:	7afb      	ldrb	r3, [r7, #11]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d11d      	bne.n	800188e <SendPositiveResponse+0x5e>
        response->header = PDU_HEADER;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	225a      	movs	r2, #90	@ 0x5a
 8001856:	701a      	strb	r2, [r3, #0]
        response->sid = sid;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	79fa      	ldrb	r2, [r7, #7]
 800185c:	705a      	strb	r2, [r3, #1]
        memset(response->data, 0xFF, sizeof(response->data));
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	3302      	adds	r3, #2
 8001862:	2206      	movs	r2, #6
 8001864:	21ff      	movs	r1, #255	@ 0xff
 8001866:	4618      	mov	r0, r3
 8001868:	f009 fe74 	bl	800b554 <memset>
        response->data[0] = 0xAA;  // Success code
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	22aa      	movs	r2, #170	@ 0xaa
 8001870:	709a      	strb	r2, [r3, #2]

        OSQPost(tx_queue, (void *)response);  // µC/OS-II uses 2 arguments
 8001872:	4b0a      	ldr	r3, [pc, #40]	@ (800189c <SendPositiveResponse+0x6c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	68f9      	ldr	r1, [r7, #12]
 8001878:	4618      	mov	r0, r3
 800187a:	f007 ff8f 	bl	800979c <OSQPost>
        OSFlagPost(event_flags, TRANSMIT_EVENT, OS_FLAG_SET, &err);
 800187e:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <SendPositiveResponse+0x70>)
 8001880:	6818      	ldr	r0, [r3, #0]
 8001882:	f107 030b 	add.w	r3, r7, #11
 8001886:	2201      	movs	r2, #1
 8001888:	2108      	movs	r1, #8
 800188a:	f007 fb09 	bl	8008ea0 <OSFlagPost>
    }
}
 800188e:	bf00      	nop
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	2000632c 	.word	0x2000632c
 800189c:	2000631c 	.word	0x2000631c
 80018a0:	20006320 	.word	0x20006320

080018a4 <SendNegativeResponse>:

void SendNegativeResponse(uint8_t wrongsid) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	71fb      	strb	r3, [r7, #7]
    OS_ERR err;
    PDU *response = (PDU *)OSMemGet(pdu_pool, &err);  // Allocate from pool
 80018ae:	4b17      	ldr	r3, [pc, #92]	@ (800190c <SendNegativeResponse+0x68>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f107 020b 	add.w	r2, r7, #11
 80018b6:	4611      	mov	r1, r2
 80018b8:	4618      	mov	r0, r3
 80018ba:	f007 fd91 	bl	80093e0 <OSMemGet>
 80018be:	60f8      	str	r0, [r7, #12]

    if (err == OS_ERR_NONE) {
 80018c0:	7afb      	ldrb	r3, [r7, #11]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d11d      	bne.n	8001902 <SendNegativeResponse+0x5e>
        response->header = PDU_HEADER;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	225a      	movs	r2, #90	@ 0x5a
 80018ca:	701a      	strb	r2, [r3, #0]
        response->sid = wrongsid;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	79fa      	ldrb	r2, [r7, #7]
 80018d0:	705a      	strb	r2, [r3, #1]
        memset(response->data, 0xFF, sizeof(response->data));
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	3302      	adds	r3, #2
 80018d6:	2206      	movs	r2, #6
 80018d8:	21ff      	movs	r1, #255	@ 0xff
 80018da:	4618      	mov	r0, r3
 80018dc:	f009 fe3a 	bl	800b554 <memset>
        response->data[0] = 0x7F;  // Error code
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	227f      	movs	r2, #127	@ 0x7f
 80018e4:	709a      	strb	r2, [r3, #2]

        OSQPost(tx_queue, (void *)response);
 80018e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001910 <SendNegativeResponse+0x6c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	68f9      	ldr	r1, [r7, #12]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f007 ff55 	bl	800979c <OSQPost>
        OSFlagPost(event_flags, TRANSMIT_EVENT, OS_FLAG_SET, &err);
 80018f2:	4b08      	ldr	r3, [pc, #32]	@ (8001914 <SendNegativeResponse+0x70>)
 80018f4:	6818      	ldr	r0, [r3, #0]
 80018f6:	f107 030b 	add.w	r3, r7, #11
 80018fa:	2201      	movs	r2, #1
 80018fc:	2108      	movs	r1, #8
 80018fe:	f007 facf 	bl	8008ea0 <OSFlagPost>
    }
}
 8001902:	bf00      	nop
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	2000632c 	.word	0x2000632c
 8001910:	2000631c 	.word	0x2000631c
 8001914:	20006320 	.word	0x20006320

08001918 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001920:	4a07      	ldr	r2, [pc, #28]	@ (8001940 <RetargetInit+0x28>)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001926:	4b07      	ldr	r3, [pc, #28]	@ (8001944 <RetargetInit+0x2c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	6898      	ldr	r0, [r3, #8]
 800192c:	2300      	movs	r3, #0
 800192e:	2202      	movs	r2, #2
 8001930:	2100      	movs	r1, #0
 8001932:	f009 fc83 	bl	800b23c <setvbuf>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20006380 	.word	0x20006380
 8001944:	20000018 	.word	0x20000018

08001948 <_isatty>:

int _isatty(int fd) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	db04      	blt.n	8001960 <_isatty+0x18>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b02      	cmp	r3, #2
 800195a:	dc01      	bgt.n	8001960 <_isatty+0x18>
    return 1;
 800195c:	2301      	movs	r3, #1
 800195e:	e005      	b.n	800196c <_isatty+0x24>

  errno = EBADF;
 8001960:	f009 fe4a 	bl	800b5f8 <__errno>
 8001964:	4603      	mov	r3, r0
 8001966:	2209      	movs	r2, #9
 8001968:	601a      	str	r2, [r3, #0]
  return 0;
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <_write>:

int _write(int fd, char* ptr, int len) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d002      	beq.n	800198c <_write+0x18>
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2b02      	cmp	r3, #2
 800198a:	d111      	bne.n	80019b0 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800198c:	4b0e      	ldr	r3, [pc, #56]	@ (80019c8 <_write+0x54>)
 800198e:	6818      	ldr	r0, [r3, #0]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	b29a      	uxth	r2, r3
 8001994:	f04f 33ff 	mov.w	r3, #4294967295
 8001998:	68b9      	ldr	r1, [r7, #8]
 800199a:	f004 f9df 	bl	8005d5c <HAL_UART_Transmit>
 800199e:	4603      	mov	r3, r0
 80019a0:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80019a2:	7dfb      	ldrb	r3, [r7, #23]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <_write+0x38>
      return len;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	e008      	b.n	80019be <_write+0x4a>
    else
      return EIO;
 80019ac:	2305      	movs	r3, #5
 80019ae:	e006      	b.n	80019be <_write+0x4a>
  }
  errno = EBADF;
 80019b0:	f009 fe22 	bl	800b5f8 <__errno>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2209      	movs	r2, #9
 80019b8:	601a      	str	r2, [r3, #0]
  return -1;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20006380 	.word	0x20006380

080019cc <_close>:

int _close(int fd) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	db04      	blt.n	80019e4 <_close+0x18>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b02      	cmp	r3, #2
 80019de:	dc01      	bgt.n	80019e4 <_close+0x18>
    return 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	e006      	b.n	80019f2 <_close+0x26>

  errno = EBADF;
 80019e4:	f009 fe08 	bl	800b5f8 <__errno>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2209      	movs	r2, #9
 80019ec:	601a      	str	r2, [r3, #0]
  return -1;
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <_read>:

int _read(int fd, char* ptr, int len) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d110      	bne.n	8001a30 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a48 <_read+0x4c>)
 8001a10:	6818      	ldr	r0, [r3, #0]
 8001a12:	f04f 33ff 	mov.w	r3, #4294967295
 8001a16:	2201      	movs	r2, #1
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	f004 fa28 	bl	8005e6e <HAL_UART_Receive>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001a22:	7dfb      	ldrb	r3, [r7, #23]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d101      	bne.n	8001a2c <_read+0x30>
      return 1;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e008      	b.n	8001a3e <_read+0x42>
    else
      return EIO;
 8001a2c:	2305      	movs	r3, #5
 8001a2e:	e006      	b.n	8001a3e <_read+0x42>
  }
  errno = EBADF;
 8001a30:	f009 fde2 	bl	800b5f8 <__errno>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2209      	movs	r2, #9
 8001a38:	601a      	str	r2, [r3, #0]
  return -1;
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20006380 	.word	0x20006380

08001a4c <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	db08      	blt.n	8001a6e <_fstat+0x22>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	dc05      	bgt.n	8001a6e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a68:	605a      	str	r2, [r3, #4]
    return 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e005      	b.n	8001a7a <_fstat+0x2e>
  }

  errno = EBADF;
 8001a6e:	f009 fdc3 	bl	800b5f8 <__errno>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2209      	movs	r2, #9
 8001a76:	601a      	str	r2, [r3, #0]
  return 0;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa2:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa6:	4a08      	ldr	r2, [pc, #32]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aac:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aae:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	40021000 	.word	0x40021000

08001acc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b0a6      	sub	sp, #152	@ 0x98
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ad4:	f107 0310 	add.w	r3, r7, #16
 8001ad8:	2288      	movs	r2, #136	@ 0x88
 8001ada:	2100      	movs	r1, #0
 8001adc:	4618      	mov	r0, r3
 8001ade:	f009 fd39 	bl	800b554 <memset>
  if(hadc->Instance==ADC3)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a1d      	ldr	r2, [pc, #116]	@ (8001b5c <HAL_ADC_MspInit+0x90>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d133      	bne.n	8001b54 <HAL_ADC_MspInit+0x88>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001aec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001af0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001af2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001af6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001afa:	2302      	movs	r3, #2
 8001afc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001afe:	2301      	movs	r3, #1
 8001b00:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001b02:	2308      	movs	r3, #8
 8001b04:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001b06:	2307      	movs	r3, #7
 8001b08:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001b12:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b18:	f107 0310 	add.w	r3, r7, #16
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 fc13 	bl	8005348 <HAL_RCCEx_PeriphCLKConfig>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <HAL_ADC_MspInit+0x60>
    {
      Error_Handler();
 8001b28:	f7ff fde8 	bl	80016fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <HAL_ADC_MspInit+0x94>)
 8001b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b30:	4a0b      	ldr	r2, [pc, #44]	@ (8001b60 <HAL_ADC_MspInit+0x94>)
 8001b32:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b38:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <HAL_ADC_MspInit+0x94>)
 8001b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	68fb      	ldr	r3, [r7, #12]
    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8001b44:	2200      	movs	r2, #0
 8001b46:	2100      	movs	r1, #0
 8001b48:	202f      	movs	r0, #47	@ 0x2f
 8001b4a:	f002 faf0 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8001b4e:	202f      	movs	r0, #47	@ 0x2f
 8001b50:	f002 fb09 	bl	8004166 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001b54:	bf00      	nop
 8001b56:	3798      	adds	r7, #152	@ 0x98
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	50040200 	.word	0x50040200
 8001b60:	40021000 	.word	0x40021000

08001b64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b0ac      	sub	sp, #176	@ 0xb0
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b6c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	2288      	movs	r2, #136	@ 0x88
 8001b82:	2100      	movs	r1, #0
 8001b84:	4618      	mov	r0, r3
 8001b86:	f009 fce5 	bl	800b554 <memset>
  if(huart->Instance==USART2)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a25      	ldr	r2, [pc, #148]	@ (8001c24 <HAL_UART_MspInit+0xc0>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d143      	bne.n	8001c1c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b94:	2302      	movs	r3, #2
 8001b96:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f003 fbd1 	bl	8005348 <HAL_RCCEx_PeriphCLKConfig>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bac:	f7ff fda6 	bl	80016fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bb0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c28 <HAL_UART_MspInit+0xc4>)
 8001bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8001c28 <HAL_UART_MspInit+0xc4>)
 8001bb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bba:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c28 <HAL_UART_MspInit+0xc4>)
 8001bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc4:	613b      	str	r3, [r7, #16]
 8001bc6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc8:	4b17      	ldr	r3, [pc, #92]	@ (8001c28 <HAL_UART_MspInit+0xc4>)
 8001bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bcc:	4a16      	ldr	r2, [pc, #88]	@ (8001c28 <HAL_UART_MspInit+0xc4>)
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd4:	4b14      	ldr	r3, [pc, #80]	@ (8001c28 <HAL_UART_MspInit+0xc4>)
 8001bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001be0:	230c      	movs	r3, #12
 8001be2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be6:	2302      	movs	r3, #2
 8001be8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bf8:	2307      	movs	r3, #7
 8001bfa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c02:	4619      	mov	r1, r3
 8001c04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c08:	f002 fb46 	bl	8004298 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2100      	movs	r1, #0
 8001c10:	2026      	movs	r0, #38	@ 0x26
 8001c12:	f002 fa8c 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c16:	2026      	movs	r0, #38	@ 0x26
 8001c18:	f002 faa5 	bl	8004166 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c1c:	bf00      	nop
 8001c1e:	37b0      	adds	r7, #176	@ 0xb0
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40004400 	.word	0x40004400
 8001c28:	40021000 	.word	0x40021000

08001c2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <NMI_Handler+0x4>

08001c34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <HardFault_Handler+0x4>

08001c3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <MemManage_Handler+0x4>

08001c44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <BusFault_Handler+0x4>

08001c4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <UsageFault_Handler+0x4>

08001c54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c62:	b480      	push	{r7}
 8001c64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c74:	4802      	ldr	r0, [pc, #8]	@ (8001c80 <USART2_IRQHandler+0x10>)
 8001c76:	f004 fa0f 	bl	8006098 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000254 	.word	0x20000254

08001c84 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001c88:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001c8c:	f002 fce0 	bl	8004650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8001c98:	4802      	ldr	r0, [pc, #8]	@ (8001ca4 <ADC3_IRQHandler+0x10>)
 8001c9a:	f001 f8e3 	bl	8002e64 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	200001f0 	.word	0x200001f0

08001ca8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return 1;
 8001cac:	2301      	movs	r3, #1
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <_kill>:

int _kill(int pid, int sig)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cc2:	f009 fc99 	bl	800b5f8 <__errno>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2216      	movs	r2, #22
 8001cca:	601a      	str	r2, [r3, #0]
  return -1;
 8001ccc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <_exit>:

void _exit (int status)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7ff ffe7 	bl	8001cb8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cea:	bf00      	nop
 8001cec:	e7fd      	b.n	8001cea <_exit+0x12>

08001cee <_lseek>:
  }
  return len;
}

int _lseek(int file, int ptr, int dir)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b085      	sub	sp, #20
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	60f8      	str	r0, [r7, #12]
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d10:	4a14      	ldr	r2, [pc, #80]	@ (8001d64 <_sbrk+0x5c>)
 8001d12:	4b15      	ldr	r3, [pc, #84]	@ (8001d68 <_sbrk+0x60>)
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d1c:	4b13      	ldr	r3, [pc, #76]	@ (8001d6c <_sbrk+0x64>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d102      	bne.n	8001d2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d24:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <_sbrk+0x64>)
 8001d26:	4a12      	ldr	r2, [pc, #72]	@ (8001d70 <_sbrk+0x68>)
 8001d28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d2a:	4b10      	ldr	r3, [pc, #64]	@ (8001d6c <_sbrk+0x64>)
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d207      	bcs.n	8001d48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d38:	f009 fc5e 	bl	800b5f8 <__errno>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	220c      	movs	r2, #12
 8001d40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d42:	f04f 33ff 	mov.w	r3, #4294967295
 8001d46:	e009      	b.n	8001d5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d48:	4b08      	ldr	r3, [pc, #32]	@ (8001d6c <_sbrk+0x64>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d4e:	4b07      	ldr	r3, [pc, #28]	@ (8001d6c <_sbrk+0x64>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4413      	add	r3, r2
 8001d56:	4a05      	ldr	r2, [pc, #20]	@ (8001d6c <_sbrk+0x64>)
 8001d58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20018000 	.word	0x20018000
 8001d68:	00000400 	.word	0x00000400
 8001d6c:	20006384 	.word	0x20006384
 8001d70:	20007d08 	.word	0x20007d08

08001d74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d78:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <SystemInit+0x20>)
 8001d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d7e:	4a05      	ldr	r2, [pc, #20]	@ (8001d94 <SystemInit+0x20>)
 8001d80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <TaskReceive>:

// Function prototype
void LEDBlink(INT32U blink_frequency_ms);
extern OS_MEM *pdu_pool;

void TaskReceive(void* pdata) {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af02      	add	r7, sp, #8
 8001d9e:	6078      	str	r0, [r7, #4]
    PDU *received_pdu;  // Pointer to dynamically allocated PDU
    OS_ERR err;
    OS_FLAGS flags;

    while (1) {
        flags = OSFlagPend(event_flags, UART_RX_EVENT, OS_FLAG_WAIT_SET_ALL + OS_FLAG_CONSUME, 0, &err);
 8001da0:	4b2e      	ldr	r3, [pc, #184]	@ (8001e5c <TaskReceive+0xc4>)
 8001da2:	6818      	ldr	r0, [r3, #0]
 8001da4:	f107 030f 	add.w	r3, r7, #15
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	2300      	movs	r3, #0
 8001dac:	2282      	movs	r2, #130	@ 0x82
 8001dae:	2110      	movs	r1, #16
 8001db0:	f006 fee6 	bl	8008b80 <OSFlagPend>
 8001db4:	4603      	mov	r3, r0
 8001db6:	82fb      	strh	r3, [r7, #22]
        if (flags & UART_RX_EVENT) {
 8001db8:	8afb      	ldrh	r3, [r7, #22]
 8001dba:	f003 0310 	and.w	r3, r3, #16
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d0ee      	beq.n	8001da0 <TaskReceive+0x8>
            // Allocate PDU from pool
            received_pdu = (PDU *)OSMemGet(pdu_pool, &err);
 8001dc2:	4b27      	ldr	r3, [pc, #156]	@ (8001e60 <TaskReceive+0xc8>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f107 020f 	add.w	r2, r7, #15
 8001dca:	4611      	mov	r1, r2
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f007 fb07 	bl	80093e0 <OSMemGet>
 8001dd2:	6138      	str	r0, [r7, #16]
            if (err != OS_ERR_NONE) {
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d13e      	bne.n	8001e58 <TaskReceive+0xc0>
                continue;  // Skip if allocation fails
            }

            // Process UART data into received_pdu
            memset(received_pdu, 0, sizeof(PDU));
 8001dda:	2208      	movs	r2, #8
 8001ddc:	2100      	movs	r1, #0
 8001dde:	6938      	ldr	r0, [r7, #16]
 8001de0:	f009 fbb8 	bl	800b554 <memset>
            received_pdu->header = AsciiHexToByte(pdu_buffer[0], pdu_buffer[1]);
 8001de4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e64 <TaskReceive+0xcc>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	4a1e      	ldr	r2, [pc, #120]	@ (8001e64 <TaskReceive+0xcc>)
 8001dea:	7852      	ldrb	r2, [r2, #1]
 8001dec:	4611      	mov	r1, r2
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 f9b8 	bl	8002164 <AsciiHexToByte>
 8001df4:	4603      	mov	r3, r0
 8001df6:	461a      	mov	r2, r3
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	701a      	strb	r2, [r3, #0]
            received_pdu->sid = AsciiHexToByte(pdu_buffer[2], pdu_buffer[3]);
 8001dfc:	4b19      	ldr	r3, [pc, #100]	@ (8001e64 <TaskReceive+0xcc>)
 8001dfe:	789b      	ldrb	r3, [r3, #2]
 8001e00:	4a18      	ldr	r2, [pc, #96]	@ (8001e64 <TaskReceive+0xcc>)
 8001e02:	78d2      	ldrb	r2, [r2, #3]
 8001e04:	4611      	mov	r1, r2
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 f9ac 	bl	8002164 <AsciiHexToByte>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	461a      	mov	r2, r3
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	705a      	strb	r2, [r3, #1]
            uint16_t payload = (uint16_t)atoi((char*)pdu_buffer + 4);
 8001e14:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <TaskReceive+0xd0>)
 8001e16:	4618      	mov	r0, r3
 8001e18:	f008 fbfe 	bl	800a618 <atoi>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	81bb      	strh	r3, [r7, #12]
            memcpy(&received_pdu->data[2], &payload, sizeof(payload));
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	3304      	adds	r3, #4
 8001e26:	89ba      	ldrh	r2, [r7, #12]
 8001e28:	801a      	strh	r2, [r3, #0]

            // Validate and route PDU
            if (!validate_pdu_header(received_pdu)) {
 8001e2a:	6938      	ldr	r0, [r7, #16]
 8001e2c:	f7ff fc6c 	bl	8001708 <validate_pdu_header>
 8001e30:	4603      	mov	r3, r0
 8001e32:	f083 0301 	eor.w	r3, r3, #1
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d009      	beq.n	8001e50 <TaskReceive+0xb8>
                OSMemPut(pdu_pool, received_pdu);  // Free before sending error
 8001e3c:	4b08      	ldr	r3, [pc, #32]	@ (8001e60 <TaskReceive+0xc8>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6939      	ldr	r1, [r7, #16]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f007 fb02 	bl	800944c <OSMemPut>
                SendNegativeResponse(0x7F);
 8001e48:	207f      	movs	r0, #127	@ 0x7f
 8001e4a:	f7ff fd2b 	bl	80018a4 <SendNegativeResponse>
 8001e4e:	e7a7      	b.n	8001da0 <TaskReceive+0x8>
            } else {
                process_received_pdu(received_pdu);
 8001e50:	6938      	ldr	r0, [r7, #16]
 8001e52:	f7ff fc93 	bl	800177c <process_received_pdu>
 8001e56:	e7a3      	b.n	8001da0 <TaskReceive+0x8>
                continue;  // Skip if allocation fails
 8001e58:	bf00      	nop
        flags = OSFlagPend(event_flags, UART_RX_EVENT, OS_FLAG_WAIT_SET_ALL + OS_FLAG_CONSUME, 0, &err);
 8001e5a:	e7a1      	b.n	8001da0 <TaskReceive+0x8>
 8001e5c:	20006320 	.word	0x20006320
 8001e60:	2000632c 	.word	0x2000632c
 8001e64:	20006324 	.word	0x20006324
 8001e68:	20006328 	.word	0x20006328

08001e6c <TaskTransmit>:
            }
        }
    }
}
void TaskTransmit(void *pdata) {
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af02      	add	r7, sp, #8
 8001e72:	6078      	str	r0, [r7, #4]
    PDU *pdu_rx;
    OS_ERR err;
    OS_FLAGS flags;

    while(1) {
        flags = OSFlagPend(event_flags, TRANSMIT_EVENT, OS_FLAG_WAIT_SET_ALL + OS_FLAG_CONSUME, 0, &err);
 8001e74:	4b13      	ldr	r3, [pc, #76]	@ (8001ec4 <TaskTransmit+0x58>)
 8001e76:	6818      	ldr	r0, [r3, #0]
 8001e78:	f107 030f 	add.w	r3, r7, #15
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	2300      	movs	r3, #0
 8001e80:	2282      	movs	r2, #130	@ 0x82
 8001e82:	2108      	movs	r1, #8
 8001e84:	f006 fe7c 	bl	8008b80 <OSFlagPend>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	82fb      	strh	r3, [r7, #22]
        if (flags & TRANSMIT_EVENT) {
 8001e8c:	8afb      	ldrh	r3, [r7, #22]
 8001e8e:	f003 0308 	and.w	r3, r3, #8
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0ee      	beq.n	8001e74 <TaskTransmit+0x8>
            pdu_rx = (PDU *)OSQPend(tx_queue, 0, &err);
 8001e96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec8 <TaskTransmit+0x5c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f107 020f 	add.w	r2, r7, #15
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f007 fbbb 	bl	800961c <OSQPend>
 8001ea6:	6138      	str	r0, [r7, #16]
            if (err == OS_ERR_NONE) {
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1e2      	bne.n	8001e74 <TaskTransmit+0x8>
                PrintTransmitted(pdu_rx);
 8001eae:	6938      	ldr	r0, [r7, #16]
 8001eb0:	f000 f91c 	bl	80020ec <PrintTransmitted>
                OSMemPut(pdu_pool, pdu_rx);  // Release memory after use
 8001eb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <TaskTransmit+0x60>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6939      	ldr	r1, [r7, #16]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f007 fac6 	bl	800944c <OSMemPut>
        flags = OSFlagPend(event_flags, TRANSMIT_EVENT, OS_FLAG_WAIT_SET_ALL + OS_FLAG_CONSUME, 0, &err);
 8001ec0:	e7d8      	b.n	8001e74 <TaskTransmit+0x8>
 8001ec2:	bf00      	nop
 8001ec4:	20006320 	.word	0x20006320
 8001ec8:	2000631c 	.word	0x2000631c
 8001ecc:	2000632c 	.word	0x2000632c

08001ed0 <TaskPeriodic>:
            }
        }
    }
}

void TaskPeriodic(void *pdata) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
    PDU *periodic_temp_pdu;
    OS_ERR err;

    while(1) {
        // Allocate PDU from memory pool
        periodic_temp_pdu = (PDU *)OSMemGet(pdu_pool, &err);
 8001ed8:	4b18      	ldr	r3, [pc, #96]	@ (8001f3c <TaskPeriodic+0x6c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f107 020b 	add.w	r2, r7, #11
 8001ee0:	4611      	mov	r1, r2
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f007 fa7c 	bl	80093e0 <OSMemGet>
 8001ee8:	60f8      	str	r0, [r7, #12]
        if (err == OS_ERR_NONE) {
 8001eea:	7afb      	ldrb	r3, [r7, #11]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d11d      	bne.n	8001f2c <TaskPeriodic+0x5c>
            // Initialize the PDU
            periodic_temp_pdu->header = PDU_HEADER;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	225a      	movs	r2, #90	@ 0x5a
 8001ef4:	701a      	strb	r2, [r3, #0]
            periodic_temp_pdu->sid = SID_ADC_READ;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	223b      	movs	r2, #59	@ 0x3b
 8001efa:	705a      	strb	r2, [r3, #1]
            memset(periodic_temp_pdu->data, 0, sizeof(periodic_temp_pdu->data));
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	3302      	adds	r3, #2
 8001f00:	2206      	movs	r2, #6
 8001f02:	2100      	movs	r1, #0
 8001f04:	4618      	mov	r0, r3
 8001f06:	f009 fb25 	bl	800b554 <memset>
            periodic_temp_pdu->data[0] = 0x01;  // Example payload
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	709a      	strb	r2, [r3, #2]

            OSQPost(tx_queue, (void *)periodic_temp_pdu);
 8001f10:	4b0b      	ldr	r3, [pc, #44]	@ (8001f40 <TaskPeriodic+0x70>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68f9      	ldr	r1, [r7, #12]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f007 fc40 	bl	800979c <OSQPost>
            OSFlagPost(event_flags, ADC_EVENT, OS_FLAG_SET, &err);
 8001f1c:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <TaskPeriodic+0x74>)
 8001f1e:	6818      	ldr	r0, [r3, #0]
 8001f20:	f107 030b 	add.w	r3, r7, #11
 8001f24:	2201      	movs	r2, #1
 8001f26:	2102      	movs	r1, #2
 8001f28:	f006 ffba 	bl	8008ea0 <OSFlagPost>
        }
        OSTimeDlyHMSM(0, 0, 10, 0);  // Delay 10 seconds
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	220a      	movs	r2, #10
 8001f30:	2100      	movs	r1, #0
 8001f32:	2000      	movs	r0, #0
 8001f34:	f008 f910 	bl	800a158 <OSTimeDlyHMSM>
        periodic_temp_pdu = (PDU *)OSMemGet(pdu_pool, &err);
 8001f38:	e7ce      	b.n	8001ed8 <TaskPeriodic+0x8>
 8001f3a:	bf00      	nop
 8001f3c:	2000632c 	.word	0x2000632c
 8001f40:	2000631c 	.word	0x2000631c
 8001f44:	20006320 	.word	0x20006320

08001f48 <TaskButton>:
    }
}

void TaskButton(void *pdata) {
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b088      	sub	sp, #32
 8001f4c:	af02      	add	r7, sp, #8
 8001f4e:	6078      	str	r0, [r7, #4]
	PDU pdu_tx = {PDU_HEADER, SID_BUTTON_EVENT, {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x01}};
 8001f50:	4a15      	ldr	r2, [pc, #84]	@ (8001fa8 <TaskButton+0x60>)
 8001f52:	f107 030c 	add.w	r3, r7, #12
 8001f56:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f5a:	e883 0003 	stmia.w	r3, {r0, r1}
	INT8U err;
	OS_FLAGS flags;
	while(1) {

		// Wait for BUTTON_EVENT (button press)
		flags = OSFlagPend(event_flags, BUTTON_EVENT, OS_FLAG_WAIT_SET_ALL + OS_FLAG_CONSUME, 0, &err);
 8001f5e:	4b13      	ldr	r3, [pc, #76]	@ (8001fac <TaskButton+0x64>)
 8001f60:	6818      	ldr	r0, [r3, #0]
 8001f62:	f107 030b 	add.w	r3, r7, #11
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	2300      	movs	r3, #0
 8001f6a:	2282      	movs	r2, #130	@ 0x82
 8001f6c:	2104      	movs	r1, #4
 8001f6e:	f006 fe07 	bl	8008b80 <OSFlagPend>
 8001f72:	4603      	mov	r3, r0
 8001f74:	82fb      	strh	r3, [r7, #22]

		if (flags & BUTTON_EVENT) {
 8001f76:	8afb      	ldrh	r3, [r7, #22]
 8001f78:	f003 0304 	and.w	r3, r3, #4
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0ee      	beq.n	8001f5e <TaskButton+0x16>
			// Send Button Response
			err = OSQPost(tx_queue, (void*)&pdu_tx); // Post to transmit queue
 8001f80:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb0 <TaskButton+0x68>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f107 020c 	add.w	r2, r7, #12
 8001f88:	4611      	mov	r1, r2
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f007 fc06 	bl	800979c <OSQPost>
 8001f90:	4603      	mov	r3, r0
 8001f92:	72fb      	strb	r3, [r7, #11]
			OSFlagPost(event_flags, TRANSMIT_EVENT, OS_FLAG_SET, &err);
 8001f94:	4b05      	ldr	r3, [pc, #20]	@ (8001fac <TaskButton+0x64>)
 8001f96:	6818      	ldr	r0, [r3, #0]
 8001f98:	f107 030b 	add.w	r3, r7, #11
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	2108      	movs	r1, #8
 8001fa0:	f006 ff7e 	bl	8008ea0 <OSFlagPost>
		flags = OSFlagPend(event_flags, BUTTON_EVENT, OS_FLAG_WAIT_SET_ALL + OS_FLAG_CONSUME, 0, &err);
 8001fa4:	e7db      	b.n	8001f5e <TaskButton+0x16>
 8001fa6:	bf00      	nop
 8001fa8:	0800d30c 	.word	0x0800d30c
 8001fac:	20006320 	.word	0x20006320
 8001fb0:	2000631c 	.word	0x2000631c

08001fb4 <TaskLED>:
		}
	}
}

void TaskLED(void *pdata) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b088      	sub	sp, #32
 8001fb8:	af02      	add	r7, sp, #8
 8001fba:	6078      	str	r0, [r7, #4]
	OS_FLAGS flags;
	uint16_t blink_frequency;

    while(1) {

    	flags = OSFlagPend(event_flags, LED_EVENT, OS_FLAG_WAIT_SET_ALL + OS_FLAG_CONSUME, 0, &err);
 8001fbc:	4b19      	ldr	r3, [pc, #100]	@ (8002024 <TaskLED+0x70>)
 8001fbe:	6818      	ldr	r0, [r3, #0]
 8001fc0:	f107 030f 	add.w	r3, r7, #15
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	2282      	movs	r2, #130	@ 0x82
 8001fca:	2101      	movs	r1, #1
 8001fcc:	f006 fdd8 	bl	8008b80 <OSFlagPend>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	82fb      	strh	r3, [r7, #22]

    	if (flags & LED_EVENT) {
 8001fd4:	8afb      	ldrh	r3, [r7, #22]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0ee      	beq.n	8001fbc <TaskLED+0x8>
    		// Receiving PDU from Queue
    		pdu_rx = (PDU *)OSQPend(tx_queue, 0, &err);
 8001fde:	4b12      	ldr	r3, [pc, #72]	@ (8002028 <TaskLED+0x74>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f107 020f 	add.w	r2, r7, #15
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f007 fb17 	bl	800961c <OSQPend>
 8001fee:	6138      	str	r0, [r7, #16]
    		// Extract frequency from PDU payload
    		memcpy(&blink_frequency, &pdu_rx->data[2], sizeof(uint16_t));
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	3304      	adds	r3, #4
 8001ff4:	881b      	ldrh	r3, [r3, #0]
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	81bb      	strh	r3, [r7, #12]
			// Blink LED
			LEDBlink(blink_frequency);
 8001ffa:	89bb      	ldrh	r3, [r7, #12]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff fa57 	bl	80014b0 <LEDBlink>
			// Clear previous data
			memset(pdu_rx->data, 0, sizeof(pdu_rx->data));
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	3302      	adds	r3, #2
 8002006:	2206      	movs	r2, #6
 8002008:	2100      	movs	r1, #0
 800200a:	4618      	mov	r0, r3
 800200c:	f009 faa2 	bl	800b554 <memset>
			// Send Positive Response
			SendPositiveResponse(SID_LED_BLINK);
 8002010:	2018      	movs	r0, #24
 8002012:	f7ff fc0d 	bl	8001830 <SendPositiveResponse>
			// Free the received PDU
			OSMemPut(pdu_pool, pdu_rx);
 8002016:	4b05      	ldr	r3, [pc, #20]	@ (800202c <TaskLED+0x78>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6939      	ldr	r1, [r7, #16]
 800201c:	4618      	mov	r0, r3
 800201e:	f007 fa15 	bl	800944c <OSMemPut>
    	flags = OSFlagPend(event_flags, LED_EVENT, OS_FLAG_WAIT_SET_ALL + OS_FLAG_CONSUME, 0, &err);
 8002022:	e7cb      	b.n	8001fbc <TaskLED+0x8>
 8002024:	20006320 	.word	0x20006320
 8002028:	2000631c 	.word	0x2000631c
 800202c:	2000632c 	.word	0x2000632c

08002030 <TaskADC>:
    	}
    }
}

void TaskADC(void *pdata) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b088      	sub	sp, #32
 8002034:	af02      	add	r7, sp, #8
 8002036:	6078      	str	r0, [r7, #4]
	OS_FLAGS flags;
	//PDU pdu_temp = {PDU_HEADER, SID_ADC_READ, {0x01}};
	PDU *pdu_rx;
	uint8_t temp;
	uint8_t offset = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	73bb      	strb	r3, [r7, #14]
	INT8U err;

	while(1) {
		// Wait for ADC_EVENT
		flags = OSFlagPend(event_flags, ADC_EVENT, OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME, 0, &err);
 800203c:	4b28      	ldr	r3, [pc, #160]	@ (80020e0 <TaskADC+0xb0>)
 800203e:	6818      	ldr	r0, [r3, #0]
 8002040:	f107 030d 	add.w	r3, r7, #13
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2300      	movs	r3, #0
 8002048:	2283      	movs	r2, #131	@ 0x83
 800204a:	2102      	movs	r1, #2
 800204c:	f006 fd98 	bl	8008b80 <OSFlagPend>
 8002050:	4603      	mov	r3, r0
 8002052:	82fb      	strh	r3, [r7, #22]

		if (flags & ADC_EVENT) {
 8002054:	8afb      	ldrh	r3, [r7, #22]
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d0ee      	beq.n	800203c <TaskADC+0xc>
			// Receiving PDU from Queue
			pdu_rx = (PDU *)OSQPend(tx_queue, 0, &err);
 800205e:	4b21      	ldr	r3, [pc, #132]	@ (80020e4 <TaskADC+0xb4>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f107 020d 	add.w	r2, r7, #13
 8002066:	2100      	movs	r1, #0
 8002068:	4618      	mov	r0, r3
 800206a:	f007 fad7 	bl	800961c <OSQPend>
 800206e:	6138      	str	r0, [r7, #16]
			// Check if a new offset inserted
			if (pdu_rx->data[0] == 2) {
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	789b      	ldrb	r3, [r3, #2]
 8002074:	2b02      	cmp	r3, #2
 8002076:	d11a      	bne.n	80020ae <TaskADC+0x7e>
				// Extract offset from PDU payload
				memcpy(&offset, &pdu_rx->data[2], sizeof(offset));
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	3304      	adds	r3, #4
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	73bb      	strb	r3, [r7, #14]
				// Read temperature and apply offset
				temp = OffsetAddtoTemp(offset);
 8002080:	7bbb      	ldrb	r3, [r7, #14]
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff f808 	bl	8001098 <OffsetAddtoTemp>
 8002088:	4603      	mov	r3, r0
 800208a:	73fb      	strb	r3, [r7, #15]
				// Clear pdu_rx
				memset(pdu_rx->data, 0, sizeof(pdu_rx->data));
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	3302      	adds	r3, #2
 8002090:	2206      	movs	r2, #6
 8002092:	2100      	movs	r1, #0
 8002094:	4618      	mov	r0, r3
 8002096:	f009 fa5d 	bl	800b554 <memset>
				// Send Positive Response 0x5A 0x3B 0xAA ...
				SendPositiveResponse(SID_ADC_READ);
 800209a:	203b      	movs	r0, #59	@ 0x3b
 800209c:	f7ff fbc8 	bl	8001830 <SendPositiveResponse>
				// Free the received PDU
				OSMemPut(pdu_pool, pdu_rx);
 80020a0:	4b11      	ldr	r3, [pc, #68]	@ (80020e8 <TaskADC+0xb8>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6939      	ldr	r1, [r7, #16]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f007 f9d0 	bl	800944c <OSMemPut>
 80020ac:	e7c6      	b.n	800203c <TaskADC+0xc>

			} else {
				// Read temperature and apply offset
				temp = OffsetAddtoTemp(offset);
 80020ae:	7bbb      	ldrb	r3, [r7, #14]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7fe fff1 	bl	8001098 <OffsetAddtoTemp>
 80020b6:	4603      	mov	r3, r0
 80020b8:	73fb      	strb	r3, [r7, #15]
				// Clear pdu_rx
				memset(pdu_rx->data, 0, sizeof(pdu_rx->data));
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	3302      	adds	r3, #2
 80020be:	2206      	movs	r2, #6
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f009 fa46 	bl	800b554 <memset>
				// Sending Periodic Temperature = 0x5A 0x3B 0x01 temperature
				SendTemperature(temp);
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7fe fffc 	bl	80010c8 <SendTemperature>
				// Free the received PDU
				OSMemPut(pdu_pool, pdu_rx);
 80020d0:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <TaskADC+0xb8>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6939      	ldr	r1, [r7, #16]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f007 f9b8 	bl	800944c <OSMemPut>
		flags = OSFlagPend(event_flags, ADC_EVENT, OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME, 0, &err);
 80020dc:	e7ae      	b.n	800203c <TaskADC+0xc>
 80020de:	bf00      	nop
 80020e0:	20006320 	.word	0x20006320
 80020e4:	2000631c 	.word	0x2000631c
 80020e8:	2000632c 	.word	0x2000632c

080020ec <PrintTransmitted>:
#include "includes.h"

extern UART_HandleTypeDef huart2;
//uint8_t pdu_buffer[PDU_LENGTH + 1];	// +1 for null terminator

void PrintTransmitted(PDU *pdu) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
	// Print the PDU contents
	printf("Transmit_Task received a PDU:\r\n");
 80020f4:	4815      	ldr	r0, [pc, #84]	@ (800214c <PrintTransmitted+0x60>)
 80020f6:	f009 f899 	bl	800b22c <puts>
	printf("Header: 0x%02X\r\n", pdu->header);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	4619      	mov	r1, r3
 8002100:	4813      	ldr	r0, [pc, #76]	@ (8002150 <PrintTransmitted+0x64>)
 8002102:	f009 f82b 	bl	800b15c <iprintf>
	printf("SID: 0x%02X\r\n", pdu->sid);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	785b      	ldrb	r3, [r3, #1]
 800210a:	4619      	mov	r1, r3
 800210c:	4811      	ldr	r0, [pc, #68]	@ (8002154 <PrintTransmitted+0x68>)
 800210e:	f009 f825 	bl	800b15c <iprintf>
	printf("Payload: ");
 8002112:	4811      	ldr	r0, [pc, #68]	@ (8002158 <PrintTransmitted+0x6c>)
 8002114:	f009 f822 	bl	800b15c <iprintf>
	for (int i = 0; i < 6; i++) {
 8002118:	2300      	movs	r3, #0
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	e00b      	b.n	8002136 <PrintTransmitted+0x4a>
		printf("0x%02X ", pdu->data[i]);
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4413      	add	r3, r2
 8002124:	3302      	adds	r3, #2
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	4619      	mov	r1, r3
 800212a:	480c      	ldr	r0, [pc, #48]	@ (800215c <PrintTransmitted+0x70>)
 800212c:	f009 f816 	bl	800b15c <iprintf>
	for (int i = 0; i < 6; i++) {
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	3301      	adds	r3, #1
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2b05      	cmp	r3, #5
 800213a:	ddf0      	ble.n	800211e <PrintTransmitted+0x32>
	}
	printf("\r\n");
 800213c:	4808      	ldr	r0, [pc, #32]	@ (8002160 <PrintTransmitted+0x74>)
 800213e:	f009 f875 	bl	800b22c <puts>
}
 8002142:	bf00      	nop
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	0800d314 	.word	0x0800d314
 8002150:	0800d334 	.word	0x0800d334
 8002154:	0800d348 	.word	0x0800d348
 8002158:	0800d358 	.word	0x0800d358
 800215c:	0800d364 	.word	0x0800d364
 8002160:	0800d36c 	.word	0x0800d36c

08002164 <AsciiHexToByte>:

// Function to convert ASCII hex pair (e.g., "5A") into a uint8_t (0x5A)
uint8_t AsciiHexToByte(uint8_t high_nibble, uint8_t low_nibble) {
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	4603      	mov	r3, r0
 800216c:	460a      	mov	r2, r1
 800216e:	71fb      	strb	r3, [r7, #7]
 8002170:	4613      	mov	r3, r2
 8002172:	71bb      	strb	r3, [r7, #6]
    uint8_t result = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	73fb      	strb	r3, [r7, #15]

    // Convert high nibble (e.g., '5' → 0x05)
    if (high_nibble >= '0' && high_nibble <= '9') {
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	2b2f      	cmp	r3, #47	@ 0x2f
 800217c:	d908      	bls.n	8002190 <AsciiHexToByte+0x2c>
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	2b39      	cmp	r3, #57	@ 0x39
 8002182:	d805      	bhi.n	8002190 <AsciiHexToByte+0x2c>
        result = (high_nibble - '0') << 4;
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	3b30      	subs	r3, #48	@ 0x30
 8002188:	b2db      	uxtb	r3, r3
 800218a:	011b      	lsls	r3, r3, #4
 800218c:	73fb      	strb	r3, [r7, #15]
 800218e:	e016      	b.n	80021be <AsciiHexToByte+0x5a>
    } else if (high_nibble >= 'A' && high_nibble <= 'F') {
 8002190:	79fb      	ldrb	r3, [r7, #7]
 8002192:	2b40      	cmp	r3, #64	@ 0x40
 8002194:	d908      	bls.n	80021a8 <AsciiHexToByte+0x44>
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	2b46      	cmp	r3, #70	@ 0x46
 800219a:	d805      	bhi.n	80021a8 <AsciiHexToByte+0x44>
        result = (high_nibble - 'A' + 10) << 4;
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	3b37      	subs	r3, #55	@ 0x37
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	011b      	lsls	r3, r3, #4
 80021a4:	73fb      	strb	r3, [r7, #15]
 80021a6:	e00a      	b.n	80021be <AsciiHexToByte+0x5a>
    } else if (high_nibble >= 'a' && high_nibble <= 'f') {
 80021a8:	79fb      	ldrb	r3, [r7, #7]
 80021aa:	2b60      	cmp	r3, #96	@ 0x60
 80021ac:	d907      	bls.n	80021be <AsciiHexToByte+0x5a>
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	2b66      	cmp	r3, #102	@ 0x66
 80021b2:	d804      	bhi.n	80021be <AsciiHexToByte+0x5a>
        result = (high_nibble - 'a' + 10) << 4;
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	3b57      	subs	r3, #87	@ 0x57
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	011b      	lsls	r3, r3, #4
 80021bc:	73fb      	strb	r3, [r7, #15]
    }

    // Convert low nibble (e.g., 'A' → 0x0A)
    if (low_nibble >= '0' && low_nibble <= '9') {
 80021be:	79bb      	ldrb	r3, [r7, #6]
 80021c0:	2b2f      	cmp	r3, #47	@ 0x2f
 80021c2:	d90c      	bls.n	80021de <AsciiHexToByte+0x7a>
 80021c4:	79bb      	ldrb	r3, [r7, #6]
 80021c6:	2b39      	cmp	r3, #57	@ 0x39
 80021c8:	d809      	bhi.n	80021de <AsciiHexToByte+0x7a>
        result |= (low_nibble - '0');
 80021ca:	79bb      	ldrb	r3, [r7, #6]
 80021cc:	3b30      	subs	r3, #48	@ 0x30
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	b25a      	sxtb	r2, r3
 80021d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	b25b      	sxtb	r3, r3
 80021da:	73fb      	strb	r3, [r7, #15]
 80021dc:	e01e      	b.n	800221c <AsciiHexToByte+0xb8>
    } else if (low_nibble >= 'A' && low_nibble <= 'F') {
 80021de:	79bb      	ldrb	r3, [r7, #6]
 80021e0:	2b40      	cmp	r3, #64	@ 0x40
 80021e2:	d90c      	bls.n	80021fe <AsciiHexToByte+0x9a>
 80021e4:	79bb      	ldrb	r3, [r7, #6]
 80021e6:	2b46      	cmp	r3, #70	@ 0x46
 80021e8:	d809      	bhi.n	80021fe <AsciiHexToByte+0x9a>
        result |= (low_nibble - 'A' + 10);
 80021ea:	79bb      	ldrb	r3, [r7, #6]
 80021ec:	3b37      	subs	r3, #55	@ 0x37
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	b25a      	sxtb	r2, r3
 80021f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	b25b      	sxtb	r3, r3
 80021fa:	73fb      	strb	r3, [r7, #15]
 80021fc:	e00e      	b.n	800221c <AsciiHexToByte+0xb8>
    } else if (low_nibble >= 'a' && low_nibble <= 'f') {
 80021fe:	79bb      	ldrb	r3, [r7, #6]
 8002200:	2b60      	cmp	r3, #96	@ 0x60
 8002202:	d90b      	bls.n	800221c <AsciiHexToByte+0xb8>
 8002204:	79bb      	ldrb	r3, [r7, #6]
 8002206:	2b66      	cmp	r3, #102	@ 0x66
 8002208:	d808      	bhi.n	800221c <AsciiHexToByte+0xb8>
        result |= (low_nibble - 'a' + 10);
 800220a:	79bb      	ldrb	r3, [r7, #6]
 800220c:	3b57      	subs	r3, #87	@ 0x57
 800220e:	b2db      	uxtb	r3, r3
 8002210:	b25a      	sxtb	r2, r3
 8002212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002216:	4313      	orrs	r3, r2
 8002218:	b25b      	sxtb	r3, r3
 800221a:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 800221c:	7bfb      	ldrb	r3, [r7, #15]
}
 800221e:	4618      	mov	r0, r3
 8002220:	3714      	adds	r7, #20
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
	...

0800222c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a09      	ldr	r2, [pc, #36]	@ (8002260 <HAL_UART_RxCpltCallback+0x34>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d10c      	bne.n	8002258 <HAL_UART_RxCpltCallback+0x2c>
		OS_ERR err;
		OSFlagPost(event_flags, UART_RX_EVENT, OS_FLAG_SET, &err);
 800223e:	4b09      	ldr	r3, [pc, #36]	@ (8002264 <HAL_UART_RxCpltCallback+0x38>)
 8002240:	6818      	ldr	r0, [r3, #0]
 8002242:	f107 030f 	add.w	r3, r7, #15
 8002246:	2201      	movs	r2, #1
 8002248:	2110      	movs	r1, #16
 800224a:	f006 fe29 	bl	8008ea0 <OSFlagPost>
		HAL_UART_Receive_IT(&huart2, pdu_buffer, PDU_LENGTH);
 800224e:	2207      	movs	r2, #7
 8002250:	4905      	ldr	r1, [pc, #20]	@ (8002268 <HAL_UART_RxCpltCallback+0x3c>)
 8002252:	4806      	ldr	r0, [pc, #24]	@ (800226c <HAL_UART_RxCpltCallback+0x40>)
 8002254:	f003 fed4 	bl	8006000 <HAL_UART_Receive_IT>
	}
}
 8002258:	bf00      	nop
 800225a:	3710      	adds	r7, #16
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40004400 	.word	0x40004400
 8002264:	20006320 	.word	0x20006320
 8002268:	20006324 	.word	0x20006324
 800226c:	20000254 	.word	0x20000254

08002270 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002270:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002274:	f7ff fd7e 	bl	8001d74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002278:	480c      	ldr	r0, [pc, #48]	@ (80022ac <LoopForever+0x6>)
  ldr r1, =_edata
 800227a:	490d      	ldr	r1, [pc, #52]	@ (80022b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800227c:	4a0d      	ldr	r2, [pc, #52]	@ (80022b4 <LoopForever+0xe>)
  movs r3, #0
 800227e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002280:	e002      	b.n	8002288 <LoopCopyDataInit>

08002282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002286:	3304      	adds	r3, #4

08002288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800228a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800228c:	d3f9      	bcc.n	8002282 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800228e:	4a0a      	ldr	r2, [pc, #40]	@ (80022b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002290:	4c0a      	ldr	r4, [pc, #40]	@ (80022bc <LoopForever+0x16>)
  movs r3, #0
 8002292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002294:	e001      	b.n	800229a <LoopFillZerobss>

08002296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002298:	3204      	adds	r2, #4

0800229a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800229a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800229c:	d3fb      	bcc.n	8002296 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800229e:	f009 f9b1 	bl	800b604 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022a2:	f7ff f931 	bl	8001508 <main>

080022a6 <LoopForever>:

LoopForever:
    b LoopForever
 80022a6:	e7fe      	b.n	80022a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80022ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80022b4:	0800d920 	.word	0x0800d920
  ldr r2, =_sbss
 80022b8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80022bc:	20007d08 	.word	0x20007d08

080022c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022c0:	e7fe      	b.n	80022c0 <ADC1_2_IRQHandler>
	...

080022c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022ca:	2300      	movs	r3, #0
 80022cc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002300 <HAL_Init+0x3c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a0b      	ldr	r2, [pc, #44]	@ (8002300 <HAL_Init+0x3c>)
 80022d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022da:	2003      	movs	r0, #3
 80022dc:	f001 ff1c 	bl	8004118 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022e0:	2000      	movs	r0, #0
 80022e2:	f000 f80f 	bl	8002304 <HAL_InitTick>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	71fb      	strb	r3, [r7, #7]
 80022f0:	e001      	b.n	80022f6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022f2:	f7ff fbc7 	bl	8001a84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022f6:	79fb      	ldrb	r3, [r7, #7]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40022000 	.word	0x40022000

08002304 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800230c:	2300      	movs	r3, #0
 800230e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002310:	4b17      	ldr	r3, [pc, #92]	@ (8002370 <HAL_InitTick+0x6c>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d023      	beq.n	8002360 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002318:	4b16      	ldr	r3, [pc, #88]	@ (8002374 <HAL_InitTick+0x70>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b14      	ldr	r3, [pc, #80]	@ (8002370 <HAL_InitTick+0x6c>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	4619      	mov	r1, r3
 8002322:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002326:	fbb3 f3f1 	udiv	r3, r3, r1
 800232a:	fbb2 f3f3 	udiv	r3, r2, r3
 800232e:	4618      	mov	r0, r3
 8002330:	f001 ff27 	bl	8004182 <HAL_SYSTICK_Config>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d10f      	bne.n	800235a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2b0f      	cmp	r3, #15
 800233e:	d809      	bhi.n	8002354 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002340:	2200      	movs	r2, #0
 8002342:	6879      	ldr	r1, [r7, #4]
 8002344:	f04f 30ff 	mov.w	r0, #4294967295
 8002348:	f001 fef1 	bl	800412e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800234c:	4a0a      	ldr	r2, [pc, #40]	@ (8002378 <HAL_InitTick+0x74>)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6013      	str	r3, [r2, #0]
 8002352:	e007      	b.n	8002364 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	73fb      	strb	r3, [r7, #15]
 8002358:	e004      	b.n	8002364 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	73fb      	strb	r3, [r7, #15]
 800235e:	e001      	b.n	8002364 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002364:	7bfb      	ldrb	r3, [r7, #15]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000008 	.word	0x20000008
 8002374:	20000000 	.word	0x20000000
 8002378:	20000004 	.word	0x20000004

0800237c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  return uwTick;
 8002380:	4b03      	ldr	r3, [pc, #12]	@ (8002390 <HAL_GetTick+0x14>)
 8002382:	681b      	ldr	r3, [r3, #0]
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	20006388 	.word	0x20006388

08002394 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	431a      	orrs	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	609a      	str	r2, [r3, #8]
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
 80023c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	431a      	orrs	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	609a      	str	r2, [r3, #8]
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b087      	sub	sp, #28
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
 8002408:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	3360      	adds	r3, #96	@ 0x60
 800240e:	461a      	mov	r2, r3
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	4413      	add	r3, r2
 8002416:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4b08      	ldr	r3, [pc, #32]	@ (8002440 <LL_ADC_SetOffset+0x44>)
 800241e:	4013      	ands	r3, r2
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002426:	683a      	ldr	r2, [r7, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	4313      	orrs	r3, r2
 800242c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002434:	bf00      	nop
 8002436:	371c      	adds	r7, #28
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	03fff000 	.word	0x03fff000

08002444 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3360      	adds	r3, #96	@ 0x60
 8002452:	461a      	mov	r2, r3
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	4413      	add	r3, r2
 800245a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002464:	4618      	mov	r0, r3
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	3360      	adds	r3, #96	@ 0x60
 8002480:	461a      	mov	r2, r3
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	4413      	add	r3, r2
 8002488:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	431a      	orrs	r2, r3
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800249a:	bf00      	nop
 800249c:	371c      	adds	r7, #28
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80024a6:	b480      	push	{r7}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80024be:	2300      	movs	r3, #0
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	3330      	adds	r3, #48	@ 0x30
 80024dc:	461a      	mov	r2, r3
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	0a1b      	lsrs	r3, r3, #8
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	f003 030c 	and.w	r3, r3, #12
 80024e8:	4413      	add	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	f003 031f 	and.w	r3, r3, #31
 80024f6:	211f      	movs	r1, #31
 80024f8:	fa01 f303 	lsl.w	r3, r1, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	401a      	ands	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	0e9b      	lsrs	r3, r3, #26
 8002504:	f003 011f 	and.w	r1, r3, #31
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	f003 031f 	and.w	r3, r3, #31
 800250e:	fa01 f303 	lsl.w	r3, r1, r3
 8002512:	431a      	orrs	r2, r3
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002518:	bf00      	nop
 800251a:	371c      	adds	r7, #28
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002530:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002538:	2301      	movs	r3, #1
 800253a:	e000      	b.n	800253e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr

0800254a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800254a:	b480      	push	{r7}
 800254c:	b087      	sub	sp, #28
 800254e:	af00      	add	r7, sp, #0
 8002550:	60f8      	str	r0, [r7, #12]
 8002552:	60b9      	str	r1, [r7, #8]
 8002554:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	3314      	adds	r3, #20
 800255a:	461a      	mov	r2, r3
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	0e5b      	lsrs	r3, r3, #25
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	f003 0304 	and.w	r3, r3, #4
 8002566:	4413      	add	r3, r2
 8002568:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	0d1b      	lsrs	r3, r3, #20
 8002572:	f003 031f 	and.w	r3, r3, #31
 8002576:	2107      	movs	r1, #7
 8002578:	fa01 f303 	lsl.w	r3, r1, r3
 800257c:	43db      	mvns	r3, r3
 800257e:	401a      	ands	r2, r3
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	0d1b      	lsrs	r3, r3, #20
 8002584:	f003 031f 	and.w	r3, r3, #31
 8002588:	6879      	ldr	r1, [r7, #4]
 800258a:	fa01 f303 	lsl.w	r3, r1, r3
 800258e:	431a      	orrs	r2, r3
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002594:	bf00      	nop
 8002596:	371c      	adds	r7, #28
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b8:	43db      	mvns	r3, r3
 80025ba:	401a      	ands	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f003 0318 	and.w	r3, r3, #24
 80025c2:	4908      	ldr	r1, [pc, #32]	@ (80025e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80025c4:	40d9      	lsrs	r1, r3
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	400b      	ands	r3, r1
 80025ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ce:	431a      	orrs	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80025d6:	bf00      	nop
 80025d8:	3714      	adds	r7, #20
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	0007ffff 	.word	0x0007ffff

080025e8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 031f 	and.w	r3, r3, #31
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002614:	4618      	mov	r0, r3
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002630:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6093      	str	r3, [r2, #8]
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002654:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002658:	d101      	bne.n	800265e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800265a:	2301      	movs	r3, #1
 800265c:	e000      	b.n	8002660 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800267c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002680:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80026a8:	d101      	bne.n	80026ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80026aa:	2301      	movs	r3, #1
 80026ac:	e000      	b.n	80026b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026d0:	f043 0201 	orr.w	r2, r3, #1
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026f8:	f043 0202 	orr.w	r2, r3, #2
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	2b01      	cmp	r3, #1
 800271e:	d101      	bne.n	8002724 <LL_ADC_IsEnabled+0x18>
 8002720:	2301      	movs	r3, #1
 8002722:	e000      	b.n	8002726 <LL_ADC_IsEnabled+0x1a>
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002732:	b480      	push	{r7}
 8002734:	b083      	sub	sp, #12
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	2b02      	cmp	r3, #2
 8002744:	d101      	bne.n	800274a <LL_ADC_IsDisableOngoing+0x18>
 8002746:	2301      	movs	r3, #1
 8002748:	e000      	b.n	800274c <LL_ADC_IsDisableOngoing+0x1a>
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002768:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800276c:	f043 0204 	orr.w	r2, r3, #4
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002790:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002794:	f043 0210 	orr.w	r2, r3, #16
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f003 0304 	and.w	r3, r3, #4
 80027b8:	2b04      	cmp	r3, #4
 80027ba:	d101      	bne.n	80027c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80027bc:	2301      	movs	r3, #1
 80027be:	e000      	b.n	80027c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr

080027ce <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80027ce:	b480      	push	{r7}
 80027d0:	b083      	sub	sp, #12
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027de:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027e2:	f043 0220 	orr.w	r2, r3, #32
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 0308 	and.w	r3, r3, #8
 8002806:	2b08      	cmp	r3, #8
 8002808:	d101      	bne.n	800280e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800280a:	2301      	movs	r3, #1
 800280c:	e000      	b.n	8002810 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800281c:	b590      	push	{r4, r7, lr}
 800281e:	b089      	sub	sp, #36	@ 0x24
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002824:	2300      	movs	r3, #0
 8002826:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002828:	2300      	movs	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e130      	b.n	8002a98 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002840:	2b00      	cmp	r3, #0
 8002842:	d109      	bne.n	8002858 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f7ff f941 	bl	8001acc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff fef1 	bl	8002644 <LL_ADC_IsDeepPowerDownEnabled>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d004      	beq.n	8002872 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff fed7 	bl	8002620 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff ff0c 	bl	8002694 <LL_ADC_IsInternalRegulatorEnabled>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d115      	bne.n	80028ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff fef0 	bl	800266c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800288c:	4b84      	ldr	r3, [pc, #528]	@ (8002aa0 <HAL_ADC_Init+0x284>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	099b      	lsrs	r3, r3, #6
 8002892:	4a84      	ldr	r2, [pc, #528]	@ (8002aa4 <HAL_ADC_Init+0x288>)
 8002894:	fba2 2303 	umull	r2, r3, r2, r3
 8002898:	099b      	lsrs	r3, r3, #6
 800289a:	3301      	adds	r3, #1
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80028a0:	e002      	b.n	80028a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	3b01      	subs	r3, #1
 80028a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f9      	bne.n	80028a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7ff feee 	bl	8002694 <LL_ADC_IsInternalRegulatorEnabled>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10d      	bne.n	80028da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c2:	f043 0210 	orr.w	r2, r3, #16
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ce:	f043 0201 	orr.w	r2, r3, #1
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7ff ff62 	bl	80027a8 <LL_ADC_REG_IsConversionOngoing>
 80028e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ea:	f003 0310 	and.w	r3, r3, #16
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f040 80c9 	bne.w	8002a86 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f040 80c5 	bne.w	8002a86 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002900:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002904:	f043 0202 	orr.w	r2, r3, #2
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff fefb 	bl	800270c <LL_ADC_IsEnabled>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d115      	bne.n	8002948 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800291c:	4862      	ldr	r0, [pc, #392]	@ (8002aa8 <HAL_ADC_Init+0x28c>)
 800291e:	f7ff fef5 	bl	800270c <LL_ADC_IsEnabled>
 8002922:	4604      	mov	r4, r0
 8002924:	4861      	ldr	r0, [pc, #388]	@ (8002aac <HAL_ADC_Init+0x290>)
 8002926:	f7ff fef1 	bl	800270c <LL_ADC_IsEnabled>
 800292a:	4603      	mov	r3, r0
 800292c:	431c      	orrs	r4, r3
 800292e:	4860      	ldr	r0, [pc, #384]	@ (8002ab0 <HAL_ADC_Init+0x294>)
 8002930:	f7ff feec 	bl	800270c <LL_ADC_IsEnabled>
 8002934:	4603      	mov	r3, r0
 8002936:	4323      	orrs	r3, r4
 8002938:	2b00      	cmp	r3, #0
 800293a:	d105      	bne.n	8002948 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	4619      	mov	r1, r3
 8002942:	485c      	ldr	r0, [pc, #368]	@ (8002ab4 <HAL_ADC_Init+0x298>)
 8002944:	f7ff fd26 	bl	8002394 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	7e5b      	ldrb	r3, [r3, #25]
 800294c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002952:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002958:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800295e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002966:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002968:	4313      	orrs	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d106      	bne.n	8002984 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297a:	3b01      	subs	r3, #1
 800297c:	045b      	lsls	r3, r3, #17
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4313      	orrs	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002988:	2b00      	cmp	r3, #0
 800298a:	d009      	beq.n	80029a0 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002990:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002998:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	4313      	orrs	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68da      	ldr	r2, [r3, #12]
 80029a6:	4b44      	ldr	r3, [pc, #272]	@ (8002ab8 <HAL_ADC_Init+0x29c>)
 80029a8:	4013      	ands	r3, r2
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	69b9      	ldr	r1, [r7, #24]
 80029b0:	430b      	orrs	r3, r1
 80029b2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff ff1c 	bl	80027f6 <LL_ADC_INJ_IsConversionOngoing>
 80029be:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d13d      	bne.n	8002a42 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d13a      	bne.n	8002a42 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80029d0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80029d8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80029da:	4313      	orrs	r3, r2
 80029dc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029e8:	f023 0302 	bic.w	r3, r3, #2
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	6812      	ldr	r2, [r2, #0]
 80029f0:	69b9      	ldr	r1, [r7, #24]
 80029f2:	430b      	orrs	r3, r1
 80029f4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d118      	bne.n	8002a32 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002a0a:	f023 0304 	bic.w	r3, r3, #4
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a16:	4311      	orrs	r1, r2
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002a1c:	4311      	orrs	r1, r2
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a22:	430a      	orrs	r2, r1
 8002a24:	431a      	orrs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 0201 	orr.w	r2, r2, #1
 8002a2e:	611a      	str	r2, [r3, #16]
 8002a30:	e007      	b.n	8002a42 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	691a      	ldr	r2, [r3, #16]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f022 0201 	bic.w	r2, r2, #1
 8002a40:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d10c      	bne.n	8002a64 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a50:	f023 010f 	bic.w	r1, r3, #15
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	69db      	ldr	r3, [r3, #28]
 8002a58:	1e5a      	subs	r2, r3, #1
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a62:	e007      	b.n	8002a74 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 020f 	bic.w	r2, r2, #15
 8002a72:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a78:	f023 0303 	bic.w	r3, r3, #3
 8002a7c:	f043 0201 	orr.w	r2, r3, #1
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	655a      	str	r2, [r3, #84]	@ 0x54
 8002a84:	e007      	b.n	8002a96 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8a:	f043 0210 	orr.w	r2, r3, #16
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a96:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3724      	adds	r7, #36	@ 0x24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd90      	pop	{r4, r7, pc}
 8002aa0:	20000000 	.word	0x20000000
 8002aa4:	053e2d63 	.word	0x053e2d63
 8002aa8:	50040000 	.word	0x50040000
 8002aac:	50040100 	.word	0x50040100
 8002ab0:	50040200 	.word	0x50040200
 8002ab4:	50040300 	.word	0x50040300
 8002ab8:	fff0c007 	.word	0xfff0c007

08002abc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ac4:	4857      	ldr	r0, [pc, #348]	@ (8002c24 <HAL_ADC_Start+0x168>)
 8002ac6:	f7ff fd8f 	bl	80025e8 <LL_ADC_GetMultimode>
 8002aca:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff fe69 	bl	80027a8 <LL_ADC_REG_IsConversionOngoing>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f040 809c 	bne.w	8002c16 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d101      	bne.n	8002aec <HAL_ADC_Start+0x30>
 8002ae8:	2302      	movs	r3, #2
 8002aea:	e097      	b.n	8002c1c <HAL_ADC_Start+0x160>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f001 f89b 	bl	8003c30 <ADC_Enable>
 8002afa:	4603      	mov	r3, r0
 8002afc:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002afe:	7dfb      	ldrb	r3, [r7, #23]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f040 8083 	bne.w	8002c0c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b0a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002b0e:	f023 0301 	bic.w	r3, r3, #1
 8002b12:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a42      	ldr	r2, [pc, #264]	@ (8002c28 <HAL_ADC_Start+0x16c>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d002      	beq.n	8002b2a <HAL_ADC_Start+0x6e>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	e000      	b.n	8002b2c <HAL_ADC_Start+0x70>
 8002b2a:	4b40      	ldr	r3, [pc, #256]	@ (8002c2c <HAL_ADC_Start+0x170>)
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	6812      	ldr	r2, [r2, #0]
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d002      	beq.n	8002b3a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d105      	bne.n	8002b46 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b3e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b52:	d106      	bne.n	8002b62 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b58:	f023 0206 	bic.w	r2, r3, #6
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b60:	e002      	b.n	8002b68 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	221c      	movs	r2, #28
 8002b6e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a2a      	ldr	r2, [pc, #168]	@ (8002c28 <HAL_ADC_Start+0x16c>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d002      	beq.n	8002b88 <HAL_ADC_Start+0xcc>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	e000      	b.n	8002b8a <HAL_ADC_Start+0xce>
 8002b88:	4b28      	ldr	r3, [pc, #160]	@ (8002c2c <HAL_ADC_Start+0x170>)
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	6812      	ldr	r2, [r2, #0]
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d008      	beq.n	8002ba4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d005      	beq.n	8002ba4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	2b05      	cmp	r3, #5
 8002b9c:	d002      	beq.n	8002ba4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	2b09      	cmp	r3, #9
 8002ba2:	d114      	bne.n	8002bce <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d007      	beq.n	8002bc2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002bba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff fdc6 	bl	8002758 <LL_ADC_REG_StartConversion>
 8002bcc:	e025      	b.n	8002c1a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a12      	ldr	r2, [pc, #72]	@ (8002c28 <HAL_ADC_Start+0x16c>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d002      	beq.n	8002bea <HAL_ADC_Start+0x12e>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	e000      	b.n	8002bec <HAL_ADC_Start+0x130>
 8002bea:	4b10      	ldr	r3, [pc, #64]	@ (8002c2c <HAL_ADC_Start+0x170>)
 8002bec:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00f      	beq.n	8002c1a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bfe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c02:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	655a      	str	r2, [r3, #84]	@ 0x54
 8002c0a:	e006      	b.n	8002c1a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002c14:	e001      	b.n	8002c1a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c16:	2302      	movs	r3, #2
 8002c18:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	50040300 	.word	0x50040300
 8002c28:	50040100 	.word	0x50040100
 8002c2c:	50040000 	.word	0x50040000

08002c30 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_ADC_Stop+0x16>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e023      	b.n	8002c8e <HAL_ADC_Stop+0x5e>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002c4e:	2103      	movs	r1, #3
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f000 ff31 	bl	8003ab8 <ADC_ConversionStop>
 8002c56:	4603      	mov	r3, r0
 8002c58:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d111      	bne.n	8002c84 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f001 f86b 	bl	8003d3c <ADC_Disable>
 8002c66:	4603      	mov	r3, r0
 8002c68:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d109      	bne.n	8002c84 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c74:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c78:	f023 0301 	bic.w	r3, r3, #1
 8002c7c:	f043 0201 	orr.w	r2, r3, #1
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
	...

08002c98 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b088      	sub	sp, #32
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ca2:	4866      	ldr	r0, [pc, #408]	@ (8002e3c <HAL_ADC_PollForConversion+0x1a4>)
 8002ca4:	f7ff fca0 	bl	80025e8 <LL_ADC_GetMultimode>
 8002ca8:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d102      	bne.n	8002cb8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002cb2:	2308      	movs	r3, #8
 8002cb4:	61fb      	str	r3, [r7, #28]
 8002cb6:	e02a      	b.n	8002d0e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d005      	beq.n	8002cca <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	2b05      	cmp	r3, #5
 8002cc2:	d002      	beq.n	8002cca <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	2b09      	cmp	r3, #9
 8002cc8:	d111      	bne.n	8002cee <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d007      	beq.n	8002ce8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cdc:	f043 0220 	orr.w	r2, r3, #32
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e0a4      	b.n	8002e32 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002ce8:	2304      	movs	r3, #4
 8002cea:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002cec:	e00f      	b.n	8002d0e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002cee:	4853      	ldr	r0, [pc, #332]	@ (8002e3c <HAL_ADC_PollForConversion+0x1a4>)
 8002cf0:	f7ff fc88 	bl	8002604 <LL_ADC_GetMultiDMATransfer>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d007      	beq.n	8002d0a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cfe:	f043 0220 	orr.w	r2, r3, #32
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e093      	b.n	8002e32 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002d0e:	f7ff fb35 	bl	800237c <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d14:	e021      	b.n	8002d5a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1c:	d01d      	beq.n	8002d5a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002d1e:	f7ff fb2d 	bl	800237c <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d302      	bcc.n	8002d34 <HAL_ADC_PollForConversion+0x9c>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d112      	bne.n	8002d5a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10b      	bne.n	8002d5a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d46:	f043 0204 	orr.w	r2, r3, #4
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e06b      	b.n	8002e32 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0d6      	beq.n	8002d16 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fb94 	bl	80024a6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d01c      	beq.n	8002dbe <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	7e5b      	ldrb	r3, [r3, #25]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d118      	bne.n	8002dbe <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d111      	bne.n	8002dbe <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d9e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002daa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d105      	bne.n	8002dbe <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db6:	f043 0201 	orr.w	r2, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a1f      	ldr	r2, [pc, #124]	@ (8002e40 <HAL_ADC_PollForConversion+0x1a8>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d002      	beq.n	8002dce <HAL_ADC_PollForConversion+0x136>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	e000      	b.n	8002dd0 <HAL_ADC_PollForConversion+0x138>
 8002dce:	4b1d      	ldr	r3, [pc, #116]	@ (8002e44 <HAL_ADC_PollForConversion+0x1ac>)
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	6812      	ldr	r2, [r2, #0]
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d008      	beq.n	8002dea <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d005      	beq.n	8002dea <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	2b05      	cmp	r3, #5
 8002de2:	d002      	beq.n	8002dea <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	2b09      	cmp	r3, #9
 8002de8:	d104      	bne.n	8002df4 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	61bb      	str	r3, [r7, #24]
 8002df2:	e00c      	b.n	8002e0e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a11      	ldr	r2, [pc, #68]	@ (8002e40 <HAL_ADC_PollForConversion+0x1a8>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d002      	beq.n	8002e04 <HAL_ADC_PollForConversion+0x16c>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	e000      	b.n	8002e06 <HAL_ADC_PollForConversion+0x16e>
 8002e04:	4b0f      	ldr	r3, [pc, #60]	@ (8002e44 <HAL_ADC_PollForConversion+0x1ac>)
 8002e06:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	2b08      	cmp	r3, #8
 8002e12:	d104      	bne.n	8002e1e <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2208      	movs	r2, #8
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	e008      	b.n	8002e30 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d103      	bne.n	8002e30 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	220c      	movs	r2, #12
 8002e2e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3720      	adds	r7, #32
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	50040300 	.word	0x50040300
 8002e40:	50040100 	.word	0x50040100
 8002e44:	50040000 	.word	0x50040000

08002e48 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
	...

08002e64 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b08a      	sub	sp, #40	@ 0x28
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e80:	4882      	ldr	r0, [pc, #520]	@ (800308c <HAL_ADC_IRQHandler+0x228>)
 8002e82:	f7ff fbb1 	bl	80025e8 <LL_ADC_GetMultimode>
 8002e86:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d017      	beq.n	8002ec2 <HAL_ADC_IRQHandler+0x5e>
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d012      	beq.n	8002ec2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea0:	f003 0310 	and.w	r3, r3, #16
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d105      	bne.n	8002eb4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eac:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f001 f855 	bl	8003f64 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2202      	movs	r2, #2
 8002ec0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d004      	beq.n	8002ed6 <HAL_ADC_IRQHandler+0x72>
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10a      	bne.n	8002eec <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f000 8083 	beq.w	8002fe8 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	f003 0308 	and.w	r3, r3, #8
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d07d      	beq.n	8002fe8 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef0:	f003 0310 	and.w	r3, r3, #16
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d105      	bne.n	8002f04 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002efc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff facc 	bl	80024a6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d062      	beq.n	8002fda <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a5d      	ldr	r2, [pc, #372]	@ (8003090 <HAL_ADC_IRQHandler+0x22c>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d002      	beq.n	8002f24 <HAL_ADC_IRQHandler+0xc0>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	e000      	b.n	8002f26 <HAL_ADC_IRQHandler+0xc2>
 8002f24:	4b5b      	ldr	r3, [pc, #364]	@ (8003094 <HAL_ADC_IRQHandler+0x230>)
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	6812      	ldr	r2, [r2, #0]
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d008      	beq.n	8002f40 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d005      	beq.n	8002f40 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	2b05      	cmp	r3, #5
 8002f38:	d002      	beq.n	8002f40 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	2b09      	cmp	r3, #9
 8002f3e:	d104      	bne.n	8002f4a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	623b      	str	r3, [r7, #32]
 8002f48:	e00c      	b.n	8002f64 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a50      	ldr	r2, [pc, #320]	@ (8003090 <HAL_ADC_IRQHandler+0x22c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d002      	beq.n	8002f5a <HAL_ADC_IRQHandler+0xf6>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	e000      	b.n	8002f5c <HAL_ADC_IRQHandler+0xf8>
 8002f5a:	4b4e      	ldr	r3, [pc, #312]	@ (8003094 <HAL_ADC_IRQHandler+0x230>)
 8002f5c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002f64:	6a3b      	ldr	r3, [r7, #32]
 8002f66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d135      	bne.n	8002fda <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0308 	and.w	r3, r3, #8
 8002f78:	2b08      	cmp	r3, #8
 8002f7a:	d12e      	bne.n	8002fda <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fc11 	bl	80027a8 <LL_ADC_REG_IsConversionOngoing>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d11a      	bne.n	8002fc2 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f022 020c 	bic.w	r2, r2, #12
 8002f9a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d112      	bne.n	8002fda <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb8:	f043 0201 	orr.w	r2, r3, #1
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	655a      	str	r2, [r3, #84]	@ 0x54
 8002fc0:	e00b      	b.n	8002fda <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc6:	f043 0210 	orr.w	r2, r3, #16
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd2:	f043 0201 	orr.w	r2, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f95c 	bl	8003298 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	220c      	movs	r2, #12
 8002fe6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f003 0320 	and.w	r3, r3, #32
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d004      	beq.n	8002ffc <HAL_ADC_IRQHandler+0x198>
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	f003 0320 	and.w	r3, r3, #32
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10b      	bne.n	8003014 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 809f 	beq.w	8003146 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800300e:	2b00      	cmp	r3, #0
 8003010:	f000 8099 	beq.w	8003146 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003018:	f003 0310 	and.w	r3, r3, #16
 800301c:	2b00      	cmp	r3, #0
 800301e:	d105      	bne.n	800302c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003024:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff fa77 	bl	8002524 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003036:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff fa32 	bl	80024a6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003042:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a11      	ldr	r2, [pc, #68]	@ (8003090 <HAL_ADC_IRQHandler+0x22c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d002      	beq.n	8003054 <HAL_ADC_IRQHandler+0x1f0>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	e000      	b.n	8003056 <HAL_ADC_IRQHandler+0x1f2>
 8003054:	4b0f      	ldr	r3, [pc, #60]	@ (8003094 <HAL_ADC_IRQHandler+0x230>)
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	6812      	ldr	r2, [r2, #0]
 800305a:	4293      	cmp	r3, r2
 800305c:	d008      	beq.n	8003070 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	2b06      	cmp	r3, #6
 8003068:	d002      	beq.n	8003070 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	2b07      	cmp	r3, #7
 800306e:	d104      	bne.n	800307a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	623b      	str	r3, [r7, #32]
 8003078:	e013      	b.n	80030a2 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a04      	ldr	r2, [pc, #16]	@ (8003090 <HAL_ADC_IRQHandler+0x22c>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d009      	beq.n	8003098 <HAL_ADC_IRQHandler+0x234>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	e007      	b.n	800309a <HAL_ADC_IRQHandler+0x236>
 800308a:	bf00      	nop
 800308c:	50040300 	.word	0x50040300
 8003090:	50040100 	.word	0x50040100
 8003094:	50040000 	.word	0x50040000
 8003098:	4b7d      	ldr	r3, [pc, #500]	@ (8003290 <HAL_ADC_IRQHandler+0x42c>)
 800309a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d047      	beq.n	8003138 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d007      	beq.n	80030c2 <HAL_ADC_IRQHandler+0x25e>
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d03f      	beq.n	8003138 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80030b8:	6a3b      	ldr	r3, [r7, #32]
 80030ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d13a      	bne.n	8003138 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030cc:	2b40      	cmp	r3, #64	@ 0x40
 80030ce:	d133      	bne.n	8003138 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80030d0:	6a3b      	ldr	r3, [r7, #32]
 80030d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d12e      	bne.n	8003138 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff fb89 	bl	80027f6 <LL_ADC_INJ_IsConversionOngoing>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d11a      	bne.n	8003120 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80030f8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310e:	2b00      	cmp	r3, #0
 8003110:	d112      	bne.n	8003138 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003116:	f043 0201 	orr.w	r2, r3, #1
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	655a      	str	r2, [r3, #84]	@ 0x54
 800311e:	e00b      	b.n	8003138 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003124:	f043 0210 	orr.w	r2, r3, #16
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003130:	f043 0201 	orr.w	r2, r3, #1
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f000 feeb 	bl	8003f14 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2260      	movs	r2, #96	@ 0x60
 8003144:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800314c:	2b00      	cmp	r3, #0
 800314e:	d011      	beq.n	8003174 <HAL_ADC_IRQHandler+0x310>
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00c      	beq.n	8003174 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800315e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 f8a0 	bl	80032ac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2280      	movs	r2, #128	@ 0x80
 8003172:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317a:	2b00      	cmp	r3, #0
 800317c:	d012      	beq.n	80031a4 <HAL_ADC_IRQHandler+0x340>
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00d      	beq.n	80031a4 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800318c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 fed1 	bl	8003f3c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031a2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d012      	beq.n	80031d4 <HAL_ADC_IRQHandler+0x370>
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d00d      	beq.n	80031d4 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031bc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 fec3 	bl	8003f50 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031d2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	f003 0310 	and.w	r3, r3, #16
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d036      	beq.n	800324c <HAL_ADC_IRQHandler+0x3e8>
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	f003 0310 	and.w	r3, r3, #16
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d031      	beq.n	800324c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d102      	bne.n	80031f6 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80031f0:	2301      	movs	r3, #1
 80031f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80031f4:	e014      	b.n	8003220 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d008      	beq.n	800320e <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80031fc:	4825      	ldr	r0, [pc, #148]	@ (8003294 <HAL_ADC_IRQHandler+0x430>)
 80031fe:	f7ff fa01 	bl	8002604 <LL_ADC_GetMultiDMATransfer>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00b      	beq.n	8003220 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003208:	2301      	movs	r3, #1
 800320a:	627b      	str	r3, [r7, #36]	@ 0x24
 800320c:	e008      	b.n	8003220 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800321c:	2301      	movs	r3, #1
 800321e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003222:	2b01      	cmp	r3, #1
 8003224:	d10e      	bne.n	8003244 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003236:	f043 0202 	orr.w	r2, r3, #2
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 f83e 	bl	80032c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2210      	movs	r2, #16
 800324a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003252:	2b00      	cmp	r3, #0
 8003254:	d018      	beq.n	8003288 <HAL_ADC_IRQHandler+0x424>
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325c:	2b00      	cmp	r3, #0
 800325e:	d013      	beq.n	8003288 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003264:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003270:	f043 0208 	orr.w	r2, r3, #8
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003280:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 fe50 	bl	8003f28 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003288:	bf00      	nop
 800328a:	3728      	adds	r7, #40	@ 0x28
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	50040000 	.word	0x50040000
 8003294:	50040300 	.word	0x50040300

08003298 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b0b6      	sub	sp, #216	@ 0xd8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032de:	2300      	movs	r3, #0
 80032e0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80032e4:	2300      	movs	r3, #0
 80032e6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d101      	bne.n	80032f6 <HAL_ADC_ConfigChannel+0x22>
 80032f2:	2302      	movs	r3, #2
 80032f4:	e3c9      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x7b6>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff fa50 	bl	80027a8 <LL_ADC_REG_IsConversionOngoing>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	f040 83aa 	bne.w	8003a64 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	2b05      	cmp	r3, #5
 800331e:	d824      	bhi.n	800336a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	3b02      	subs	r3, #2
 8003326:	2b03      	cmp	r3, #3
 8003328:	d81b      	bhi.n	8003362 <HAL_ADC_ConfigChannel+0x8e>
 800332a:	a201      	add	r2, pc, #4	@ (adr r2, 8003330 <HAL_ADC_ConfigChannel+0x5c>)
 800332c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003330:	08003341 	.word	0x08003341
 8003334:	08003349 	.word	0x08003349
 8003338:	08003351 	.word	0x08003351
 800333c:	08003359 	.word	0x08003359
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003340:	230c      	movs	r3, #12
 8003342:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003346:	e010      	b.n	800336a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003348:	2312      	movs	r3, #18
 800334a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800334e:	e00c      	b.n	800336a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003350:	2318      	movs	r3, #24
 8003352:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003356:	e008      	b.n	800336a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003358:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800335c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003360:	e003      	b.n	800336a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003362:	2306      	movs	r3, #6
 8003364:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003368:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6818      	ldr	r0, [r3, #0]
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	461a      	mov	r2, r3
 8003374:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003378:	f7ff f8a8 	bl	80024cc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff fa11 	bl	80027a8 <LL_ADC_REG_IsConversionOngoing>
 8003386:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4618      	mov	r0, r3
 8003390:	f7ff fa31 	bl	80027f6 <LL_ADC_INJ_IsConversionOngoing>
 8003394:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003398:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800339c:	2b00      	cmp	r3, #0
 800339e:	f040 81a4 	bne.w	80036ea <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80033a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f040 819f 	bne.w	80036ea <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6818      	ldr	r0, [r3, #0]
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	6819      	ldr	r1, [r3, #0]
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	461a      	mov	r2, r3
 80033ba:	f7ff f8c6 	bl	800254a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	695a      	ldr	r2, [r3, #20]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	08db      	lsrs	r3, r3, #3
 80033ca:	f003 0303 	and.w	r3, r3, #3
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	2b04      	cmp	r3, #4
 80033de:	d00a      	beq.n	80033f6 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6818      	ldr	r0, [r3, #0]
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	6919      	ldr	r1, [r3, #16]
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033f0:	f7ff f804 	bl	80023fc <LL_ADC_SetOffset>
 80033f4:	e179      	b.n	80036ea <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2100      	movs	r1, #0
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7ff f821 	bl	8002444 <LL_ADC_GetOffsetChannel>
 8003402:	4603      	mov	r3, r0
 8003404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003408:	2b00      	cmp	r3, #0
 800340a:	d10a      	bne.n	8003422 <HAL_ADC_ConfigChannel+0x14e>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2100      	movs	r1, #0
 8003412:	4618      	mov	r0, r3
 8003414:	f7ff f816 	bl	8002444 <LL_ADC_GetOffsetChannel>
 8003418:	4603      	mov	r3, r0
 800341a:	0e9b      	lsrs	r3, r3, #26
 800341c:	f003 021f 	and.w	r2, r3, #31
 8003420:	e01e      	b.n	8003460 <HAL_ADC_ConfigChannel+0x18c>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2100      	movs	r1, #0
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff f80b 	bl	8002444 <LL_ADC_GetOffsetChannel>
 800342e:	4603      	mov	r3, r0
 8003430:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003434:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003438:	fa93 f3a3 	rbit	r3, r3
 800343c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003440:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003444:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003448:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003450:	2320      	movs	r3, #32
 8003452:	e004      	b.n	800345e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003454:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003458:	fab3 f383 	clz	r3, r3
 800345c:	b2db      	uxtb	r3, r3
 800345e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003468:	2b00      	cmp	r3, #0
 800346a:	d105      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x1a4>
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	0e9b      	lsrs	r3, r3, #26
 8003472:	f003 031f 	and.w	r3, r3, #31
 8003476:	e018      	b.n	80034aa <HAL_ADC_ConfigChannel+0x1d6>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003480:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003484:	fa93 f3a3 	rbit	r3, r3
 8003488:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800348c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003490:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003494:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 800349c:	2320      	movs	r3, #32
 800349e:	e004      	b.n	80034aa <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80034a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80034a4:	fab3 f383 	clz	r3, r3
 80034a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d106      	bne.n	80034bc <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2200      	movs	r2, #0
 80034b4:	2100      	movs	r1, #0
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fe ffda 	bl	8002470 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2101      	movs	r1, #1
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fe ffbe 	bl	8002444 <LL_ADC_GetOffsetChannel>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10a      	bne.n	80034e8 <HAL_ADC_ConfigChannel+0x214>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2101      	movs	r1, #1
 80034d8:	4618      	mov	r0, r3
 80034da:	f7fe ffb3 	bl	8002444 <LL_ADC_GetOffsetChannel>
 80034de:	4603      	mov	r3, r0
 80034e0:	0e9b      	lsrs	r3, r3, #26
 80034e2:	f003 021f 	and.w	r2, r3, #31
 80034e6:	e01e      	b.n	8003526 <HAL_ADC_ConfigChannel+0x252>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2101      	movs	r1, #1
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7fe ffa8 	bl	8002444 <LL_ADC_GetOffsetChannel>
 80034f4:	4603      	mov	r3, r0
 80034f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80034fe:	fa93 f3a3 	rbit	r3, r3
 8003502:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003506:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800350a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800350e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003512:	2b00      	cmp	r3, #0
 8003514:	d101      	bne.n	800351a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003516:	2320      	movs	r3, #32
 8003518:	e004      	b.n	8003524 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800351a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800351e:	fab3 f383 	clz	r3, r3
 8003522:	b2db      	uxtb	r3, r3
 8003524:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800352e:	2b00      	cmp	r3, #0
 8003530:	d105      	bne.n	800353e <HAL_ADC_ConfigChannel+0x26a>
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	0e9b      	lsrs	r3, r3, #26
 8003538:	f003 031f 	and.w	r3, r3, #31
 800353c:	e018      	b.n	8003570 <HAL_ADC_ConfigChannel+0x29c>
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003546:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800354a:	fa93 f3a3 	rbit	r3, r3
 800354e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003552:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003556:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800355a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003562:	2320      	movs	r3, #32
 8003564:	e004      	b.n	8003570 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003566:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800356a:	fab3 f383 	clz	r3, r3
 800356e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003570:	429a      	cmp	r2, r3
 8003572:	d106      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2200      	movs	r2, #0
 800357a:	2101      	movs	r1, #1
 800357c:	4618      	mov	r0, r3
 800357e:	f7fe ff77 	bl	8002470 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2102      	movs	r1, #2
 8003588:	4618      	mov	r0, r3
 800358a:	f7fe ff5b 	bl	8002444 <LL_ADC_GetOffsetChannel>
 800358e:	4603      	mov	r3, r0
 8003590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10a      	bne.n	80035ae <HAL_ADC_ConfigChannel+0x2da>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2102      	movs	r1, #2
 800359e:	4618      	mov	r0, r3
 80035a0:	f7fe ff50 	bl	8002444 <LL_ADC_GetOffsetChannel>
 80035a4:	4603      	mov	r3, r0
 80035a6:	0e9b      	lsrs	r3, r3, #26
 80035a8:	f003 021f 	and.w	r2, r3, #31
 80035ac:	e01e      	b.n	80035ec <HAL_ADC_ConfigChannel+0x318>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2102      	movs	r1, #2
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7fe ff45 	bl	8002444 <LL_ADC_GetOffsetChannel>
 80035ba:	4603      	mov	r3, r0
 80035bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80035c4:	fa93 f3a3 	rbit	r3, r3
 80035c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80035cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80035d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80035d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80035dc:	2320      	movs	r3, #32
 80035de:	e004      	b.n	80035ea <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80035e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035e4:	fab3 f383 	clz	r3, r3
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d105      	bne.n	8003604 <HAL_ADC_ConfigChannel+0x330>
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	0e9b      	lsrs	r3, r3, #26
 80035fe:	f003 031f 	and.w	r3, r3, #31
 8003602:	e014      	b.n	800362e <HAL_ADC_ConfigChannel+0x35a>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800360c:	fa93 f3a3 	rbit	r3, r3
 8003610:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003612:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003614:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003618:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003620:	2320      	movs	r3, #32
 8003622:	e004      	b.n	800362e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003624:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003628:	fab3 f383 	clz	r3, r3
 800362c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800362e:	429a      	cmp	r2, r3
 8003630:	d106      	bne.n	8003640 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2200      	movs	r2, #0
 8003638:	2102      	movs	r1, #2
 800363a:	4618      	mov	r0, r3
 800363c:	f7fe ff18 	bl	8002470 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2103      	movs	r1, #3
 8003646:	4618      	mov	r0, r3
 8003648:	f7fe fefc 	bl	8002444 <LL_ADC_GetOffsetChannel>
 800364c:	4603      	mov	r3, r0
 800364e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10a      	bne.n	800366c <HAL_ADC_ConfigChannel+0x398>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2103      	movs	r1, #3
 800365c:	4618      	mov	r0, r3
 800365e:	f7fe fef1 	bl	8002444 <LL_ADC_GetOffsetChannel>
 8003662:	4603      	mov	r3, r0
 8003664:	0e9b      	lsrs	r3, r3, #26
 8003666:	f003 021f 	and.w	r2, r3, #31
 800366a:	e017      	b.n	800369c <HAL_ADC_ConfigChannel+0x3c8>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2103      	movs	r1, #3
 8003672:	4618      	mov	r0, r3
 8003674:	f7fe fee6 	bl	8002444 <LL_ADC_GetOffsetChannel>
 8003678:	4603      	mov	r3, r0
 800367a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800367e:	fa93 f3a3 	rbit	r3, r3
 8003682:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003684:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003686:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003688:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800368e:	2320      	movs	r3, #32
 8003690:	e003      	b.n	800369a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003692:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003694:	fab3 f383 	clz	r3, r3
 8003698:	b2db      	uxtb	r3, r3
 800369a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d105      	bne.n	80036b4 <HAL_ADC_ConfigChannel+0x3e0>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	0e9b      	lsrs	r3, r3, #26
 80036ae:	f003 031f 	and.w	r3, r3, #31
 80036b2:	e011      	b.n	80036d8 <HAL_ADC_ConfigChannel+0x404>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036bc:	fa93 f3a3 	rbit	r3, r3
 80036c0:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80036c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036c4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80036c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d101      	bne.n	80036d0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80036cc:	2320      	movs	r3, #32
 80036ce:	e003      	b.n	80036d8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80036d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036d2:	fab3 f383 	clz	r3, r3
 80036d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036d8:	429a      	cmp	r2, r3
 80036da:	d106      	bne.n	80036ea <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2200      	movs	r2, #0
 80036e2:	2103      	movs	r1, #3
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7fe fec3 	bl	8002470 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7ff f80c 	bl	800270c <LL_ADC_IsEnabled>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f040 8140 	bne.w	800397c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6818      	ldr	r0, [r3, #0]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	6819      	ldr	r1, [r3, #0]
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	461a      	mov	r2, r3
 800370a:	f7fe ff49 	bl	80025a0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	4a8f      	ldr	r2, [pc, #572]	@ (8003950 <HAL_ADC_ConfigChannel+0x67c>)
 8003714:	4293      	cmp	r3, r2
 8003716:	f040 8131 	bne.w	800397c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10b      	bne.n	8003742 <HAL_ADC_ConfigChannel+0x46e>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	0e9b      	lsrs	r3, r3, #26
 8003730:	3301      	adds	r3, #1
 8003732:	f003 031f 	and.w	r3, r3, #31
 8003736:	2b09      	cmp	r3, #9
 8003738:	bf94      	ite	ls
 800373a:	2301      	movls	r3, #1
 800373c:	2300      	movhi	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	e019      	b.n	8003776 <HAL_ADC_ConfigChannel+0x4a2>
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003748:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800374a:	fa93 f3a3 	rbit	r3, r3
 800374e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003750:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003752:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003754:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800375a:	2320      	movs	r3, #32
 800375c:	e003      	b.n	8003766 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800375e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003760:	fab3 f383 	clz	r3, r3
 8003764:	b2db      	uxtb	r3, r3
 8003766:	3301      	adds	r3, #1
 8003768:	f003 031f 	and.w	r3, r3, #31
 800376c:	2b09      	cmp	r3, #9
 800376e:	bf94      	ite	ls
 8003770:	2301      	movls	r3, #1
 8003772:	2300      	movhi	r3, #0
 8003774:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003776:	2b00      	cmp	r3, #0
 8003778:	d079      	beq.n	800386e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003782:	2b00      	cmp	r3, #0
 8003784:	d107      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x4c2>
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	0e9b      	lsrs	r3, r3, #26
 800378c:	3301      	adds	r3, #1
 800378e:	069b      	lsls	r3, r3, #26
 8003790:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003794:	e015      	b.n	80037c2 <HAL_ADC_ConfigChannel+0x4ee>
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800379e:	fa93 f3a3 	rbit	r3, r3
 80037a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80037a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037a6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80037a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80037ae:	2320      	movs	r3, #32
 80037b0:	e003      	b.n	80037ba <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80037b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037b4:	fab3 f383 	clz	r3, r3
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	3301      	adds	r3, #1
 80037bc:	069b      	lsls	r3, r3, #26
 80037be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d109      	bne.n	80037e2 <HAL_ADC_ConfigChannel+0x50e>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	0e9b      	lsrs	r3, r3, #26
 80037d4:	3301      	adds	r3, #1
 80037d6:	f003 031f 	and.w	r3, r3, #31
 80037da:	2101      	movs	r1, #1
 80037dc:	fa01 f303 	lsl.w	r3, r1, r3
 80037e0:	e017      	b.n	8003812 <HAL_ADC_ConfigChannel+0x53e>
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037ea:	fa93 f3a3 	rbit	r3, r3
 80037ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80037f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037f2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80037f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80037fa:	2320      	movs	r3, #32
 80037fc:	e003      	b.n	8003806 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80037fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003800:	fab3 f383 	clz	r3, r3
 8003804:	b2db      	uxtb	r3, r3
 8003806:	3301      	adds	r3, #1
 8003808:	f003 031f 	and.w	r3, r3, #31
 800380c:	2101      	movs	r1, #1
 800380e:	fa01 f303 	lsl.w	r3, r1, r3
 8003812:	ea42 0103 	orr.w	r1, r2, r3
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10a      	bne.n	8003838 <HAL_ADC_ConfigChannel+0x564>
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	0e9b      	lsrs	r3, r3, #26
 8003828:	3301      	adds	r3, #1
 800382a:	f003 021f 	and.w	r2, r3, #31
 800382e:	4613      	mov	r3, r2
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	4413      	add	r3, r2
 8003834:	051b      	lsls	r3, r3, #20
 8003836:	e018      	b.n	800386a <HAL_ADC_ConfigChannel+0x596>
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003840:	fa93 f3a3 	rbit	r3, r3
 8003844:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003848:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800384a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003850:	2320      	movs	r3, #32
 8003852:	e003      	b.n	800385c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003856:	fab3 f383 	clz	r3, r3
 800385a:	b2db      	uxtb	r3, r3
 800385c:	3301      	adds	r3, #1
 800385e:	f003 021f 	and.w	r2, r3, #31
 8003862:	4613      	mov	r3, r2
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	4413      	add	r3, r2
 8003868:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800386a:	430b      	orrs	r3, r1
 800386c:	e081      	b.n	8003972 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003876:	2b00      	cmp	r3, #0
 8003878:	d107      	bne.n	800388a <HAL_ADC_ConfigChannel+0x5b6>
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	0e9b      	lsrs	r3, r3, #26
 8003880:	3301      	adds	r3, #1
 8003882:	069b      	lsls	r3, r3, #26
 8003884:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003888:	e015      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x5e2>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003892:	fa93 f3a3 	rbit	r3, r3
 8003896:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800389c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d101      	bne.n	80038a6 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80038a2:	2320      	movs	r3, #32
 80038a4:	e003      	b.n	80038ae <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80038a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a8:	fab3 f383 	clz	r3, r3
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	3301      	adds	r3, #1
 80038b0:	069b      	lsls	r3, r3, #26
 80038b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d109      	bne.n	80038d6 <HAL_ADC_ConfigChannel+0x602>
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	0e9b      	lsrs	r3, r3, #26
 80038c8:	3301      	adds	r3, #1
 80038ca:	f003 031f 	and.w	r3, r3, #31
 80038ce:	2101      	movs	r1, #1
 80038d0:	fa01 f303 	lsl.w	r3, r1, r3
 80038d4:	e017      	b.n	8003906 <HAL_ADC_ConfigChannel+0x632>
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	fa93 f3a3 	rbit	r3, r3
 80038e2:	61bb      	str	r3, [r7, #24]
  return result;
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80038ee:	2320      	movs	r3, #32
 80038f0:	e003      	b.n	80038fa <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80038f2:	6a3b      	ldr	r3, [r7, #32]
 80038f4:	fab3 f383 	clz	r3, r3
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	3301      	adds	r3, #1
 80038fc:	f003 031f 	and.w	r3, r3, #31
 8003900:	2101      	movs	r1, #1
 8003902:	fa01 f303 	lsl.w	r3, r1, r3
 8003906:	ea42 0103 	orr.w	r1, r2, r3
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003912:	2b00      	cmp	r3, #0
 8003914:	d10d      	bne.n	8003932 <HAL_ADC_ConfigChannel+0x65e>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	0e9b      	lsrs	r3, r3, #26
 800391c:	3301      	adds	r3, #1
 800391e:	f003 021f 	and.w	r2, r3, #31
 8003922:	4613      	mov	r3, r2
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	4413      	add	r3, r2
 8003928:	3b1e      	subs	r3, #30
 800392a:	051b      	lsls	r3, r3, #20
 800392c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003930:	e01e      	b.n	8003970 <HAL_ADC_ConfigChannel+0x69c>
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	fa93 f3a3 	rbit	r3, r3
 800393e:	60fb      	str	r3, [r7, #12]
  return result;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d104      	bne.n	8003954 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800394a:	2320      	movs	r3, #32
 800394c:	e006      	b.n	800395c <HAL_ADC_ConfigChannel+0x688>
 800394e:	bf00      	nop
 8003950:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	fab3 f383 	clz	r3, r3
 800395a:	b2db      	uxtb	r3, r3
 800395c:	3301      	adds	r3, #1
 800395e:	f003 021f 	and.w	r2, r3, #31
 8003962:	4613      	mov	r3, r2
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	4413      	add	r3, r2
 8003968:	3b1e      	subs	r3, #30
 800396a:	051b      	lsls	r3, r3, #20
 800396c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003970:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003972:	683a      	ldr	r2, [r7, #0]
 8003974:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003976:	4619      	mov	r1, r3
 8003978:	f7fe fde7 	bl	800254a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	4b44      	ldr	r3, [pc, #272]	@ (8003a94 <HAL_ADC_ConfigChannel+0x7c0>)
 8003982:	4013      	ands	r3, r2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d07a      	beq.n	8003a7e <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003988:	4843      	ldr	r0, [pc, #268]	@ (8003a98 <HAL_ADC_ConfigChannel+0x7c4>)
 800398a:	f7fe fd29 	bl	80023e0 <LL_ADC_GetCommonPathInternalCh>
 800398e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a41      	ldr	r2, [pc, #260]	@ (8003a9c <HAL_ADC_ConfigChannel+0x7c8>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d12c      	bne.n	80039f6 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800399c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80039a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d126      	bne.n	80039f6 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a3c      	ldr	r2, [pc, #240]	@ (8003aa0 <HAL_ADC_ConfigChannel+0x7cc>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d004      	beq.n	80039bc <HAL_ADC_ConfigChannel+0x6e8>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a3b      	ldr	r2, [pc, #236]	@ (8003aa4 <HAL_ADC_ConfigChannel+0x7d0>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d15d      	bne.n	8003a78 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80039c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80039c4:	4619      	mov	r1, r3
 80039c6:	4834      	ldr	r0, [pc, #208]	@ (8003a98 <HAL_ADC_ConfigChannel+0x7c4>)
 80039c8:	f7fe fcf7 	bl	80023ba <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039cc:	4b36      	ldr	r3, [pc, #216]	@ (8003aa8 <HAL_ADC_ConfigChannel+0x7d4>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	099b      	lsrs	r3, r3, #6
 80039d2:	4a36      	ldr	r2, [pc, #216]	@ (8003aac <HAL_ADC_ConfigChannel+0x7d8>)
 80039d4:	fba2 2303 	umull	r2, r3, r2, r3
 80039d8:	099b      	lsrs	r3, r3, #6
 80039da:	1c5a      	adds	r2, r3, #1
 80039dc:	4613      	mov	r3, r2
 80039de:	005b      	lsls	r3, r3, #1
 80039e0:	4413      	add	r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80039e6:	e002      	b.n	80039ee <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	3b01      	subs	r3, #1
 80039ec:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1f9      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039f4:	e040      	b.n	8003a78 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a2d      	ldr	r2, [pc, #180]	@ (8003ab0 <HAL_ADC_ConfigChannel+0x7dc>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d118      	bne.n	8003a32 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d112      	bne.n	8003a32 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a23      	ldr	r2, [pc, #140]	@ (8003aa0 <HAL_ADC_ConfigChannel+0x7cc>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d004      	beq.n	8003a20 <HAL_ADC_ConfigChannel+0x74c>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a22      	ldr	r2, [pc, #136]	@ (8003aa4 <HAL_ADC_ConfigChannel+0x7d0>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d12d      	bne.n	8003a7c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a28:	4619      	mov	r1, r3
 8003a2a:	481b      	ldr	r0, [pc, #108]	@ (8003a98 <HAL_ADC_ConfigChannel+0x7c4>)
 8003a2c:	f7fe fcc5 	bl	80023ba <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a30:	e024      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a1f      	ldr	r2, [pc, #124]	@ (8003ab4 <HAL_ADC_ConfigChannel+0x7e0>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d120      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d11a      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a14      	ldr	r2, [pc, #80]	@ (8003aa0 <HAL_ADC_ConfigChannel+0x7cc>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d115      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a52:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a56:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	480e      	ldr	r0, [pc, #56]	@ (8003a98 <HAL_ADC_ConfigChannel+0x7c4>)
 8003a5e:	f7fe fcac 	bl	80023ba <LL_ADC_SetCommonPathInternalCh>
 8003a62:	e00c      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a68:	f043 0220 	orr.w	r2, r3, #32
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003a76:	e002      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a78:	bf00      	nop
 8003a7a:	e000      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a7c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a86:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	37d8      	adds	r7, #216	@ 0xd8
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	80080000 	.word	0x80080000
 8003a98:	50040300 	.word	0x50040300
 8003a9c:	c7520000 	.word	0xc7520000
 8003aa0:	50040000 	.word	0x50040000
 8003aa4:	50040200 	.word	0x50040200
 8003aa8:	20000000 	.word	0x20000000
 8003aac:	053e2d63 	.word	0x053e2d63
 8003ab0:	cb840000 	.word	0xcb840000
 8003ab4:	80000001 	.word	0x80000001

08003ab8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fe fe6a 	bl	80027a8 <LL_ADC_REG_IsConversionOngoing>
 8003ad4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7fe fe8b 	bl	80027f6 <LL_ADC_INJ_IsConversionOngoing>
 8003ae0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d103      	bne.n	8003af0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f000 8098 	beq.w	8003c20 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d02a      	beq.n	8003b54 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	7e5b      	ldrb	r3, [r3, #25]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d126      	bne.n	8003b54 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	7e1b      	ldrb	r3, [r3, #24]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d122      	bne.n	8003b54 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003b12:	e014      	b.n	8003b3e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	4a45      	ldr	r2, [pc, #276]	@ (8003c2c <ADC_ConversionStop+0x174>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d90d      	bls.n	8003b38 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b20:	f043 0210 	orr.w	r2, r3, #16
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2c:	f043 0201 	orr.w	r2, r3, #1
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e074      	b.n	8003c22 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b48:	2b40      	cmp	r3, #64	@ 0x40
 8003b4a:	d1e3      	bne.n	8003b14 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2240      	movs	r2, #64	@ 0x40
 8003b52:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d014      	beq.n	8003b84 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7fe fe22 	bl	80027a8 <LL_ADC_REG_IsConversionOngoing>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00c      	beq.n	8003b84 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fe fddf 	bl	8002732 <LL_ADC_IsDisableOngoing>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d104      	bne.n	8003b84 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe fdfe 	bl	8002780 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d014      	beq.n	8003bb4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7fe fe31 	bl	80027f6 <LL_ADC_INJ_IsConversionOngoing>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00c      	beq.n	8003bb4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe fdc7 	bl	8002732 <LL_ADC_IsDisableOngoing>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d104      	bne.n	8003bb4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fe fe0d 	bl	80027ce <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d005      	beq.n	8003bc6 <ADC_ConversionStop+0x10e>
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	2b03      	cmp	r3, #3
 8003bbe:	d105      	bne.n	8003bcc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003bc0:	230c      	movs	r3, #12
 8003bc2:	617b      	str	r3, [r7, #20]
        break;
 8003bc4:	e005      	b.n	8003bd2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003bc6:	2308      	movs	r3, #8
 8003bc8:	617b      	str	r3, [r7, #20]
        break;
 8003bca:	e002      	b.n	8003bd2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003bcc:	2304      	movs	r3, #4
 8003bce:	617b      	str	r3, [r7, #20]
        break;
 8003bd0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003bd2:	f7fe fbd3 	bl	800237c <HAL_GetTick>
 8003bd6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003bd8:	e01b      	b.n	8003c12 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003bda:	f7fe fbcf 	bl	800237c <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b05      	cmp	r3, #5
 8003be6:	d914      	bls.n	8003c12 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689a      	ldr	r2, [r3, #8]
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00d      	beq.n	8003c12 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfa:	f043 0210 	orr.w	r2, r3, #16
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c06:	f043 0201 	orr.w	r2, r3, #1
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e007      	b.n	8003c22 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689a      	ldr	r2, [r3, #8]
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1dc      	bne.n	8003bda <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3720      	adds	r7, #32
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	a33fffff 	.word	0xa33fffff

08003c30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7fe fd63 	bl	800270c <LL_ADC_IsEnabled>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d169      	bne.n	8003d20 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689a      	ldr	r2, [r3, #8]
 8003c52:	4b36      	ldr	r3, [pc, #216]	@ (8003d2c <ADC_Enable+0xfc>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00d      	beq.n	8003c76 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c5e:	f043 0210 	orr.w	r2, r3, #16
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6a:	f043 0201 	orr.w	r2, r3, #1
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e055      	b.n	8003d22 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fe fd1e 	bl	80026bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003c80:	482b      	ldr	r0, [pc, #172]	@ (8003d30 <ADC_Enable+0x100>)
 8003c82:	f7fe fbad 	bl	80023e0 <LL_ADC_GetCommonPathInternalCh>
 8003c86:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003c88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d013      	beq.n	8003cb8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c90:	4b28      	ldr	r3, [pc, #160]	@ (8003d34 <ADC_Enable+0x104>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	099b      	lsrs	r3, r3, #6
 8003c96:	4a28      	ldr	r2, [pc, #160]	@ (8003d38 <ADC_Enable+0x108>)
 8003c98:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9c:	099b      	lsrs	r3, r3, #6
 8003c9e:	1c5a      	adds	r2, r3, #1
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	4413      	add	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003caa:	e002      	b.n	8003cb2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1f9      	bne.n	8003cac <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003cb8:	f7fe fb60 	bl	800237c <HAL_GetTick>
 8003cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cbe:	e028      	b.n	8003d12 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7fe fd21 	bl	800270c <LL_ADC_IsEnabled>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d104      	bne.n	8003cda <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7fe fcf1 	bl	80026bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003cda:	f7fe fb4f 	bl	800237c <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d914      	bls.n	8003d12 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d00d      	beq.n	8003d12 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cfa:	f043 0210 	orr.w	r2, r3, #16
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d06:	f043 0201 	orr.w	r2, r3, #1
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e007      	b.n	8003d22 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d1cf      	bne.n	8003cc0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	8000003f 	.word	0x8000003f
 8003d30:	50040300 	.word	0x50040300
 8003d34:	20000000 	.word	0x20000000
 8003d38:	053e2d63 	.word	0x053e2d63

08003d3c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f7fe fcf2 	bl	8002732 <LL_ADC_IsDisableOngoing>
 8003d4e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7fe fcd9 	bl	800270c <LL_ADC_IsEnabled>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d047      	beq.n	8003df0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d144      	bne.n	8003df0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f003 030d 	and.w	r3, r3, #13
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d10c      	bne.n	8003d8e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fe fcb3 	bl	80026e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2203      	movs	r2, #3
 8003d84:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d86:	f7fe faf9 	bl	800237c <HAL_GetTick>
 8003d8a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d8c:	e029      	b.n	8003de2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d92:	f043 0210 	orr.w	r2, r3, #16
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d9e:	f043 0201 	orr.w	r2, r3, #1
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e023      	b.n	8003df2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003daa:	f7fe fae7 	bl	800237c <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d914      	bls.n	8003de2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00d      	beq.n	8003de2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dca:	f043 0210 	orr.w	r2, r3, #16
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd6:	f043 0201 	orr.w	r2, r3, #1
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e007      	b.n	8003df2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1dc      	bne.n	8003daa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <LL_ADC_StartCalibration>:
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
 8003e02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003e0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003e16:	4313      	orrs	r3, r2
 8003e18:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	609a      	str	r2, [r3, #8]
}
 8003e20:	bf00      	nop
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <LL_ADC_IsCalibrationOnGoing>:
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003e3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e40:	d101      	bne.n	8003e46 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003e42:	2301      	movs	r3, #1
 8003e44:	e000      	b.n	8003e48 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d101      	bne.n	8003e70 <HAL_ADCEx_Calibration_Start+0x1c>
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	e04d      	b.n	8003f0c <HAL_ADCEx_Calibration_Start+0xb8>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7ff ff5f 	bl	8003d3c <ADC_Disable>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003e82:	7bfb      	ldrb	r3, [r7, #15]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d136      	bne.n	8003ef6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e8c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003e90:	f023 0302 	bic.w	r3, r3, #2
 8003e94:	f043 0202 	orr.w	r2, r3, #2
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6839      	ldr	r1, [r7, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7ff ffa9 	bl	8003dfa <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ea8:	e014      	b.n	8003ed4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	3301      	adds	r3, #1
 8003eae:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003eb6:	d30d      	bcc.n	8003ed4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ebc:	f023 0312 	bic.w	r3, r3, #18
 8003ec0:	f043 0210 	orr.w	r2, r3, #16
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e01b      	b.n	8003f0c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff ffa7 	bl	8003e2c <LL_ADC_IsCalibrationOnGoing>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d1e2      	bne.n	8003eaa <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee8:	f023 0303 	bic.w	r3, r3, #3
 8003eec:	f043 0201 	orr.w	r2, r3, #1
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	655a      	str	r2, [r3, #84]	@ 0x54
 8003ef4:	e005      	b.n	8003f02 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003efa:	f043 0210 	orr.w	r2, r3, #16
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003f6c:	bf00      	nop
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f003 0307 	and.w	r3, r3, #7
 8003f86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f88:	4b0c      	ldr	r3, [pc, #48]	@ (8003fbc <__NVIC_SetPriorityGrouping+0x44>)
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f8e:	68ba      	ldr	r2, [r7, #8]
 8003f90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f94:	4013      	ands	r3, r2
 8003f96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fa0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003fa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003faa:	4a04      	ldr	r2, [pc, #16]	@ (8003fbc <__NVIC_SetPriorityGrouping+0x44>)
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	60d3      	str	r3, [r2, #12]
}
 8003fb0:	bf00      	nop
 8003fb2:	3714      	adds	r7, #20
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	e000ed00 	.word	0xe000ed00

08003fc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fc4:	4b04      	ldr	r3, [pc, #16]	@ (8003fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	0a1b      	lsrs	r3, r3, #8
 8003fca:	f003 0307 	and.w	r3, r3, #7
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr
 8003fd8:	e000ed00 	.word	0xe000ed00

08003fdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	db0b      	blt.n	8004006 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fee:	79fb      	ldrb	r3, [r7, #7]
 8003ff0:	f003 021f 	and.w	r2, r3, #31
 8003ff4:	4907      	ldr	r1, [pc, #28]	@ (8004014 <__NVIC_EnableIRQ+0x38>)
 8003ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ffa:	095b      	lsrs	r3, r3, #5
 8003ffc:	2001      	movs	r0, #1
 8003ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8004002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	e000e100 	.word	0xe000e100

08004018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	4603      	mov	r3, r0
 8004020:	6039      	str	r1, [r7, #0]
 8004022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004028:	2b00      	cmp	r3, #0
 800402a:	db0a      	blt.n	8004042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	b2da      	uxtb	r2, r3
 8004030:	490c      	ldr	r1, [pc, #48]	@ (8004064 <__NVIC_SetPriority+0x4c>)
 8004032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004036:	0112      	lsls	r2, r2, #4
 8004038:	b2d2      	uxtb	r2, r2
 800403a:	440b      	add	r3, r1
 800403c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004040:	e00a      	b.n	8004058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	b2da      	uxtb	r2, r3
 8004046:	4908      	ldr	r1, [pc, #32]	@ (8004068 <__NVIC_SetPriority+0x50>)
 8004048:	79fb      	ldrb	r3, [r7, #7]
 800404a:	f003 030f 	and.w	r3, r3, #15
 800404e:	3b04      	subs	r3, #4
 8004050:	0112      	lsls	r2, r2, #4
 8004052:	b2d2      	uxtb	r2, r2
 8004054:	440b      	add	r3, r1
 8004056:	761a      	strb	r2, [r3, #24]
}
 8004058:	bf00      	nop
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	e000e100 	.word	0xe000e100
 8004068:	e000ed00 	.word	0xe000ed00

0800406c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800406c:	b480      	push	{r7}
 800406e:	b089      	sub	sp, #36	@ 0x24
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f003 0307 	and.w	r3, r3, #7
 800407e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	f1c3 0307 	rsb	r3, r3, #7
 8004086:	2b04      	cmp	r3, #4
 8004088:	bf28      	it	cs
 800408a:	2304      	movcs	r3, #4
 800408c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	3304      	adds	r3, #4
 8004092:	2b06      	cmp	r3, #6
 8004094:	d902      	bls.n	800409c <NVIC_EncodePriority+0x30>
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	3b03      	subs	r3, #3
 800409a:	e000      	b.n	800409e <NVIC_EncodePriority+0x32>
 800409c:	2300      	movs	r3, #0
 800409e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040a0:	f04f 32ff 	mov.w	r2, #4294967295
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	43da      	mvns	r2, r3
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	401a      	ands	r2, r3
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040b4:	f04f 31ff 	mov.w	r1, #4294967295
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	fa01 f303 	lsl.w	r3, r1, r3
 80040be:	43d9      	mvns	r1, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040c4:	4313      	orrs	r3, r2
         );
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3724      	adds	r7, #36	@ 0x24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
	...

080040d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	3b01      	subs	r3, #1
 80040e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040e4:	d301      	bcc.n	80040ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040e6:	2301      	movs	r3, #1
 80040e8:	e00f      	b.n	800410a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004114 <SysTick_Config+0x40>)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	3b01      	subs	r3, #1
 80040f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040f2:	210f      	movs	r1, #15
 80040f4:	f04f 30ff 	mov.w	r0, #4294967295
 80040f8:	f7ff ff8e 	bl	8004018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040fc:	4b05      	ldr	r3, [pc, #20]	@ (8004114 <SysTick_Config+0x40>)
 80040fe:	2200      	movs	r2, #0
 8004100:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004102:	4b04      	ldr	r3, [pc, #16]	@ (8004114 <SysTick_Config+0x40>)
 8004104:	2207      	movs	r2, #7
 8004106:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	e000e010 	.word	0xe000e010

08004118 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f7ff ff29 	bl	8003f78 <__NVIC_SetPriorityGrouping>
}
 8004126:	bf00      	nop
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b086      	sub	sp, #24
 8004132:	af00      	add	r7, sp, #0
 8004134:	4603      	mov	r3, r0
 8004136:	60b9      	str	r1, [r7, #8]
 8004138:	607a      	str	r2, [r7, #4]
 800413a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800413c:	2300      	movs	r3, #0
 800413e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004140:	f7ff ff3e 	bl	8003fc0 <__NVIC_GetPriorityGrouping>
 8004144:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	68b9      	ldr	r1, [r7, #8]
 800414a:	6978      	ldr	r0, [r7, #20]
 800414c:	f7ff ff8e 	bl	800406c <NVIC_EncodePriority>
 8004150:	4602      	mov	r2, r0
 8004152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004156:	4611      	mov	r1, r2
 8004158:	4618      	mov	r0, r3
 800415a:	f7ff ff5d 	bl	8004018 <__NVIC_SetPriority>
}
 800415e:	bf00      	nop
 8004160:	3718      	adds	r7, #24
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b082      	sub	sp, #8
 800416a:	af00      	add	r7, sp, #0
 800416c:	4603      	mov	r3, r0
 800416e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004174:	4618      	mov	r0, r3
 8004176:	f7ff ff31 	bl	8003fdc <__NVIC_EnableIRQ>
}
 800417a:	bf00      	nop
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b082      	sub	sp, #8
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7ff ffa2 	bl	80040d4 <SysTick_Config>
 8004190:	4603      	mov	r3, r0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800419a:	b480      	push	{r7}
 800419c:	b085      	sub	sp, #20
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041a2:	2300      	movs	r3, #0
 80041a4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d008      	beq.n	80041c4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2204      	movs	r2, #4
 80041b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e022      	b.n	800420a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 020e 	bic.w	r2, r2, #14
 80041d2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0201 	bic.w	r2, r2, #1
 80041e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e8:	f003 021c 	and.w	r2, r3, #28
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f0:	2101      	movs	r1, #1
 80041f2:	fa01 f202 	lsl.w	r2, r1, r2
 80041f6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004208:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800420a:	4618      	mov	r0, r3
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b084      	sub	sp, #16
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800421e:	2300      	movs	r3, #0
 8004220:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d005      	beq.n	800423a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2204      	movs	r2, #4
 8004232:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	73fb      	strb	r3, [r7, #15]
 8004238:	e029      	b.n	800428e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f022 020e 	bic.w	r2, r2, #14
 8004248:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0201 	bic.w	r2, r2, #1
 8004258:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425e:	f003 021c 	and.w	r2, r3, #28
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004266:	2101      	movs	r1, #1
 8004268:	fa01 f202 	lsl.w	r2, r1, r2
 800426c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	4798      	blx	r3
    }
  }
  return status;
 800428e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004298:	b480      	push	{r7}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042a2:	2300      	movs	r3, #0
 80042a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042a6:	e17f      	b.n	80045a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	2101      	movs	r1, #1
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	fa01 f303 	lsl.w	r3, r1, r3
 80042b4:	4013      	ands	r3, r2
 80042b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f000 8171 	beq.w	80045a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f003 0303 	and.w	r3, r3, #3
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d005      	beq.n	80042d8 <HAL_GPIO_Init+0x40>
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f003 0303 	and.w	r3, r3, #3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d130      	bne.n	800433a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	005b      	lsls	r3, r3, #1
 80042e2:	2203      	movs	r2, #3
 80042e4:	fa02 f303 	lsl.w	r3, r2, r3
 80042e8:	43db      	mvns	r3, r3
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	4013      	ands	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	68da      	ldr	r2, [r3, #12]
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	fa02 f303 	lsl.w	r3, r2, r3
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	4313      	orrs	r3, r2
 8004300:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800430e:	2201      	movs	r2, #1
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	fa02 f303 	lsl.w	r3, r2, r3
 8004316:	43db      	mvns	r3, r3
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	4013      	ands	r3, r2
 800431c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	091b      	lsrs	r3, r3, #4
 8004324:	f003 0201 	and.w	r2, r3, #1
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	fa02 f303 	lsl.w	r3, r2, r3
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	4313      	orrs	r3, r2
 8004332:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f003 0303 	and.w	r3, r3, #3
 8004342:	2b03      	cmp	r3, #3
 8004344:	d118      	bne.n	8004378 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800434c:	2201      	movs	r2, #1
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	fa02 f303 	lsl.w	r3, r2, r3
 8004354:	43db      	mvns	r3, r3
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	4013      	ands	r3, r2
 800435a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	08db      	lsrs	r3, r3, #3
 8004362:	f003 0201 	and.w	r2, r3, #1
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	4313      	orrs	r3, r2
 8004370:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f003 0303 	and.w	r3, r3, #3
 8004380:	2b03      	cmp	r3, #3
 8004382:	d017      	beq.n	80043b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	2203      	movs	r2, #3
 8004390:	fa02 f303 	lsl.w	r3, r2, r3
 8004394:	43db      	mvns	r3, r3
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	4013      	ands	r3, r2
 800439a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	689a      	ldr	r2, [r3, #8]
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	fa02 f303 	lsl.w	r3, r2, r3
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	693a      	ldr	r2, [r7, #16]
 80043b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f003 0303 	and.w	r3, r3, #3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d123      	bne.n	8004408 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	08da      	lsrs	r2, r3, #3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	3208      	adds	r2, #8
 80043c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	f003 0307 	and.w	r3, r3, #7
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	220f      	movs	r2, #15
 80043d8:	fa02 f303 	lsl.w	r3, r2, r3
 80043dc:	43db      	mvns	r3, r3
 80043de:	693a      	ldr	r2, [r7, #16]
 80043e0:	4013      	ands	r3, r2
 80043e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	691a      	ldr	r2, [r3, #16]
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	fa02 f303 	lsl.w	r3, r2, r3
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	08da      	lsrs	r2, r3, #3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	3208      	adds	r2, #8
 8004402:	6939      	ldr	r1, [r7, #16]
 8004404:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	2203      	movs	r2, #3
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	43db      	mvns	r3, r3
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	4013      	ands	r3, r2
 800441e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f003 0203 	and.w	r2, r3, #3
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	fa02 f303 	lsl.w	r3, r2, r3
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	4313      	orrs	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004444:	2b00      	cmp	r3, #0
 8004446:	f000 80ac 	beq.w	80045a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800444a:	4b5f      	ldr	r3, [pc, #380]	@ (80045c8 <HAL_GPIO_Init+0x330>)
 800444c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800444e:	4a5e      	ldr	r2, [pc, #376]	@ (80045c8 <HAL_GPIO_Init+0x330>)
 8004450:	f043 0301 	orr.w	r3, r3, #1
 8004454:	6613      	str	r3, [r2, #96]	@ 0x60
 8004456:	4b5c      	ldr	r3, [pc, #368]	@ (80045c8 <HAL_GPIO_Init+0x330>)
 8004458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	60bb      	str	r3, [r7, #8]
 8004460:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004462:	4a5a      	ldr	r2, [pc, #360]	@ (80045cc <HAL_GPIO_Init+0x334>)
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	089b      	lsrs	r3, r3, #2
 8004468:	3302      	adds	r3, #2
 800446a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800446e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	220f      	movs	r2, #15
 800447a:	fa02 f303 	lsl.w	r3, r2, r3
 800447e:	43db      	mvns	r3, r3
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	4013      	ands	r3, r2
 8004484:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800448c:	d025      	beq.n	80044da <HAL_GPIO_Init+0x242>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a4f      	ldr	r2, [pc, #316]	@ (80045d0 <HAL_GPIO_Init+0x338>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d01f      	beq.n	80044d6 <HAL_GPIO_Init+0x23e>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a4e      	ldr	r2, [pc, #312]	@ (80045d4 <HAL_GPIO_Init+0x33c>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d019      	beq.n	80044d2 <HAL_GPIO_Init+0x23a>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a4d      	ldr	r2, [pc, #308]	@ (80045d8 <HAL_GPIO_Init+0x340>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d013      	beq.n	80044ce <HAL_GPIO_Init+0x236>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a4c      	ldr	r2, [pc, #304]	@ (80045dc <HAL_GPIO_Init+0x344>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d00d      	beq.n	80044ca <HAL_GPIO_Init+0x232>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a4b      	ldr	r2, [pc, #300]	@ (80045e0 <HAL_GPIO_Init+0x348>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d007      	beq.n	80044c6 <HAL_GPIO_Init+0x22e>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a4a      	ldr	r2, [pc, #296]	@ (80045e4 <HAL_GPIO_Init+0x34c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d101      	bne.n	80044c2 <HAL_GPIO_Init+0x22a>
 80044be:	2306      	movs	r3, #6
 80044c0:	e00c      	b.n	80044dc <HAL_GPIO_Init+0x244>
 80044c2:	2307      	movs	r3, #7
 80044c4:	e00a      	b.n	80044dc <HAL_GPIO_Init+0x244>
 80044c6:	2305      	movs	r3, #5
 80044c8:	e008      	b.n	80044dc <HAL_GPIO_Init+0x244>
 80044ca:	2304      	movs	r3, #4
 80044cc:	e006      	b.n	80044dc <HAL_GPIO_Init+0x244>
 80044ce:	2303      	movs	r3, #3
 80044d0:	e004      	b.n	80044dc <HAL_GPIO_Init+0x244>
 80044d2:	2302      	movs	r3, #2
 80044d4:	e002      	b.n	80044dc <HAL_GPIO_Init+0x244>
 80044d6:	2301      	movs	r3, #1
 80044d8:	e000      	b.n	80044dc <HAL_GPIO_Init+0x244>
 80044da:	2300      	movs	r3, #0
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	f002 0203 	and.w	r2, r2, #3
 80044e2:	0092      	lsls	r2, r2, #2
 80044e4:	4093      	lsls	r3, r2
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80044ec:	4937      	ldr	r1, [pc, #220]	@ (80045cc <HAL_GPIO_Init+0x334>)
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	089b      	lsrs	r3, r3, #2
 80044f2:	3302      	adds	r3, #2
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044fa:	4b3b      	ldr	r3, [pc, #236]	@ (80045e8 <HAL_GPIO_Init+0x350>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	43db      	mvns	r3, r3
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	4013      	ands	r3, r2
 8004508:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4313      	orrs	r3, r2
 800451c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800451e:	4a32      	ldr	r2, [pc, #200]	@ (80045e8 <HAL_GPIO_Init+0x350>)
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004524:	4b30      	ldr	r3, [pc, #192]	@ (80045e8 <HAL_GPIO_Init+0x350>)
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	43db      	mvns	r3, r3
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	4013      	ands	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d003      	beq.n	8004548 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004548:	4a27      	ldr	r2, [pc, #156]	@ (80045e8 <HAL_GPIO_Init+0x350>)
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800454e:	4b26      	ldr	r3, [pc, #152]	@ (80045e8 <HAL_GPIO_Init+0x350>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	43db      	mvns	r3, r3
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	4013      	ands	r3, r2
 800455c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4313      	orrs	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004572:	4a1d      	ldr	r2, [pc, #116]	@ (80045e8 <HAL_GPIO_Init+0x350>)
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004578:	4b1b      	ldr	r3, [pc, #108]	@ (80045e8 <HAL_GPIO_Init+0x350>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	43db      	mvns	r3, r3
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	4013      	ands	r3, r2
 8004586:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d003      	beq.n	800459c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	4313      	orrs	r3, r2
 800459a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800459c:	4a12      	ldr	r2, [pc, #72]	@ (80045e8 <HAL_GPIO_Init+0x350>)
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	3301      	adds	r3, #1
 80045a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	fa22 f303 	lsr.w	r3, r2, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	f47f ae78 	bne.w	80042a8 <HAL_GPIO_Init+0x10>
  }
}
 80045b8:	bf00      	nop
 80045ba:	bf00      	nop
 80045bc:	371c      	adds	r7, #28
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	40021000 	.word	0x40021000
 80045cc:	40010000 	.word	0x40010000
 80045d0:	48000400 	.word	0x48000400
 80045d4:	48000800 	.word	0x48000800
 80045d8:	48000c00 	.word	0x48000c00
 80045dc:	48001000 	.word	0x48001000
 80045e0:	48001400 	.word	0x48001400
 80045e4:	48001800 	.word	0x48001800
 80045e8:	40010400 	.word	0x40010400

080045ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	460b      	mov	r3, r1
 80045f6:	807b      	strh	r3, [r7, #2]
 80045f8:	4613      	mov	r3, r2
 80045fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045fc:	787b      	ldrb	r3, [r7, #1]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004602:	887a      	ldrh	r2, [r7, #2]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004608:	e002      	b.n	8004610 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800460a:	887a      	ldrh	r2, [r7, #2]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	460b      	mov	r3, r1
 8004626:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800462e:	887a      	ldrh	r2, [r7, #2]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4013      	ands	r3, r2
 8004634:	041a      	lsls	r2, r3, #16
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	43d9      	mvns	r1, r3
 800463a:	887b      	ldrh	r3, [r7, #2]
 800463c:	400b      	ands	r3, r1
 800463e:	431a      	orrs	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	619a      	str	r2, [r3, #24]
}
 8004644:	bf00      	nop
 8004646:	3714      	adds	r7, #20
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	4603      	mov	r3, r0
 8004658:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800465a:	4b08      	ldr	r3, [pc, #32]	@ (800467c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800465c:	695a      	ldr	r2, [r3, #20]
 800465e:	88fb      	ldrh	r3, [r7, #6]
 8004660:	4013      	ands	r3, r2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d006      	beq.n	8004674 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004666:	4a05      	ldr	r2, [pc, #20]	@ (800467c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004668:	88fb      	ldrh	r3, [r7, #6]
 800466a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800466c:	88fb      	ldrh	r3, [r7, #6]
 800466e:	4618      	mov	r0, r3
 8004670:	f7fd f82c 	bl	80016cc <HAL_GPIO_EXTI_Callback>
  }
}
 8004674:	bf00      	nop
 8004676:	3708      	adds	r7, #8
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40010400 	.word	0x40010400

08004680 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004684:	4b04      	ldr	r3, [pc, #16]	@ (8004698 <HAL_PWREx_GetVoltageRange+0x18>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800468c:	4618      	mov	r0, r3
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	40007000 	.word	0x40007000

0800469c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800469c:	b480      	push	{r7}
 800469e:	b085      	sub	sp, #20
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046aa:	d130      	bne.n	800470e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80046ac:	4b23      	ldr	r3, [pc, #140]	@ (800473c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046b8:	d038      	beq.n	800472c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046ba:	4b20      	ldr	r3, [pc, #128]	@ (800473c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046c2:	4a1e      	ldr	r2, [pc, #120]	@ (800473c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004740 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2232      	movs	r2, #50	@ 0x32
 80046d0:	fb02 f303 	mul.w	r3, r2, r3
 80046d4:	4a1b      	ldr	r2, [pc, #108]	@ (8004744 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80046d6:	fba2 2303 	umull	r2, r3, r2, r3
 80046da:	0c9b      	lsrs	r3, r3, #18
 80046dc:	3301      	adds	r3, #1
 80046de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046e0:	e002      	b.n	80046e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	3b01      	subs	r3, #1
 80046e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046e8:	4b14      	ldr	r3, [pc, #80]	@ (800473c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046ea:	695b      	ldr	r3, [r3, #20]
 80046ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046f4:	d102      	bne.n	80046fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d1f2      	bne.n	80046e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046fc:	4b0f      	ldr	r3, [pc, #60]	@ (800473c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046fe:	695b      	ldr	r3, [r3, #20]
 8004700:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004704:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004708:	d110      	bne.n	800472c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e00f      	b.n	800472e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800470e:	4b0b      	ldr	r3, [pc, #44]	@ (800473c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004716:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800471a:	d007      	beq.n	800472c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800471c:	4b07      	ldr	r3, [pc, #28]	@ (800473c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004724:	4a05      	ldr	r2, [pc, #20]	@ (800473c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004726:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800472a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40007000 	.word	0x40007000
 8004740:	20000000 	.word	0x20000000
 8004744:	431bde83 	.word	0x431bde83

08004748 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b088      	sub	sp, #32
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d101      	bne.n	800475a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e3ca      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800475a:	4b97      	ldr	r3, [pc, #604]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f003 030c 	and.w	r3, r3, #12
 8004762:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004764:	4b94      	ldr	r3, [pc, #592]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f003 0303 	and.w	r3, r3, #3
 800476c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0310 	and.w	r3, r3, #16
 8004776:	2b00      	cmp	r3, #0
 8004778:	f000 80e4 	beq.w	8004944 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d007      	beq.n	8004792 <HAL_RCC_OscConfig+0x4a>
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	2b0c      	cmp	r3, #12
 8004786:	f040 808b 	bne.w	80048a0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	2b01      	cmp	r3, #1
 800478e:	f040 8087 	bne.w	80048a0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004792:	4b89      	ldr	r3, [pc, #548]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d005      	beq.n	80047aa <HAL_RCC_OscConfig+0x62>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e3a2      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1a      	ldr	r2, [r3, #32]
 80047ae:	4b82      	ldr	r3, [pc, #520]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0308 	and.w	r3, r3, #8
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d004      	beq.n	80047c4 <HAL_RCC_OscConfig+0x7c>
 80047ba:	4b7f      	ldr	r3, [pc, #508]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047c2:	e005      	b.n	80047d0 <HAL_RCC_OscConfig+0x88>
 80047c4:	4b7c      	ldr	r3, [pc, #496]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80047c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047ca:	091b      	lsrs	r3, r3, #4
 80047cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d223      	bcs.n	800481c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a1b      	ldr	r3, [r3, #32]
 80047d8:	4618      	mov	r0, r3
 80047da:	f000 fd55 	bl	8005288 <RCC_SetFlashLatencyFromMSIRange>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e383      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047e8:	4b73      	ldr	r3, [pc, #460]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a72      	ldr	r2, [pc, #456]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80047ee:	f043 0308 	orr.w	r3, r3, #8
 80047f2:	6013      	str	r3, [r2, #0]
 80047f4:	4b70      	ldr	r3, [pc, #448]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	496d      	ldr	r1, [pc, #436]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004802:	4313      	orrs	r3, r2
 8004804:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004806:	4b6c      	ldr	r3, [pc, #432]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	021b      	lsls	r3, r3, #8
 8004814:	4968      	ldr	r1, [pc, #416]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004816:	4313      	orrs	r3, r2
 8004818:	604b      	str	r3, [r1, #4]
 800481a:	e025      	b.n	8004868 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800481c:	4b66      	ldr	r3, [pc, #408]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a65      	ldr	r2, [pc, #404]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004822:	f043 0308 	orr.w	r3, r3, #8
 8004826:	6013      	str	r3, [r2, #0]
 8004828:	4b63      	ldr	r3, [pc, #396]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	4960      	ldr	r1, [pc, #384]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004836:	4313      	orrs	r3, r2
 8004838:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800483a:	4b5f      	ldr	r3, [pc, #380]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	021b      	lsls	r3, r3, #8
 8004848:	495b      	ldr	r1, [pc, #364]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 800484a:	4313      	orrs	r3, r2
 800484c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d109      	bne.n	8004868 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	4618      	mov	r0, r3
 800485a:	f000 fd15 	bl	8005288 <RCC_SetFlashLatencyFromMSIRange>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e343      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004868:	f000 fc4a 	bl	8005100 <HAL_RCC_GetSysClockFreq>
 800486c:	4602      	mov	r2, r0
 800486e:	4b52      	ldr	r3, [pc, #328]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	091b      	lsrs	r3, r3, #4
 8004874:	f003 030f 	and.w	r3, r3, #15
 8004878:	4950      	ldr	r1, [pc, #320]	@ (80049bc <HAL_RCC_OscConfig+0x274>)
 800487a:	5ccb      	ldrb	r3, [r1, r3]
 800487c:	f003 031f 	and.w	r3, r3, #31
 8004880:	fa22 f303 	lsr.w	r3, r2, r3
 8004884:	4a4e      	ldr	r2, [pc, #312]	@ (80049c0 <HAL_RCC_OscConfig+0x278>)
 8004886:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004888:	4b4e      	ldr	r3, [pc, #312]	@ (80049c4 <HAL_RCC_OscConfig+0x27c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4618      	mov	r0, r3
 800488e:	f7fd fd39 	bl	8002304 <HAL_InitTick>
 8004892:	4603      	mov	r3, r0
 8004894:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004896:	7bfb      	ldrb	r3, [r7, #15]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d052      	beq.n	8004942 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800489c:	7bfb      	ldrb	r3, [r7, #15]
 800489e:	e327      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d032      	beq.n	800490e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80048a8:	4b43      	ldr	r3, [pc, #268]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a42      	ldr	r2, [pc, #264]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80048ae:	f043 0301 	orr.w	r3, r3, #1
 80048b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80048b4:	f7fd fd62 	bl	800237c <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80048bc:	f7fd fd5e 	bl	800237c <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e310      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048ce:	4b3a      	ldr	r3, [pc, #232]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048da:	4b37      	ldr	r3, [pc, #220]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a36      	ldr	r2, [pc, #216]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80048e0:	f043 0308 	orr.w	r3, r3, #8
 80048e4:	6013      	str	r3, [r2, #0]
 80048e6:	4b34      	ldr	r3, [pc, #208]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	4931      	ldr	r1, [pc, #196]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048f8:	4b2f      	ldr	r3, [pc, #188]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	69db      	ldr	r3, [r3, #28]
 8004904:	021b      	lsls	r3, r3, #8
 8004906:	492c      	ldr	r1, [pc, #176]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004908:	4313      	orrs	r3, r2
 800490a:	604b      	str	r3, [r1, #4]
 800490c:	e01a      	b.n	8004944 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800490e:	4b2a      	ldr	r3, [pc, #168]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a29      	ldr	r2, [pc, #164]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004914:	f023 0301 	bic.w	r3, r3, #1
 8004918:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800491a:	f7fd fd2f 	bl	800237c <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004920:	e008      	b.n	8004934 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004922:	f7fd fd2b 	bl	800237c <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	2b02      	cmp	r3, #2
 800492e:	d901      	bls.n	8004934 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e2dd      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004934:	4b20      	ldr	r3, [pc, #128]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1f0      	bne.n	8004922 <HAL_RCC_OscConfig+0x1da>
 8004940:	e000      	b.n	8004944 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004942:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	2b00      	cmp	r3, #0
 800494e:	d074      	beq.n	8004a3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	2b08      	cmp	r3, #8
 8004954:	d005      	beq.n	8004962 <HAL_RCC_OscConfig+0x21a>
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	2b0c      	cmp	r3, #12
 800495a:	d10e      	bne.n	800497a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	2b03      	cmp	r3, #3
 8004960:	d10b      	bne.n	800497a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004962:	4b15      	ldr	r3, [pc, #84]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d064      	beq.n	8004a38 <HAL_RCC_OscConfig+0x2f0>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d160      	bne.n	8004a38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e2ba      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004982:	d106      	bne.n	8004992 <HAL_RCC_OscConfig+0x24a>
 8004984:	4b0c      	ldr	r3, [pc, #48]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a0b      	ldr	r2, [pc, #44]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 800498a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800498e:	6013      	str	r3, [r2, #0]
 8004990:	e026      	b.n	80049e0 <HAL_RCC_OscConfig+0x298>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800499a:	d115      	bne.n	80049c8 <HAL_RCC_OscConfig+0x280>
 800499c:	4b06      	ldr	r3, [pc, #24]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a05      	ldr	r2, [pc, #20]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80049a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049a6:	6013      	str	r3, [r2, #0]
 80049a8:	4b03      	ldr	r3, [pc, #12]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a02      	ldr	r2, [pc, #8]	@ (80049b8 <HAL_RCC_OscConfig+0x270>)
 80049ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049b2:	6013      	str	r3, [r2, #0]
 80049b4:	e014      	b.n	80049e0 <HAL_RCC_OscConfig+0x298>
 80049b6:	bf00      	nop
 80049b8:	40021000 	.word	0x40021000
 80049bc:	0800d3e4 	.word	0x0800d3e4
 80049c0:	20000000 	.word	0x20000000
 80049c4:	20000004 	.word	0x20000004
 80049c8:	4ba0      	ldr	r3, [pc, #640]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a9f      	ldr	r2, [pc, #636]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 80049ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049d2:	6013      	str	r3, [r2, #0]
 80049d4:	4b9d      	ldr	r3, [pc, #628]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a9c      	ldr	r2, [pc, #624]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 80049da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d013      	beq.n	8004a10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e8:	f7fd fcc8 	bl	800237c <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049ee:	e008      	b.n	8004a02 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049f0:	f7fd fcc4 	bl	800237c <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b64      	cmp	r3, #100	@ 0x64
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e276      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a02:	4b92      	ldr	r3, [pc, #584]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d0f0      	beq.n	80049f0 <HAL_RCC_OscConfig+0x2a8>
 8004a0e:	e014      	b.n	8004a3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a10:	f7fd fcb4 	bl	800237c <HAL_GetTick>
 8004a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a16:	e008      	b.n	8004a2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a18:	f7fd fcb0 	bl	800237c <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	2b64      	cmp	r3, #100	@ 0x64
 8004a24:	d901      	bls.n	8004a2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e262      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a2a:	4b88      	ldr	r3, [pc, #544]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1f0      	bne.n	8004a18 <HAL_RCC_OscConfig+0x2d0>
 8004a36:	e000      	b.n	8004a3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d060      	beq.n	8004b08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	2b04      	cmp	r3, #4
 8004a4a:	d005      	beq.n	8004a58 <HAL_RCC_OscConfig+0x310>
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	2b0c      	cmp	r3, #12
 8004a50:	d119      	bne.n	8004a86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d116      	bne.n	8004a86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a58:	4b7c      	ldr	r3, [pc, #496]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d005      	beq.n	8004a70 <HAL_RCC_OscConfig+0x328>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d101      	bne.n	8004a70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e23f      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a70:	4b76      	ldr	r3, [pc, #472]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	061b      	lsls	r3, r3, #24
 8004a7e:	4973      	ldr	r1, [pc, #460]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a84:	e040      	b.n	8004b08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d023      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a8e:	4b6f      	ldr	r3, [pc, #444]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a6e      	ldr	r2, [pc, #440]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004a94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a9a:	f7fd fc6f 	bl	800237c <HAL_GetTick>
 8004a9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004aa0:	e008      	b.n	8004ab4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004aa2:	f7fd fc6b 	bl	800237c <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d901      	bls.n	8004ab4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e21d      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ab4:	4b65      	ldr	r3, [pc, #404]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d0f0      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ac0:	4b62      	ldr	r3, [pc, #392]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	061b      	lsls	r3, r3, #24
 8004ace:	495f      	ldr	r1, [pc, #380]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	604b      	str	r3, [r1, #4]
 8004ad4:	e018      	b.n	8004b08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ad6:	4b5d      	ldr	r3, [pc, #372]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a5c      	ldr	r2, [pc, #368]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004adc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ae0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae2:	f7fd fc4b 	bl	800237c <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ae8:	e008      	b.n	8004afc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004aea:	f7fd fc47 	bl	800237c <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e1f9      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004afc:	4b53      	ldr	r3, [pc, #332]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1f0      	bne.n	8004aea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0308 	and.w	r3, r3, #8
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d03c      	beq.n	8004b8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d01c      	beq.n	8004b56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b1c:	4b4b      	ldr	r3, [pc, #300]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004b1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b22:	4a4a      	ldr	r2, [pc, #296]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004b24:	f043 0301 	orr.w	r3, r3, #1
 8004b28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b2c:	f7fd fc26 	bl	800237c <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b34:	f7fd fc22 	bl	800237c <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e1d4      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b46:	4b41      	ldr	r3, [pc, #260]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0ef      	beq.n	8004b34 <HAL_RCC_OscConfig+0x3ec>
 8004b54:	e01b      	b.n	8004b8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b56:	4b3d      	ldr	r3, [pc, #244]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004b58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b5c:	4a3b      	ldr	r2, [pc, #236]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004b5e:	f023 0301 	bic.w	r3, r3, #1
 8004b62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b66:	f7fd fc09 	bl	800237c <HAL_GetTick>
 8004b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b6c:	e008      	b.n	8004b80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b6e:	f7fd fc05 	bl	800237c <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e1b7      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b80:	4b32      	ldr	r3, [pc, #200]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1ef      	bne.n	8004b6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0304 	and.w	r3, r3, #4
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 80a6 	beq.w	8004ce8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004ba0:	4b2a      	ldr	r3, [pc, #168]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10d      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bac:	4b27      	ldr	r3, [pc, #156]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb0:	4a26      	ldr	r2, [pc, #152]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004bb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bb8:	4b24      	ldr	r3, [pc, #144]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bc0:	60bb      	str	r3, [r7, #8]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bc8:	4b21      	ldr	r3, [pc, #132]	@ (8004c50 <HAL_RCC_OscConfig+0x508>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d118      	bne.n	8004c06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8004c50 <HAL_RCC_OscConfig+0x508>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c50 <HAL_RCC_OscConfig+0x508>)
 8004bda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004be0:	f7fd fbcc 	bl	800237c <HAL_GetTick>
 8004be4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004be6:	e008      	b.n	8004bfa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004be8:	f7fd fbc8 	bl	800237c <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e17a      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bfa:	4b15      	ldr	r3, [pc, #84]	@ (8004c50 <HAL_RCC_OscConfig+0x508>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d0f0      	beq.n	8004be8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d108      	bne.n	8004c20 <HAL_RCC_OscConfig+0x4d8>
 8004c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c14:	4a0d      	ldr	r2, [pc, #52]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004c16:	f043 0301 	orr.w	r3, r3, #1
 8004c1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c1e:	e029      	b.n	8004c74 <HAL_RCC_OscConfig+0x52c>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	2b05      	cmp	r3, #5
 8004c26:	d115      	bne.n	8004c54 <HAL_RCC_OscConfig+0x50c>
 8004c28:	4b08      	ldr	r3, [pc, #32]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c2e:	4a07      	ldr	r2, [pc, #28]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004c30:	f043 0304 	orr.w	r3, r3, #4
 8004c34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c38:	4b04      	ldr	r3, [pc, #16]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c3e:	4a03      	ldr	r2, [pc, #12]	@ (8004c4c <HAL_RCC_OscConfig+0x504>)
 8004c40:	f043 0301 	orr.w	r3, r3, #1
 8004c44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c48:	e014      	b.n	8004c74 <HAL_RCC_OscConfig+0x52c>
 8004c4a:	bf00      	nop
 8004c4c:	40021000 	.word	0x40021000
 8004c50:	40007000 	.word	0x40007000
 8004c54:	4b9c      	ldr	r3, [pc, #624]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c5a:	4a9b      	ldr	r2, [pc, #620]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004c5c:	f023 0301 	bic.w	r3, r3, #1
 8004c60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c64:	4b98      	ldr	r3, [pc, #608]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c6a:	4a97      	ldr	r2, [pc, #604]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004c6c:	f023 0304 	bic.w	r3, r3, #4
 8004c70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d016      	beq.n	8004caa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c7c:	f7fd fb7e 	bl	800237c <HAL_GetTick>
 8004c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c82:	e00a      	b.n	8004c9a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c84:	f7fd fb7a 	bl	800237c <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e12a      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c9a:	4b8b      	ldr	r3, [pc, #556]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d0ed      	beq.n	8004c84 <HAL_RCC_OscConfig+0x53c>
 8004ca8:	e015      	b.n	8004cd6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004caa:	f7fd fb67 	bl	800237c <HAL_GetTick>
 8004cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cb0:	e00a      	b.n	8004cc8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cb2:	f7fd fb63 	bl	800237c <HAL_GetTick>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e113      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cc8:	4b7f      	ldr	r3, [pc, #508]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1ed      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cd6:	7ffb      	ldrb	r3, [r7, #31]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d105      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cdc:	4b7a      	ldr	r3, [pc, #488]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce0:	4a79      	ldr	r2, [pc, #484]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004ce2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ce6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f000 80fe 	beq.w	8004eee <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf6:	2b02      	cmp	r3, #2
 8004cf8:	f040 80d0 	bne.w	8004e9c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004cfc:	4b72      	ldr	r3, [pc, #456]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f003 0203 	and.w	r2, r3, #3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d130      	bne.n	8004d72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d127      	bne.n	8004d72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d11f      	bne.n	8004d72 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d3c:	2a07      	cmp	r2, #7
 8004d3e:	bf14      	ite	ne
 8004d40:	2201      	movne	r2, #1
 8004d42:	2200      	moveq	r2, #0
 8004d44:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d113      	bne.n	8004d72 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d54:	085b      	lsrs	r3, r3, #1
 8004d56:	3b01      	subs	r3, #1
 8004d58:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d109      	bne.n	8004d72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d68:	085b      	lsrs	r3, r3, #1
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d06e      	beq.n	8004e50 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	2b0c      	cmp	r3, #12
 8004d76:	d069      	beq.n	8004e4c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d78:	4b53      	ldr	r3, [pc, #332]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d105      	bne.n	8004d90 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004d84:	4b50      	ldr	r3, [pc, #320]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e0ad      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d94:	4b4c      	ldr	r3, [pc, #304]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a4b      	ldr	r2, [pc, #300]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004d9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d9e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004da0:	f7fd faec 	bl	800237c <HAL_GetTick>
 8004da4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004da6:	e008      	b.n	8004dba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004da8:	f7fd fae8 	bl	800237c <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e09a      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dba:	4b43      	ldr	r3, [pc, #268]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d1f0      	bne.n	8004da8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dc6:	4b40      	ldr	r3, [pc, #256]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004dc8:	68da      	ldr	r2, [r3, #12]
 8004dca:	4b40      	ldr	r3, [pc, #256]	@ (8004ecc <HAL_RCC_OscConfig+0x784>)
 8004dcc:	4013      	ands	r3, r2
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004dd6:	3a01      	subs	r2, #1
 8004dd8:	0112      	lsls	r2, r2, #4
 8004dda:	4311      	orrs	r1, r2
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004de0:	0212      	lsls	r2, r2, #8
 8004de2:	4311      	orrs	r1, r2
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004de8:	0852      	lsrs	r2, r2, #1
 8004dea:	3a01      	subs	r2, #1
 8004dec:	0552      	lsls	r2, r2, #21
 8004dee:	4311      	orrs	r1, r2
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004df4:	0852      	lsrs	r2, r2, #1
 8004df6:	3a01      	subs	r2, #1
 8004df8:	0652      	lsls	r2, r2, #25
 8004dfa:	4311      	orrs	r1, r2
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004e00:	0912      	lsrs	r2, r2, #4
 8004e02:	0452      	lsls	r2, r2, #17
 8004e04:	430a      	orrs	r2, r1
 8004e06:	4930      	ldr	r1, [pc, #192]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004e0c:	4b2e      	ldr	r3, [pc, #184]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a2d      	ldr	r2, [pc, #180]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e18:	4b2b      	ldr	r3, [pc, #172]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	4a2a      	ldr	r2, [pc, #168]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e24:	f7fd faaa 	bl	800237c <HAL_GetTick>
 8004e28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e2c:	f7fd faa6 	bl	800237c <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e058      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e3e:	4b22      	ldr	r3, [pc, #136]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0f0      	beq.n	8004e2c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e4a:	e050      	b.n	8004eee <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e04f      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e50:	4b1d      	ldr	r3, [pc, #116]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d148      	bne.n	8004eee <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a19      	ldr	r2, [pc, #100]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e66:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e68:	4b17      	ldr	r3, [pc, #92]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	4a16      	ldr	r2, [pc, #88]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e72:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e74:	f7fd fa82 	bl	800237c <HAL_GetTick>
 8004e78:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e7a:	e008      	b.n	8004e8e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e7c:	f7fd fa7e 	bl	800237c <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d901      	bls.n	8004e8e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e030      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d0f0      	beq.n	8004e7c <HAL_RCC_OscConfig+0x734>
 8004e9a:	e028      	b.n	8004eee <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	2b0c      	cmp	r3, #12
 8004ea0:	d023      	beq.n	8004eea <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ea2:	4b09      	ldr	r3, [pc, #36]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a08      	ldr	r2, [pc, #32]	@ (8004ec8 <HAL_RCC_OscConfig+0x780>)
 8004ea8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004eac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eae:	f7fd fa65 	bl	800237c <HAL_GetTick>
 8004eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eb4:	e00c      	b.n	8004ed0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb6:	f7fd fa61 	bl	800237c <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d905      	bls.n	8004ed0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e013      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ed0:	4b09      	ldr	r3, [pc, #36]	@ (8004ef8 <HAL_RCC_OscConfig+0x7b0>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d1ec      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004edc:	4b06      	ldr	r3, [pc, #24]	@ (8004ef8 <HAL_RCC_OscConfig+0x7b0>)
 8004ede:	68da      	ldr	r2, [r3, #12]
 8004ee0:	4905      	ldr	r1, [pc, #20]	@ (8004ef8 <HAL_RCC_OscConfig+0x7b0>)
 8004ee2:	4b06      	ldr	r3, [pc, #24]	@ (8004efc <HAL_RCC_OscConfig+0x7b4>)
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	60cb      	str	r3, [r1, #12]
 8004ee8:	e001      	b.n	8004eee <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e000      	b.n	8004ef0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3720      	adds	r7, #32
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	40021000 	.word	0x40021000
 8004efc:	feeefffc 	.word	0xfeeefffc

08004f00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e0e7      	b.n	80050e4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f14:	4b75      	ldr	r3, [pc, #468]	@ (80050ec <HAL_RCC_ClockConfig+0x1ec>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0307 	and.w	r3, r3, #7
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d910      	bls.n	8004f44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f22:	4b72      	ldr	r3, [pc, #456]	@ (80050ec <HAL_RCC_ClockConfig+0x1ec>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f023 0207 	bic.w	r2, r3, #7
 8004f2a:	4970      	ldr	r1, [pc, #448]	@ (80050ec <HAL_RCC_ClockConfig+0x1ec>)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f32:	4b6e      	ldr	r3, [pc, #440]	@ (80050ec <HAL_RCC_ClockConfig+0x1ec>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	683a      	ldr	r2, [r7, #0]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d001      	beq.n	8004f44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e0cf      	b.n	80050e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d010      	beq.n	8004f72 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	689a      	ldr	r2, [r3, #8]
 8004f54:	4b66      	ldr	r3, [pc, #408]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d908      	bls.n	8004f72 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f60:	4b63      	ldr	r3, [pc, #396]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	4960      	ldr	r1, [pc, #384]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d04c      	beq.n	8005018 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	2b03      	cmp	r3, #3
 8004f84:	d107      	bne.n	8004f96 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f86:	4b5a      	ldr	r3, [pc, #360]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d121      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e0a6      	b.n	80050e4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	d107      	bne.n	8004fae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f9e:	4b54      	ldr	r3, [pc, #336]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d115      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e09a      	b.n	80050e4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d107      	bne.n	8004fc6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004fb6:	4b4e      	ldr	r3, [pc, #312]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d109      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e08e      	b.n	80050e4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fc6:	4b4a      	ldr	r3, [pc, #296]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d101      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e086      	b.n	80050e4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fd6:	4b46      	ldr	r3, [pc, #280]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f023 0203 	bic.w	r2, r3, #3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	4943      	ldr	r1, [pc, #268]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe8:	f7fd f9c8 	bl	800237c <HAL_GetTick>
 8004fec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fee:	e00a      	b.n	8005006 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ff0:	f7fd f9c4 	bl	800237c <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e06e      	b.n	80050e4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005006:	4b3a      	ldr	r3, [pc, #232]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f003 020c 	and.w	r2, r3, #12
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	429a      	cmp	r2, r3
 8005016:	d1eb      	bne.n	8004ff0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d010      	beq.n	8005046 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689a      	ldr	r2, [r3, #8]
 8005028:	4b31      	ldr	r3, [pc, #196]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005030:	429a      	cmp	r2, r3
 8005032:	d208      	bcs.n	8005046 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005034:	4b2e      	ldr	r3, [pc, #184]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	492b      	ldr	r1, [pc, #172]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005042:	4313      	orrs	r3, r2
 8005044:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005046:	4b29      	ldr	r3, [pc, #164]	@ (80050ec <HAL_RCC_ClockConfig+0x1ec>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	429a      	cmp	r2, r3
 8005052:	d210      	bcs.n	8005076 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005054:	4b25      	ldr	r3, [pc, #148]	@ (80050ec <HAL_RCC_ClockConfig+0x1ec>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f023 0207 	bic.w	r2, r3, #7
 800505c:	4923      	ldr	r1, [pc, #140]	@ (80050ec <HAL_RCC_ClockConfig+0x1ec>)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	4313      	orrs	r3, r2
 8005062:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005064:	4b21      	ldr	r3, [pc, #132]	@ (80050ec <HAL_RCC_ClockConfig+0x1ec>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0307 	and.w	r3, r3, #7
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	429a      	cmp	r2, r3
 8005070:	d001      	beq.n	8005076 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e036      	b.n	80050e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0304 	and.w	r3, r3, #4
 800507e:	2b00      	cmp	r3, #0
 8005080:	d008      	beq.n	8005094 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005082:	4b1b      	ldr	r3, [pc, #108]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	4918      	ldr	r1, [pc, #96]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005090:	4313      	orrs	r3, r2
 8005092:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0308 	and.w	r3, r3, #8
 800509c:	2b00      	cmp	r3, #0
 800509e:	d009      	beq.n	80050b4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050a0:	4b13      	ldr	r3, [pc, #76]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	00db      	lsls	r3, r3, #3
 80050ae:	4910      	ldr	r1, [pc, #64]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 80050b0:	4313      	orrs	r3, r2
 80050b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050b4:	f000 f824 	bl	8005100 <HAL_RCC_GetSysClockFreq>
 80050b8:	4602      	mov	r2, r0
 80050ba:	4b0d      	ldr	r3, [pc, #52]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f0>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	091b      	lsrs	r3, r3, #4
 80050c0:	f003 030f 	and.w	r3, r3, #15
 80050c4:	490b      	ldr	r1, [pc, #44]	@ (80050f4 <HAL_RCC_ClockConfig+0x1f4>)
 80050c6:	5ccb      	ldrb	r3, [r1, r3]
 80050c8:	f003 031f 	and.w	r3, r3, #31
 80050cc:	fa22 f303 	lsr.w	r3, r2, r3
 80050d0:	4a09      	ldr	r2, [pc, #36]	@ (80050f8 <HAL_RCC_ClockConfig+0x1f8>)
 80050d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050d4:	4b09      	ldr	r3, [pc, #36]	@ (80050fc <HAL_RCC_ClockConfig+0x1fc>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4618      	mov	r0, r3
 80050da:	f7fd f913 	bl	8002304 <HAL_InitTick>
 80050de:	4603      	mov	r3, r0
 80050e0:	72fb      	strb	r3, [r7, #11]

  return status;
 80050e2:	7afb      	ldrb	r3, [r7, #11]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	40022000 	.word	0x40022000
 80050f0:	40021000 	.word	0x40021000
 80050f4:	0800d3e4 	.word	0x0800d3e4
 80050f8:	20000000 	.word	0x20000000
 80050fc:	20000004 	.word	0x20000004

08005100 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005100:	b480      	push	{r7}
 8005102:	b089      	sub	sp, #36	@ 0x24
 8005104:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005106:	2300      	movs	r3, #0
 8005108:	61fb      	str	r3, [r7, #28]
 800510a:	2300      	movs	r3, #0
 800510c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800510e:	4b3e      	ldr	r3, [pc, #248]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x108>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f003 030c 	and.w	r3, r3, #12
 8005116:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005118:	4b3b      	ldr	r3, [pc, #236]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x108>)
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	f003 0303 	and.w	r3, r3, #3
 8005120:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d005      	beq.n	8005134 <HAL_RCC_GetSysClockFreq+0x34>
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	2b0c      	cmp	r3, #12
 800512c:	d121      	bne.n	8005172 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d11e      	bne.n	8005172 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005134:	4b34      	ldr	r3, [pc, #208]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x108>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0308 	and.w	r3, r3, #8
 800513c:	2b00      	cmp	r3, #0
 800513e:	d107      	bne.n	8005150 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005140:	4b31      	ldr	r3, [pc, #196]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x108>)
 8005142:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005146:	0a1b      	lsrs	r3, r3, #8
 8005148:	f003 030f 	and.w	r3, r3, #15
 800514c:	61fb      	str	r3, [r7, #28]
 800514e:	e005      	b.n	800515c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005150:	4b2d      	ldr	r3, [pc, #180]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x108>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	091b      	lsrs	r3, r3, #4
 8005156:	f003 030f 	and.w	r3, r3, #15
 800515a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800515c:	4a2b      	ldr	r2, [pc, #172]	@ (800520c <HAL_RCC_GetSysClockFreq+0x10c>)
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005164:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10d      	bne.n	8005188 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005170:	e00a      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	2b04      	cmp	r3, #4
 8005176:	d102      	bne.n	800517e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005178:	4b25      	ldr	r3, [pc, #148]	@ (8005210 <HAL_RCC_GetSysClockFreq+0x110>)
 800517a:	61bb      	str	r3, [r7, #24]
 800517c:	e004      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	2b08      	cmp	r3, #8
 8005182:	d101      	bne.n	8005188 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005184:	4b23      	ldr	r3, [pc, #140]	@ (8005214 <HAL_RCC_GetSysClockFreq+0x114>)
 8005186:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	2b0c      	cmp	r3, #12
 800518c:	d134      	bne.n	80051f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800518e:	4b1e      	ldr	r3, [pc, #120]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x108>)
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	f003 0303 	and.w	r3, r3, #3
 8005196:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	2b02      	cmp	r3, #2
 800519c:	d003      	beq.n	80051a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	2b03      	cmp	r3, #3
 80051a2:	d003      	beq.n	80051ac <HAL_RCC_GetSysClockFreq+0xac>
 80051a4:	e005      	b.n	80051b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80051a6:	4b1a      	ldr	r3, [pc, #104]	@ (8005210 <HAL_RCC_GetSysClockFreq+0x110>)
 80051a8:	617b      	str	r3, [r7, #20]
      break;
 80051aa:	e005      	b.n	80051b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80051ac:	4b19      	ldr	r3, [pc, #100]	@ (8005214 <HAL_RCC_GetSysClockFreq+0x114>)
 80051ae:	617b      	str	r3, [r7, #20]
      break;
 80051b0:	e002      	b.n	80051b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	617b      	str	r3, [r7, #20]
      break;
 80051b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051b8:	4b13      	ldr	r3, [pc, #76]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x108>)
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	091b      	lsrs	r3, r3, #4
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	3301      	adds	r3, #1
 80051c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051c6:	4b10      	ldr	r3, [pc, #64]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x108>)
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	0a1b      	lsrs	r3, r3, #8
 80051cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	fb03 f202 	mul.w	r2, r3, r2
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051de:	4b0a      	ldr	r3, [pc, #40]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x108>)
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	0e5b      	lsrs	r3, r3, #25
 80051e4:	f003 0303 	and.w	r3, r3, #3
 80051e8:	3301      	adds	r3, #1
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80051f8:	69bb      	ldr	r3, [r7, #24]
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3724      	adds	r7, #36	@ 0x24
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	40021000 	.word	0x40021000
 800520c:	0800d3fc 	.word	0x0800d3fc
 8005210:	00f42400 	.word	0x00f42400
 8005214:	007a1200 	.word	0x007a1200

08005218 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005218:	b480      	push	{r7}
 800521a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800521c:	4b03      	ldr	r3, [pc, #12]	@ (800522c <HAL_RCC_GetHCLKFreq+0x14>)
 800521e:	681b      	ldr	r3, [r3, #0]
}
 8005220:	4618      	mov	r0, r3
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	20000000 	.word	0x20000000

08005230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005234:	f7ff fff0 	bl	8005218 <HAL_RCC_GetHCLKFreq>
 8005238:	4602      	mov	r2, r0
 800523a:	4b06      	ldr	r3, [pc, #24]	@ (8005254 <HAL_RCC_GetPCLK1Freq+0x24>)
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	0a1b      	lsrs	r3, r3, #8
 8005240:	f003 0307 	and.w	r3, r3, #7
 8005244:	4904      	ldr	r1, [pc, #16]	@ (8005258 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005246:	5ccb      	ldrb	r3, [r1, r3]
 8005248:	f003 031f 	and.w	r3, r3, #31
 800524c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005250:	4618      	mov	r0, r3
 8005252:	bd80      	pop	{r7, pc}
 8005254:	40021000 	.word	0x40021000
 8005258:	0800d3f4 	.word	0x0800d3f4

0800525c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005260:	f7ff ffda 	bl	8005218 <HAL_RCC_GetHCLKFreq>
 8005264:	4602      	mov	r2, r0
 8005266:	4b06      	ldr	r3, [pc, #24]	@ (8005280 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	0adb      	lsrs	r3, r3, #11
 800526c:	f003 0307 	and.w	r3, r3, #7
 8005270:	4904      	ldr	r1, [pc, #16]	@ (8005284 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005272:	5ccb      	ldrb	r3, [r1, r3]
 8005274:	f003 031f 	and.w	r3, r3, #31
 8005278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800527c:	4618      	mov	r0, r3
 800527e:	bd80      	pop	{r7, pc}
 8005280:	40021000 	.word	0x40021000
 8005284:	0800d3f4 	.word	0x0800d3f4

08005288 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005290:	2300      	movs	r3, #0
 8005292:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005294:	4b2a      	ldr	r3, [pc, #168]	@ (8005340 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80052a0:	f7ff f9ee 	bl	8004680 <HAL_PWREx_GetVoltageRange>
 80052a4:	6178      	str	r0, [r7, #20]
 80052a6:	e014      	b.n	80052d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80052a8:	4b25      	ldr	r3, [pc, #148]	@ (8005340 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ac:	4a24      	ldr	r2, [pc, #144]	@ (8005340 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80052b4:	4b22      	ldr	r3, [pc, #136]	@ (8005340 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052bc:	60fb      	str	r3, [r7, #12]
 80052be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80052c0:	f7ff f9de 	bl	8004680 <HAL_PWREx_GetVoltageRange>
 80052c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80052c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005340 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ca:	4a1d      	ldr	r2, [pc, #116]	@ (8005340 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052d8:	d10b      	bne.n	80052f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2b80      	cmp	r3, #128	@ 0x80
 80052de:	d919      	bls.n	8005314 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80052e4:	d902      	bls.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052e6:	2302      	movs	r3, #2
 80052e8:	613b      	str	r3, [r7, #16]
 80052ea:	e013      	b.n	8005314 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052ec:	2301      	movs	r3, #1
 80052ee:	613b      	str	r3, [r7, #16]
 80052f0:	e010      	b.n	8005314 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b80      	cmp	r3, #128	@ 0x80
 80052f6:	d902      	bls.n	80052fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80052f8:	2303      	movs	r3, #3
 80052fa:	613b      	str	r3, [r7, #16]
 80052fc:	e00a      	b.n	8005314 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2b80      	cmp	r3, #128	@ 0x80
 8005302:	d102      	bne.n	800530a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005304:	2302      	movs	r3, #2
 8005306:	613b      	str	r3, [r7, #16]
 8005308:	e004      	b.n	8005314 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b70      	cmp	r3, #112	@ 0x70
 800530e:	d101      	bne.n	8005314 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005310:	2301      	movs	r3, #1
 8005312:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005314:	4b0b      	ldr	r3, [pc, #44]	@ (8005344 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f023 0207 	bic.w	r2, r3, #7
 800531c:	4909      	ldr	r1, [pc, #36]	@ (8005344 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	4313      	orrs	r3, r2
 8005322:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005324:	4b07      	ldr	r3, [pc, #28]	@ (8005344 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0307 	and.w	r3, r3, #7
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	429a      	cmp	r2, r3
 8005330:	d001      	beq.n	8005336 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e000      	b.n	8005338 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3718      	adds	r7, #24
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}
 8005340:	40021000 	.word	0x40021000
 8005344:	40022000 	.word	0x40022000

08005348 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005350:	2300      	movs	r3, #0
 8005352:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005354:	2300      	movs	r3, #0
 8005356:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005360:	2b00      	cmp	r3, #0
 8005362:	d041      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005368:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800536c:	d02a      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800536e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005372:	d824      	bhi.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005374:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005378:	d008      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800537a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800537e:	d81e      	bhi.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00a      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005384:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005388:	d010      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800538a:	e018      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800538c:	4b86      	ldr	r3, [pc, #536]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	4a85      	ldr	r2, [pc, #532]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005392:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005396:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005398:	e015      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	3304      	adds	r3, #4
 800539e:	2100      	movs	r1, #0
 80053a0:	4618      	mov	r0, r3
 80053a2:	f000 fabb 	bl	800591c <RCCEx_PLLSAI1_Config>
 80053a6:	4603      	mov	r3, r0
 80053a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053aa:	e00c      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	3320      	adds	r3, #32
 80053b0:	2100      	movs	r1, #0
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 fba6 	bl	8005b04 <RCCEx_PLLSAI2_Config>
 80053b8:	4603      	mov	r3, r0
 80053ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053bc:	e003      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	74fb      	strb	r3, [r7, #19]
      break;
 80053c2:	e000      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80053c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053c6:	7cfb      	ldrb	r3, [r7, #19]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d10b      	bne.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053cc:	4b76      	ldr	r3, [pc, #472]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053da:	4973      	ldr	r1, [pc, #460]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053dc:	4313      	orrs	r3, r2
 80053de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80053e2:	e001      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053e4:	7cfb      	ldrb	r3, [r7, #19]
 80053e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d041      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053fc:	d02a      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80053fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005402:	d824      	bhi.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005404:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005408:	d008      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800540a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800540e:	d81e      	bhi.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00a      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005418:	d010      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800541a:	e018      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800541c:	4b62      	ldr	r3, [pc, #392]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	4a61      	ldr	r2, [pc, #388]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005422:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005426:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005428:	e015      	b.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	3304      	adds	r3, #4
 800542e:	2100      	movs	r1, #0
 8005430:	4618      	mov	r0, r3
 8005432:	f000 fa73 	bl	800591c <RCCEx_PLLSAI1_Config>
 8005436:	4603      	mov	r3, r0
 8005438:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800543a:	e00c      	b.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	3320      	adds	r3, #32
 8005440:	2100      	movs	r1, #0
 8005442:	4618      	mov	r0, r3
 8005444:	f000 fb5e 	bl	8005b04 <RCCEx_PLLSAI2_Config>
 8005448:	4603      	mov	r3, r0
 800544a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800544c:	e003      	b.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	74fb      	strb	r3, [r7, #19]
      break;
 8005452:	e000      	b.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005454:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005456:	7cfb      	ldrb	r3, [r7, #19]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10b      	bne.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800545c:	4b52      	ldr	r3, [pc, #328]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800545e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005462:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800546a:	494f      	ldr	r1, [pc, #316]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800546c:	4313      	orrs	r3, r2
 800546e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005472:	e001      	b.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005474:	7cfb      	ldrb	r3, [r7, #19]
 8005476:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 80a0 	beq.w	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005486:	2300      	movs	r3, #0
 8005488:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800548a:	4b47      	ldr	r3, [pc, #284]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800548c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800548e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005496:	2301      	movs	r3, #1
 8005498:	e000      	b.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800549a:	2300      	movs	r3, #0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00d      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054a0:	4b41      	ldr	r3, [pc, #260]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054a4:	4a40      	ldr	r2, [pc, #256]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80054ac:	4b3e      	ldr	r3, [pc, #248]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054b4:	60bb      	str	r3, [r7, #8]
 80054b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054b8:	2301      	movs	r3, #1
 80054ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054bc:	4b3b      	ldr	r3, [pc, #236]	@ (80055ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a3a      	ldr	r2, [pc, #232]	@ (80055ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80054c8:	f7fc ff58 	bl	800237c <HAL_GetTick>
 80054cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054ce:	e009      	b.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054d0:	f7fc ff54 	bl	800237c <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d902      	bls.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	74fb      	strb	r3, [r7, #19]
        break;
 80054e2:	e005      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054e4:	4b31      	ldr	r3, [pc, #196]	@ (80055ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0ef      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80054f0:	7cfb      	ldrb	r3, [r7, #19]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d15c      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80054f6:	4b2c      	ldr	r3, [pc, #176]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005500:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d01f      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	429a      	cmp	r2, r3
 8005512:	d019      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005514:	4b24      	ldr	r3, [pc, #144]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800551a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800551e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005520:	4b21      	ldr	r3, [pc, #132]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005526:	4a20      	ldr	r2, [pc, #128]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800552c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005530:	4b1d      	ldr	r3, [pc, #116]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005536:	4a1c      	ldr	r2, [pc, #112]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800553c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005540:	4a19      	ldr	r2, [pc, #100]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f003 0301 	and.w	r3, r3, #1
 800554e:	2b00      	cmp	r3, #0
 8005550:	d016      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005552:	f7fc ff13 	bl	800237c <HAL_GetTick>
 8005556:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005558:	e00b      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800555a:	f7fc ff0f 	bl	800237c <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005568:	4293      	cmp	r3, r2
 800556a:	d902      	bls.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	74fb      	strb	r3, [r7, #19]
            break;
 8005570:	e006      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005572:	4b0d      	ldr	r3, [pc, #52]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005578:	f003 0302 	and.w	r3, r3, #2
 800557c:	2b00      	cmp	r3, #0
 800557e:	d0ec      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005580:	7cfb      	ldrb	r3, [r7, #19]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10c      	bne.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005586:	4b08      	ldr	r3, [pc, #32]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005588:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800558c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005596:	4904      	ldr	r1, [pc, #16]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005598:	4313      	orrs	r3, r2
 800559a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800559e:	e009      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80055a0:	7cfb      	ldrb	r3, [r7, #19]
 80055a2:	74bb      	strb	r3, [r7, #18]
 80055a4:	e006      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80055a6:	bf00      	nop
 80055a8:	40021000 	.word	0x40021000
 80055ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b0:	7cfb      	ldrb	r3, [r7, #19]
 80055b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055b4:	7c7b      	ldrb	r3, [r7, #17]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d105      	bne.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055ba:	4b9e      	ldr	r3, [pc, #632]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055be:	4a9d      	ldr	r2, [pc, #628]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00a      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80055d2:	4b98      	ldr	r3, [pc, #608]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d8:	f023 0203 	bic.w	r2, r3, #3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e0:	4994      	ldr	r1, [pc, #592]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 0302 	and.w	r3, r3, #2
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00a      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80055f4:	4b8f      	ldr	r3, [pc, #572]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055fa:	f023 020c 	bic.w	r2, r3, #12
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005602:	498c      	ldr	r1, [pc, #560]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005604:	4313      	orrs	r3, r2
 8005606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0304 	and.w	r3, r3, #4
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00a      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005616:	4b87      	ldr	r3, [pc, #540]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800561c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005624:	4983      	ldr	r1, [pc, #524]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005626:	4313      	orrs	r3, r2
 8005628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0308 	and.w	r3, r3, #8
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00a      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005638:	4b7e      	ldr	r3, [pc, #504]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800563a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800563e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005646:	497b      	ldr	r1, [pc, #492]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005648:	4313      	orrs	r3, r2
 800564a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0310 	and.w	r3, r3, #16
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800565a:	4b76      	ldr	r3, [pc, #472]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800565c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005660:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005668:	4972      	ldr	r1, [pc, #456]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800566a:	4313      	orrs	r3, r2
 800566c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0320 	and.w	r3, r3, #32
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00a      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800567c:	4b6d      	ldr	r3, [pc, #436]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800567e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005682:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800568a:	496a      	ldr	r1, [pc, #424]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800568c:	4313      	orrs	r3, r2
 800568e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00a      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800569e:	4b65      	ldr	r3, [pc, #404]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ac:	4961      	ldr	r1, [pc, #388]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00a      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056c0:	4b5c      	ldr	r3, [pc, #368]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ce:	4959      	ldr	r1, [pc, #356]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00a      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056e2:	4b54      	ldr	r3, [pc, #336]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056f0:	4950      	ldr	r1, [pc, #320]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00a      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005704:	4b4b      	ldr	r3, [pc, #300]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800570a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005712:	4948      	ldr	r1, [pc, #288]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005714:	4313      	orrs	r3, r2
 8005716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00a      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005726:	4b43      	ldr	r3, [pc, #268]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800572c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005734:	493f      	ldr	r1, [pc, #252]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005736:	4313      	orrs	r3, r2
 8005738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d028      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005748:	4b3a      	ldr	r3, [pc, #232]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800574a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800574e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005756:	4937      	ldr	r1, [pc, #220]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005758:	4313      	orrs	r3, r2
 800575a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005762:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005766:	d106      	bne.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005768:	4b32      	ldr	r3, [pc, #200]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	4a31      	ldr	r2, [pc, #196]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800576e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005772:	60d3      	str	r3, [r2, #12]
 8005774:	e011      	b.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800577a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800577e:	d10c      	bne.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	3304      	adds	r3, #4
 8005784:	2101      	movs	r1, #1
 8005786:	4618      	mov	r0, r3
 8005788:	f000 f8c8 	bl	800591c <RCCEx_PLLSAI1_Config>
 800578c:	4603      	mov	r3, r0
 800578e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005790:	7cfb      	ldrb	r3, [r7, #19]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005796:	7cfb      	ldrb	r3, [r7, #19]
 8005798:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d028      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80057a6:	4b23      	ldr	r3, [pc, #140]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057b4:	491f      	ldr	r1, [pc, #124]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057b6:	4313      	orrs	r3, r2
 80057b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057c4:	d106      	bne.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057d0:	60d3      	str	r3, [r2, #12]
 80057d2:	e011      	b.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057dc:	d10c      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	3304      	adds	r3, #4
 80057e2:	2101      	movs	r1, #1
 80057e4:	4618      	mov	r0, r3
 80057e6:	f000 f899 	bl	800591c <RCCEx_PLLSAI1_Config>
 80057ea:	4603      	mov	r3, r0
 80057ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057ee:	7cfb      	ldrb	r3, [r7, #19]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d001      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80057f4:	7cfb      	ldrb	r3, [r7, #19]
 80057f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d02b      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005804:	4b0b      	ldr	r3, [pc, #44]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005812:	4908      	ldr	r1, [pc, #32]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005814:	4313      	orrs	r3, r2
 8005816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800581e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005822:	d109      	bne.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005824:	4b03      	ldr	r3, [pc, #12]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	4a02      	ldr	r2, [pc, #8]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800582a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800582e:	60d3      	str	r3, [r2, #12]
 8005830:	e014      	b.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005832:	bf00      	nop
 8005834:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800583c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005840:	d10c      	bne.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	3304      	adds	r3, #4
 8005846:	2101      	movs	r1, #1
 8005848:	4618      	mov	r0, r3
 800584a:	f000 f867 	bl	800591c <RCCEx_PLLSAI1_Config>
 800584e:	4603      	mov	r3, r0
 8005850:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005852:	7cfb      	ldrb	r3, [r7, #19]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005858:	7cfb      	ldrb	r3, [r7, #19]
 800585a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d02f      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005868:	4b2b      	ldr	r3, [pc, #172]	@ (8005918 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800586a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800586e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005876:	4928      	ldr	r1, [pc, #160]	@ (8005918 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005878:	4313      	orrs	r3, r2
 800587a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005882:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005886:	d10d      	bne.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	3304      	adds	r3, #4
 800588c:	2102      	movs	r1, #2
 800588e:	4618      	mov	r0, r3
 8005890:	f000 f844 	bl	800591c <RCCEx_PLLSAI1_Config>
 8005894:	4603      	mov	r3, r0
 8005896:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005898:	7cfb      	ldrb	r3, [r7, #19]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d014      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800589e:	7cfb      	ldrb	r3, [r7, #19]
 80058a0:	74bb      	strb	r3, [r7, #18]
 80058a2:	e011      	b.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058ac:	d10c      	bne.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	3320      	adds	r3, #32
 80058b2:	2102      	movs	r1, #2
 80058b4:	4618      	mov	r0, r3
 80058b6:	f000 f925 	bl	8005b04 <RCCEx_PLLSAI2_Config>
 80058ba:	4603      	mov	r3, r0
 80058bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058be:	7cfb      	ldrb	r3, [r7, #19]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d001      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80058c4:	7cfb      	ldrb	r3, [r7, #19]
 80058c6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00a      	beq.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058d4:	4b10      	ldr	r3, [pc, #64]	@ (8005918 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058da:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058e2:	490d      	ldr	r1, [pc, #52]	@ (8005918 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058e4:	4313      	orrs	r3, r2
 80058e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00b      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058f6:	4b08      	ldr	r3, [pc, #32]	@ (8005918 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058fc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005906:	4904      	ldr	r1, [pc, #16]	@ (8005918 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005908:	4313      	orrs	r3, r2
 800590a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800590e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005910:	4618      	mov	r0, r3
 8005912:	3718      	adds	r7, #24
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	40021000 	.word	0x40021000

0800591c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005926:	2300      	movs	r3, #0
 8005928:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800592a:	4b75      	ldr	r3, [pc, #468]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	f003 0303 	and.w	r3, r3, #3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d018      	beq.n	8005968 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005936:	4b72      	ldr	r3, [pc, #456]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	f003 0203 	and.w	r2, r3, #3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	429a      	cmp	r2, r3
 8005944:	d10d      	bne.n	8005962 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
       ||
 800594a:	2b00      	cmp	r3, #0
 800594c:	d009      	beq.n	8005962 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800594e:	4b6c      	ldr	r3, [pc, #432]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	091b      	lsrs	r3, r3, #4
 8005954:	f003 0307 	and.w	r3, r3, #7
 8005958:	1c5a      	adds	r2, r3, #1
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
       ||
 800595e:	429a      	cmp	r2, r3
 8005960:	d047      	beq.n	80059f2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	73fb      	strb	r3, [r7, #15]
 8005966:	e044      	b.n	80059f2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b03      	cmp	r3, #3
 800596e:	d018      	beq.n	80059a2 <RCCEx_PLLSAI1_Config+0x86>
 8005970:	2b03      	cmp	r3, #3
 8005972:	d825      	bhi.n	80059c0 <RCCEx_PLLSAI1_Config+0xa4>
 8005974:	2b01      	cmp	r3, #1
 8005976:	d002      	beq.n	800597e <RCCEx_PLLSAI1_Config+0x62>
 8005978:	2b02      	cmp	r3, #2
 800597a:	d009      	beq.n	8005990 <RCCEx_PLLSAI1_Config+0x74>
 800597c:	e020      	b.n	80059c0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800597e:	4b60      	ldr	r3, [pc, #384]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b00      	cmp	r3, #0
 8005988:	d11d      	bne.n	80059c6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800598e:	e01a      	b.n	80059c6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005990:	4b5b      	ldr	r3, [pc, #364]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005998:	2b00      	cmp	r3, #0
 800599a:	d116      	bne.n	80059ca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059a0:	e013      	b.n	80059ca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80059a2:	4b57      	ldr	r3, [pc, #348]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10f      	bne.n	80059ce <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80059ae:	4b54      	ldr	r3, [pc, #336]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d109      	bne.n	80059ce <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80059be:	e006      	b.n	80059ce <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	73fb      	strb	r3, [r7, #15]
      break;
 80059c4:	e004      	b.n	80059d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059c6:	bf00      	nop
 80059c8:	e002      	b.n	80059d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059ca:	bf00      	nop
 80059cc:	e000      	b.n	80059d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80059d0:	7bfb      	ldrb	r3, [r7, #15]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10d      	bne.n	80059f2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80059d6:	4b4a      	ldr	r3, [pc, #296]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6819      	ldr	r1, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	3b01      	subs	r3, #1
 80059e8:	011b      	lsls	r3, r3, #4
 80059ea:	430b      	orrs	r3, r1
 80059ec:	4944      	ldr	r1, [pc, #272]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80059f2:	7bfb      	ldrb	r3, [r7, #15]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d17d      	bne.n	8005af4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80059f8:	4b41      	ldr	r3, [pc, #260]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a40      	ldr	r2, [pc, #256]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005a02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a04:	f7fc fcba 	bl	800237c <HAL_GetTick>
 8005a08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a0a:	e009      	b.n	8005a20 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a0c:	f7fc fcb6 	bl	800237c <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d902      	bls.n	8005a20 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	73fb      	strb	r3, [r7, #15]
        break;
 8005a1e:	e005      	b.n	8005a2c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a20:	4b37      	ldr	r3, [pc, #220]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1ef      	bne.n	8005a0c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a2c:	7bfb      	ldrb	r3, [r7, #15]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d160      	bne.n	8005af4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d111      	bne.n	8005a5c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a38:	4b31      	ldr	r3, [pc, #196]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005a40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	6892      	ldr	r2, [r2, #8]
 8005a48:	0211      	lsls	r1, r2, #8
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	68d2      	ldr	r2, [r2, #12]
 8005a4e:	0912      	lsrs	r2, r2, #4
 8005a50:	0452      	lsls	r2, r2, #17
 8005a52:	430a      	orrs	r2, r1
 8005a54:	492a      	ldr	r1, [pc, #168]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	610b      	str	r3, [r1, #16]
 8005a5a:	e027      	b.n	8005aac <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d112      	bne.n	8005a88 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a62:	4b27      	ldr	r3, [pc, #156]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005a6a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	6892      	ldr	r2, [r2, #8]
 8005a72:	0211      	lsls	r1, r2, #8
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	6912      	ldr	r2, [r2, #16]
 8005a78:	0852      	lsrs	r2, r2, #1
 8005a7a:	3a01      	subs	r2, #1
 8005a7c:	0552      	lsls	r2, r2, #21
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	491f      	ldr	r1, [pc, #124]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a82:	4313      	orrs	r3, r2
 8005a84:	610b      	str	r3, [r1, #16]
 8005a86:	e011      	b.n	8005aac <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a88:	4b1d      	ldr	r3, [pc, #116]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a90:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	6892      	ldr	r2, [r2, #8]
 8005a98:	0211      	lsls	r1, r2, #8
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	6952      	ldr	r2, [r2, #20]
 8005a9e:	0852      	lsrs	r2, r2, #1
 8005aa0:	3a01      	subs	r2, #1
 8005aa2:	0652      	lsls	r2, r2, #25
 8005aa4:	430a      	orrs	r2, r1
 8005aa6:	4916      	ldr	r1, [pc, #88]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005aac:	4b14      	ldr	r3, [pc, #80]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a13      	ldr	r2, [pc, #76]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ab2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005ab6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ab8:	f7fc fc60 	bl	800237c <HAL_GetTick>
 8005abc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005abe:	e009      	b.n	8005ad4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ac0:	f7fc fc5c 	bl	800237c <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d902      	bls.n	8005ad4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	73fb      	strb	r3, [r7, #15]
          break;
 8005ad2:	e005      	b.n	8005ae0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d0ef      	beq.n	8005ac0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005ae0:	7bfb      	ldrb	r3, [r7, #15]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d106      	bne.n	8005af4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005ae6:	4b06      	ldr	r3, [pc, #24]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ae8:	691a      	ldr	r2, [r3, #16]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	699b      	ldr	r3, [r3, #24]
 8005aee:	4904      	ldr	r1, [pc, #16]	@ (8005b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005af0:	4313      	orrs	r3, r2
 8005af2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	40021000 	.word	0x40021000

08005b04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b12:	4b6a      	ldr	r3, [pc, #424]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	f003 0303 	and.w	r3, r3, #3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d018      	beq.n	8005b50 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005b1e:	4b67      	ldr	r3, [pc, #412]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	f003 0203 	and.w	r2, r3, #3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d10d      	bne.n	8005b4a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
       ||
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d009      	beq.n	8005b4a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005b36:	4b61      	ldr	r3, [pc, #388]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	091b      	lsrs	r3, r3, #4
 8005b3c:	f003 0307 	and.w	r3, r3, #7
 8005b40:	1c5a      	adds	r2, r3, #1
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
       ||
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d047      	beq.n	8005bda <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	73fb      	strb	r3, [r7, #15]
 8005b4e:	e044      	b.n	8005bda <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b03      	cmp	r3, #3
 8005b56:	d018      	beq.n	8005b8a <RCCEx_PLLSAI2_Config+0x86>
 8005b58:	2b03      	cmp	r3, #3
 8005b5a:	d825      	bhi.n	8005ba8 <RCCEx_PLLSAI2_Config+0xa4>
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d002      	beq.n	8005b66 <RCCEx_PLLSAI2_Config+0x62>
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d009      	beq.n	8005b78 <RCCEx_PLLSAI2_Config+0x74>
 8005b64:	e020      	b.n	8005ba8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b66:	4b55      	ldr	r3, [pc, #340]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d11d      	bne.n	8005bae <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b76:	e01a      	b.n	8005bae <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b78:	4b50      	ldr	r3, [pc, #320]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d116      	bne.n	8005bb2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b88:	e013      	b.n	8005bb2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b8a:	4b4c      	ldr	r3, [pc, #304]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10f      	bne.n	8005bb6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b96:	4b49      	ldr	r3, [pc, #292]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d109      	bne.n	8005bb6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ba6:	e006      	b.n	8005bb6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	73fb      	strb	r3, [r7, #15]
      break;
 8005bac:	e004      	b.n	8005bb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005bae:	bf00      	nop
 8005bb0:	e002      	b.n	8005bb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005bb2:	bf00      	nop
 8005bb4:	e000      	b.n	8005bb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005bb6:	bf00      	nop
    }

    if(status == HAL_OK)
 8005bb8:	7bfb      	ldrb	r3, [r7, #15]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10d      	bne.n	8005bda <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005bbe:	4b3f      	ldr	r3, [pc, #252]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6819      	ldr	r1, [r3, #0]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	011b      	lsls	r3, r3, #4
 8005bd2:	430b      	orrs	r3, r1
 8005bd4:	4939      	ldr	r1, [pc, #228]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005bda:	7bfb      	ldrb	r3, [r7, #15]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d167      	bne.n	8005cb0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005be0:	4b36      	ldr	r3, [pc, #216]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a35      	ldr	r2, [pc, #212]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005be6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bec:	f7fc fbc6 	bl	800237c <HAL_GetTick>
 8005bf0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005bf2:	e009      	b.n	8005c08 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005bf4:	f7fc fbc2 	bl	800237c <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d902      	bls.n	8005c08 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	73fb      	strb	r3, [r7, #15]
        break;
 8005c06:	e005      	b.n	8005c14 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c08:	4b2c      	ldr	r3, [pc, #176]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d1ef      	bne.n	8005bf4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005c14:	7bfb      	ldrb	r3, [r7, #15]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d14a      	bne.n	8005cb0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d111      	bne.n	8005c44 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c20:	4b26      	ldr	r3, [pc, #152]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c22:	695b      	ldr	r3, [r3, #20]
 8005c24:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005c28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	6892      	ldr	r2, [r2, #8]
 8005c30:	0211      	lsls	r1, r2, #8
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	68d2      	ldr	r2, [r2, #12]
 8005c36:	0912      	lsrs	r2, r2, #4
 8005c38:	0452      	lsls	r2, r2, #17
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	491f      	ldr	r1, [pc, #124]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	614b      	str	r3, [r1, #20]
 8005c42:	e011      	b.n	8005c68 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c44:	4b1d      	ldr	r3, [pc, #116]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c46:	695b      	ldr	r3, [r3, #20]
 8005c48:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005c4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	6892      	ldr	r2, [r2, #8]
 8005c54:	0211      	lsls	r1, r2, #8
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	6912      	ldr	r2, [r2, #16]
 8005c5a:	0852      	lsrs	r2, r2, #1
 8005c5c:	3a01      	subs	r2, #1
 8005c5e:	0652      	lsls	r2, r2, #25
 8005c60:	430a      	orrs	r2, r1
 8005c62:	4916      	ldr	r1, [pc, #88]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c68:	4b14      	ldr	r3, [pc, #80]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a13      	ldr	r2, [pc, #76]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c74:	f7fc fb82 	bl	800237c <HAL_GetTick>
 8005c78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c7a:	e009      	b.n	8005c90 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c7c:	f7fc fb7e 	bl	800237c <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	d902      	bls.n	8005c90 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	73fb      	strb	r3, [r7, #15]
          break;
 8005c8e:	e005      	b.n	8005c9c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c90:	4b0a      	ldr	r3, [pc, #40]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d0ef      	beq.n	8005c7c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005c9c:	7bfb      	ldrb	r3, [r7, #15]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d106      	bne.n	8005cb0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005ca2:	4b06      	ldr	r3, [pc, #24]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ca4:	695a      	ldr	r2, [r3, #20]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	4904      	ldr	r1, [pc, #16]	@ (8005cbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3710      	adds	r7, #16
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	bf00      	nop
 8005cbc:	40021000 	.word	0x40021000

08005cc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b082      	sub	sp, #8
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d101      	bne.n	8005cd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e040      	b.n	8005d54 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d106      	bne.n	8005ce8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7fb ff3e 	bl	8001b64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2224      	movs	r2, #36	@ 0x24
 8005cec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f022 0201 	bic.w	r2, r2, #1
 8005cfc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d002      	beq.n	8005d0c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 ffa4 	bl	8006c54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 fce9 	bl	80066e4 <UART_SetConfig>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d101      	bne.n	8005d1c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e01b      	b.n	8005d54 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	685a      	ldr	r2, [r3, #4]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689a      	ldr	r2, [r3, #8]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0201 	orr.w	r2, r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f001 f823 	bl	8006d98 <UART_CheckIdleState>
 8005d52:	4603      	mov	r3, r0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b08a      	sub	sp, #40	@ 0x28
 8005d60:	af02      	add	r7, sp, #8
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	4613      	mov	r3, r2
 8005d6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d70:	2b20      	cmp	r3, #32
 8005d72:	d177      	bne.n	8005e64 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d002      	beq.n	8005d80 <HAL_UART_Transmit+0x24>
 8005d7a:	88fb      	ldrh	r3, [r7, #6]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d101      	bne.n	8005d84 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e070      	b.n	8005e66 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2221      	movs	r2, #33	@ 0x21
 8005d90:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d92:	f7fc faf3 	bl	800237c <HAL_GetTick>
 8005d96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	88fa      	ldrh	r2, [r7, #6]
 8005d9c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	88fa      	ldrh	r2, [r7, #6]
 8005da4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005db0:	d108      	bne.n	8005dc4 <HAL_UART_Transmit+0x68>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d104      	bne.n	8005dc4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	61bb      	str	r3, [r7, #24]
 8005dc2:	e003      	b.n	8005dcc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005dcc:	e02f      	b.n	8005e2e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	2180      	movs	r1, #128	@ 0x80
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f001 f885 	bl	8006ee8 <UART_WaitOnFlagUntilTimeout>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d004      	beq.n	8005dee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2220      	movs	r2, #32
 8005de8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e03b      	b.n	8005e66 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005dee:	69fb      	ldr	r3, [r7, #28]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10b      	bne.n	8005e0c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	881a      	ldrh	r2, [r3, #0]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e00:	b292      	uxth	r2, r2
 8005e02:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	3302      	adds	r3, #2
 8005e08:	61bb      	str	r3, [r7, #24]
 8005e0a:	e007      	b.n	8005e1c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	781a      	ldrb	r2, [r3, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	3b01      	subs	r3, #1
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1c9      	bne.n	8005dce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	2200      	movs	r2, #0
 8005e42:	2140      	movs	r1, #64	@ 0x40
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f001 f84f 	bl	8006ee8 <UART_WaitOnFlagUntilTimeout>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d004      	beq.n	8005e5a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2220      	movs	r2, #32
 8005e54:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e005      	b.n	8005e66 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2220      	movs	r2, #32
 8005e5e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005e60:	2300      	movs	r3, #0
 8005e62:	e000      	b.n	8005e66 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005e64:	2302      	movs	r3, #2
  }
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3720      	adds	r7, #32
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}

08005e6e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e6e:	b580      	push	{r7, lr}
 8005e70:	b08a      	sub	sp, #40	@ 0x28
 8005e72:	af02      	add	r7, sp, #8
 8005e74:	60f8      	str	r0, [r7, #12]
 8005e76:	60b9      	str	r1, [r7, #8]
 8005e78:	603b      	str	r3, [r7, #0]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e84:	2b20      	cmp	r3, #32
 8005e86:	f040 80b6 	bne.w	8005ff6 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_UART_Receive+0x28>
 8005e90:	88fb      	ldrh	r3, [r7, #6]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e0ae      	b.n	8005ff8 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2222      	movs	r2, #34	@ 0x22
 8005ea6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eb0:	f7fc fa64 	bl	800237c <HAL_GetTick>
 8005eb4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	88fa      	ldrh	r2, [r7, #6]
 8005eba:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	88fa      	ldrh	r2, [r7, #6]
 8005ec2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ece:	d10e      	bne.n	8005eee <HAL_UART_Receive+0x80>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d105      	bne.n	8005ee4 <HAL_UART_Receive+0x76>
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005ede:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005ee2:	e02d      	b.n	8005f40 <HAL_UART_Receive+0xd2>
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	22ff      	movs	r2, #255	@ 0xff
 8005ee8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005eec:	e028      	b.n	8005f40 <HAL_UART_Receive+0xd2>
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d10d      	bne.n	8005f12 <HAL_UART_Receive+0xa4>
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d104      	bne.n	8005f08 <HAL_UART_Receive+0x9a>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	22ff      	movs	r2, #255	@ 0xff
 8005f02:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005f06:	e01b      	b.n	8005f40 <HAL_UART_Receive+0xd2>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	227f      	movs	r2, #127	@ 0x7f
 8005f0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005f10:	e016      	b.n	8005f40 <HAL_UART_Receive+0xd2>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f1a:	d10d      	bne.n	8005f38 <HAL_UART_Receive+0xca>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d104      	bne.n	8005f2e <HAL_UART_Receive+0xc0>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	227f      	movs	r2, #127	@ 0x7f
 8005f28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005f2c:	e008      	b.n	8005f40 <HAL_UART_Receive+0xd2>
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	223f      	movs	r2, #63	@ 0x3f
 8005f32:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005f36:	e003      	b.n	8005f40 <HAL_UART_Receive+0xd2>
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005f46:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f50:	d108      	bne.n	8005f64 <HAL_UART_Receive+0xf6>
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d104      	bne.n	8005f64 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	61bb      	str	r3, [r7, #24]
 8005f62:	e003      	b.n	8005f6c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005f6c:	e037      	b.n	8005fde <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	2200      	movs	r2, #0
 8005f76:	2120      	movs	r1, #32
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f000 ffb5 	bl	8006ee8 <UART_WaitOnFlagUntilTimeout>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d005      	beq.n	8005f90 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2220      	movs	r2, #32
 8005f88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8005f8c:	2303      	movs	r3, #3
 8005f8e:	e033      	b.n	8005ff8 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10c      	bne.n	8005fb0 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	8a7b      	ldrh	r3, [r7, #18]
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	69bb      	ldr	r3, [r7, #24]
 8005fa6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	3302      	adds	r3, #2
 8005fac:	61bb      	str	r3, [r7, #24]
 8005fae:	e00d      	b.n	8005fcc <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	8a7b      	ldrh	r3, [r7, #18]
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	b2da      	uxtb	r2, r3
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d1c1      	bne.n	8005f6e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2220      	movs	r2, #32
 8005fee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	e000      	b.n	8005ff8 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005ff6:	2302      	movs	r3, #2
  }
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3720      	adds	r7, #32
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b08a      	sub	sp, #40	@ 0x28
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	4613      	mov	r3, r2
 800600c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006014:	2b20      	cmp	r3, #32
 8006016:	d137      	bne.n	8006088 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d002      	beq.n	8006024 <HAL_UART_Receive_IT+0x24>
 800601e:	88fb      	ldrh	r3, [r7, #6]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d101      	bne.n	8006028 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e030      	b.n	800608a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a18      	ldr	r2, [pc, #96]	@ (8006094 <HAL_UART_Receive_IT+0x94>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d01f      	beq.n	8006078 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006042:	2b00      	cmp	r3, #0
 8006044:	d018      	beq.n	8006078 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	e853 3f00 	ldrex	r3, [r3]
 8006052:	613b      	str	r3, [r7, #16]
   return(result);
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800605a:	627b      	str	r3, [r7, #36]	@ 0x24
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	461a      	mov	r2, r3
 8006062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006064:	623b      	str	r3, [r7, #32]
 8006066:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006068:	69f9      	ldr	r1, [r7, #28]
 800606a:	6a3a      	ldr	r2, [r7, #32]
 800606c:	e841 2300 	strex	r3, r2, [r1]
 8006070:	61bb      	str	r3, [r7, #24]
   return(result);
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1e6      	bne.n	8006046 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006078:	88fb      	ldrh	r3, [r7, #6]
 800607a:	461a      	mov	r2, r3
 800607c:	68b9      	ldr	r1, [r7, #8]
 800607e:	68f8      	ldr	r0, [r7, #12]
 8006080:	f000 ffa0 	bl	8006fc4 <UART_Start_Receive_IT>
 8006084:	4603      	mov	r3, r0
 8006086:	e000      	b.n	800608a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006088:	2302      	movs	r3, #2
  }
}
 800608a:	4618      	mov	r0, r3
 800608c:	3728      	adds	r7, #40	@ 0x28
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	40008000 	.word	0x40008000

08006098 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b0ba      	sub	sp, #232	@ 0xe8
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80060be:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80060c2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80060c6:	4013      	ands	r3, r2
 80060c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80060cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d115      	bne.n	8006100 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80060d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060d8:	f003 0320 	and.w	r3, r3, #32
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00f      	beq.n	8006100 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80060e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060e4:	f003 0320 	and.w	r3, r3, #32
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d009      	beq.n	8006100 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f000 82ca 	beq.w	800668a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	4798      	blx	r3
      }
      return;
 80060fe:	e2c4      	b.n	800668a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006100:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006104:	2b00      	cmp	r3, #0
 8006106:	f000 8117 	beq.w	8006338 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800610a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800610e:	f003 0301 	and.w	r3, r3, #1
 8006112:	2b00      	cmp	r3, #0
 8006114:	d106      	bne.n	8006124 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006116:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800611a:	4b85      	ldr	r3, [pc, #532]	@ (8006330 <HAL_UART_IRQHandler+0x298>)
 800611c:	4013      	ands	r3, r2
 800611e:	2b00      	cmp	r3, #0
 8006120:	f000 810a 	beq.w	8006338 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006128:	f003 0301 	and.w	r3, r3, #1
 800612c:	2b00      	cmp	r3, #0
 800612e:	d011      	beq.n	8006154 <HAL_UART_IRQHandler+0xbc>
 8006130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00b      	beq.n	8006154 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2201      	movs	r2, #1
 8006142:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800614a:	f043 0201 	orr.w	r2, r3, #1
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006158:	f003 0302 	and.w	r3, r3, #2
 800615c:	2b00      	cmp	r3, #0
 800615e:	d011      	beq.n	8006184 <HAL_UART_IRQHandler+0xec>
 8006160:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006164:	f003 0301 	and.w	r3, r3, #1
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00b      	beq.n	8006184 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2202      	movs	r2, #2
 8006172:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800617a:	f043 0204 	orr.w	r2, r3, #4
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006188:	f003 0304 	and.w	r3, r3, #4
 800618c:	2b00      	cmp	r3, #0
 800618e:	d011      	beq.n	80061b4 <HAL_UART_IRQHandler+0x11c>
 8006190:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006194:	f003 0301 	and.w	r3, r3, #1
 8006198:	2b00      	cmp	r3, #0
 800619a:	d00b      	beq.n	80061b4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2204      	movs	r2, #4
 80061a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061aa:	f043 0202 	orr.w	r2, r3, #2
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80061b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061b8:	f003 0308 	and.w	r3, r3, #8
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d017      	beq.n	80061f0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80061c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061c4:	f003 0320 	and.w	r3, r3, #32
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d105      	bne.n	80061d8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80061cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061d0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00b      	beq.n	80061f0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2208      	movs	r2, #8
 80061de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061e6:	f043 0208 	orr.w	r2, r3, #8
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80061f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d012      	beq.n	8006222 <HAL_UART_IRQHandler+0x18a>
 80061fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006200:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00c      	beq.n	8006222 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006210:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006218:	f043 0220 	orr.w	r2, r3, #32
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 8230 	beq.w	800668e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800622e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006232:	f003 0320 	and.w	r3, r3, #32
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00d      	beq.n	8006256 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800623a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800623e:	f003 0320 	and.w	r3, r3, #32
 8006242:	2b00      	cmp	r3, #0
 8006244:	d007      	beq.n	8006256 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800624a:	2b00      	cmp	r3, #0
 800624c:	d003      	beq.n	8006256 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800625c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800626a:	2b40      	cmp	r3, #64	@ 0x40
 800626c:	d005      	beq.n	800627a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800626e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006272:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006276:	2b00      	cmp	r3, #0
 8006278:	d04f      	beq.n	800631a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 ff68 	bl	8007150 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800628a:	2b40      	cmp	r3, #64	@ 0x40
 800628c:	d141      	bne.n	8006312 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	3308      	adds	r3, #8
 8006294:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006298:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800629c:	e853 3f00 	ldrex	r3, [r3]
 80062a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80062a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80062a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3308      	adds	r3, #8
 80062b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80062ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80062be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80062c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80062ca:	e841 2300 	strex	r3, r2, [r1]
 80062ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80062d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1d9      	bne.n	800628e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d013      	beq.n	800630a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062e6:	4a13      	ldr	r2, [pc, #76]	@ (8006334 <HAL_UART_IRQHandler+0x29c>)
 80062e8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062ee:	4618      	mov	r0, r3
 80062f0:	f7fd ff91 	bl	8004216 <HAL_DMA_Abort_IT>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d017      	beq.n	800632a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006304:	4610      	mov	r0, r2
 8006306:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006308:	e00f      	b.n	800632a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 f9d4 	bl	80066b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006310:	e00b      	b.n	800632a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 f9d0 	bl	80066b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006318:	e007      	b.n	800632a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 f9cc 	bl	80066b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006328:	e1b1      	b.n	800668e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800632a:	bf00      	nop
    return;
 800632c:	e1af      	b.n	800668e <HAL_UART_IRQHandler+0x5f6>
 800632e:	bf00      	nop
 8006330:	04000120 	.word	0x04000120
 8006334:	08007219 	.word	0x08007219

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800633c:	2b01      	cmp	r3, #1
 800633e:	f040 816a 	bne.w	8006616 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006346:	f003 0310 	and.w	r3, r3, #16
 800634a:	2b00      	cmp	r3, #0
 800634c:	f000 8163 	beq.w	8006616 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006354:	f003 0310 	and.w	r3, r3, #16
 8006358:	2b00      	cmp	r3, #0
 800635a:	f000 815c 	beq.w	8006616 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2210      	movs	r2, #16
 8006364:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006370:	2b40      	cmp	r3, #64	@ 0x40
 8006372:	f040 80d4 	bne.w	800651e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006382:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006386:	2b00      	cmp	r3, #0
 8006388:	f000 80ad 	beq.w	80064e6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006392:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006396:	429a      	cmp	r2, r3
 8006398:	f080 80a5 	bcs.w	80064e6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80063a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0320 	and.w	r3, r3, #32
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f040 8086 	bne.w	80064c4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80063c4:	e853 3f00 	ldrex	r3, [r3]
 80063c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80063cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80063d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	461a      	mov	r2, r3
 80063de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80063e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80063ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80063f2:	e841 2300 	strex	r3, r2, [r1]
 80063f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80063fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1da      	bne.n	80063b8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3308      	adds	r3, #8
 8006408:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800640c:	e853 3f00 	ldrex	r3, [r3]
 8006410:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006412:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006414:	f023 0301 	bic.w	r3, r3, #1
 8006418:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	3308      	adds	r3, #8
 8006422:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006426:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800642a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800642e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006432:	e841 2300 	strex	r3, r2, [r1]
 8006436:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006438:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800643a:	2b00      	cmp	r3, #0
 800643c:	d1e1      	bne.n	8006402 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	3308      	adds	r3, #8
 8006444:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006446:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006448:	e853 3f00 	ldrex	r3, [r3]
 800644c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800644e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006450:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006454:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	3308      	adds	r3, #8
 800645e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006462:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006464:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006466:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006468:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800646a:	e841 2300 	strex	r3, r2, [r1]
 800646e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006470:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1e3      	bne.n	800643e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2220      	movs	r2, #32
 800647a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800648a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800648c:	e853 3f00 	ldrex	r3, [r3]
 8006490:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006492:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006494:	f023 0310 	bic.w	r3, r3, #16
 8006498:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	461a      	mov	r2, r3
 80064a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80064ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064ae:	e841 2300 	strex	r3, r2, [r1]
 80064b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80064b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1e4      	bne.n	8006484 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064be:	4618      	mov	r0, r3
 80064c0:	f7fd fe6b 	bl	800419a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2202      	movs	r2, #2
 80064c8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	b29b      	uxth	r3, r3
 80064dc:	4619      	mov	r1, r3
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 f8f4 	bl	80066cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80064e4:	e0d5      	b.n	8006692 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80064ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064f0:	429a      	cmp	r2, r3
 80064f2:	f040 80ce 	bne.w	8006692 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f003 0320 	and.w	r3, r3, #32
 8006502:	2b20      	cmp	r3, #32
 8006504:	f040 80c5 	bne.w	8006692 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2202      	movs	r2, #2
 800650c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006514:	4619      	mov	r1, r3
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 f8d8 	bl	80066cc <HAL_UARTEx_RxEventCallback>
      return;
 800651c:	e0b9      	b.n	8006692 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800652a:	b29b      	uxth	r3, r3
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006538:	b29b      	uxth	r3, r3
 800653a:	2b00      	cmp	r3, #0
 800653c:	f000 80ab 	beq.w	8006696 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006540:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006544:	2b00      	cmp	r3, #0
 8006546:	f000 80a6 	beq.w	8006696 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006552:	e853 3f00 	ldrex	r3, [r3]
 8006556:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800655a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800655e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	461a      	mov	r2, r3
 8006568:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800656c:	647b      	str	r3, [r7, #68]	@ 0x44
 800656e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006570:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006572:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006574:	e841 2300 	strex	r3, r2, [r1]
 8006578:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800657a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1e4      	bne.n	800654a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	3308      	adds	r3, #8
 8006586:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658a:	e853 3f00 	ldrex	r3, [r3]
 800658e:	623b      	str	r3, [r7, #32]
   return(result);
 8006590:	6a3b      	ldr	r3, [r7, #32]
 8006592:	f023 0301 	bic.w	r3, r3, #1
 8006596:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	3308      	adds	r3, #8
 80065a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80065a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80065a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065ac:	e841 2300 	strex	r3, r2, [r1]
 80065b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1e3      	bne.n	8006580 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2220      	movs	r2, #32
 80065bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	e853 3f00 	ldrex	r3, [r3]
 80065d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f023 0310 	bic.w	r3, r3, #16
 80065e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	461a      	mov	r2, r3
 80065ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80065ee:	61fb      	str	r3, [r7, #28]
 80065f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	69b9      	ldr	r1, [r7, #24]
 80065f4:	69fa      	ldr	r2, [r7, #28]
 80065f6:	e841 2300 	strex	r3, r2, [r1]
 80065fa:	617b      	str	r3, [r7, #20]
   return(result);
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1e4      	bne.n	80065cc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2202      	movs	r2, #2
 8006606:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006608:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800660c:	4619      	mov	r1, r3
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f85c 	bl	80066cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006614:	e03f      	b.n	8006696 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800661a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800661e:	2b00      	cmp	r3, #0
 8006620:	d00e      	beq.n	8006640 <HAL_UART_IRQHandler+0x5a8>
 8006622:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006626:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d008      	beq.n	8006640 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006636:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 ffe5 	bl	8007608 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800663e:	e02d      	b.n	800669c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00e      	beq.n	800666a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800664c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006654:	2b00      	cmp	r3, #0
 8006656:	d008      	beq.n	800666a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800665c:	2b00      	cmp	r3, #0
 800665e:	d01c      	beq.n	800669a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	4798      	blx	r3
    }
    return;
 8006668:	e017      	b.n	800669a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800666a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800666e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006672:	2b00      	cmp	r3, #0
 8006674:	d012      	beq.n	800669c <HAL_UART_IRQHandler+0x604>
 8006676:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800667a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00c      	beq.n	800669c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 fdda 	bl	800723c <UART_EndTransmit_IT>
    return;
 8006688:	e008      	b.n	800669c <HAL_UART_IRQHandler+0x604>
      return;
 800668a:	bf00      	nop
 800668c:	e006      	b.n	800669c <HAL_UART_IRQHandler+0x604>
    return;
 800668e:	bf00      	nop
 8006690:	e004      	b.n	800669c <HAL_UART_IRQHandler+0x604>
      return;
 8006692:	bf00      	nop
 8006694:	e002      	b.n	800669c <HAL_UART_IRQHandler+0x604>
      return;
 8006696:	bf00      	nop
 8006698:	e000      	b.n	800669c <HAL_UART_IRQHandler+0x604>
    return;
 800669a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800669c:	37e8      	adds	r7, #232	@ 0xe8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop

080066a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80066ac:	bf00      	nop
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80066c0:	bf00      	nop
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	460b      	mov	r3, r1
 80066d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066e8:	b08a      	sub	sp, #40	@ 0x28
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066ee:	2300      	movs	r3, #0
 80066f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	689a      	ldr	r2, [r3, #8]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	431a      	orrs	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	695b      	ldr	r3, [r3, #20]
 8006702:	431a      	orrs	r2, r3
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	69db      	ldr	r3, [r3, #28]
 8006708:	4313      	orrs	r3, r2
 800670a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	4ba4      	ldr	r3, [pc, #656]	@ (80069a4 <UART_SetConfig+0x2c0>)
 8006714:	4013      	ands	r3, r2
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	6812      	ldr	r2, [r2, #0]
 800671a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800671c:	430b      	orrs	r3, r1
 800671e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	68da      	ldr	r2, [r3, #12]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	430a      	orrs	r2, r1
 8006734:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	699b      	ldr	r3, [r3, #24]
 800673a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a99      	ldr	r2, [pc, #612]	@ (80069a8 <UART_SetConfig+0x2c4>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d004      	beq.n	8006750 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800674c:	4313      	orrs	r3, r2
 800674e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006760:	430a      	orrs	r2, r1
 8006762:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a90      	ldr	r2, [pc, #576]	@ (80069ac <UART_SetConfig+0x2c8>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d126      	bne.n	80067bc <UART_SetConfig+0xd8>
 800676e:	4b90      	ldr	r3, [pc, #576]	@ (80069b0 <UART_SetConfig+0x2cc>)
 8006770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006774:	f003 0303 	and.w	r3, r3, #3
 8006778:	2b03      	cmp	r3, #3
 800677a:	d81b      	bhi.n	80067b4 <UART_SetConfig+0xd0>
 800677c:	a201      	add	r2, pc, #4	@ (adr r2, 8006784 <UART_SetConfig+0xa0>)
 800677e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006782:	bf00      	nop
 8006784:	08006795 	.word	0x08006795
 8006788:	080067a5 	.word	0x080067a5
 800678c:	0800679d 	.word	0x0800679d
 8006790:	080067ad 	.word	0x080067ad
 8006794:	2301      	movs	r3, #1
 8006796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800679a:	e116      	b.n	80069ca <UART_SetConfig+0x2e6>
 800679c:	2302      	movs	r3, #2
 800679e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067a2:	e112      	b.n	80069ca <UART_SetConfig+0x2e6>
 80067a4:	2304      	movs	r3, #4
 80067a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067aa:	e10e      	b.n	80069ca <UART_SetConfig+0x2e6>
 80067ac:	2308      	movs	r3, #8
 80067ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067b2:	e10a      	b.n	80069ca <UART_SetConfig+0x2e6>
 80067b4:	2310      	movs	r3, #16
 80067b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ba:	e106      	b.n	80069ca <UART_SetConfig+0x2e6>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a7c      	ldr	r2, [pc, #496]	@ (80069b4 <UART_SetConfig+0x2d0>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d138      	bne.n	8006838 <UART_SetConfig+0x154>
 80067c6:	4b7a      	ldr	r3, [pc, #488]	@ (80069b0 <UART_SetConfig+0x2cc>)
 80067c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067cc:	f003 030c 	and.w	r3, r3, #12
 80067d0:	2b0c      	cmp	r3, #12
 80067d2:	d82d      	bhi.n	8006830 <UART_SetConfig+0x14c>
 80067d4:	a201      	add	r2, pc, #4	@ (adr r2, 80067dc <UART_SetConfig+0xf8>)
 80067d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067da:	bf00      	nop
 80067dc:	08006811 	.word	0x08006811
 80067e0:	08006831 	.word	0x08006831
 80067e4:	08006831 	.word	0x08006831
 80067e8:	08006831 	.word	0x08006831
 80067ec:	08006821 	.word	0x08006821
 80067f0:	08006831 	.word	0x08006831
 80067f4:	08006831 	.word	0x08006831
 80067f8:	08006831 	.word	0x08006831
 80067fc:	08006819 	.word	0x08006819
 8006800:	08006831 	.word	0x08006831
 8006804:	08006831 	.word	0x08006831
 8006808:	08006831 	.word	0x08006831
 800680c:	08006829 	.word	0x08006829
 8006810:	2300      	movs	r3, #0
 8006812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006816:	e0d8      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006818:	2302      	movs	r3, #2
 800681a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800681e:	e0d4      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006820:	2304      	movs	r3, #4
 8006822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006826:	e0d0      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006828:	2308      	movs	r3, #8
 800682a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800682e:	e0cc      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006830:	2310      	movs	r3, #16
 8006832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006836:	e0c8      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a5e      	ldr	r2, [pc, #376]	@ (80069b8 <UART_SetConfig+0x2d4>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d125      	bne.n	800688e <UART_SetConfig+0x1aa>
 8006842:	4b5b      	ldr	r3, [pc, #364]	@ (80069b0 <UART_SetConfig+0x2cc>)
 8006844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006848:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800684c:	2b30      	cmp	r3, #48	@ 0x30
 800684e:	d016      	beq.n	800687e <UART_SetConfig+0x19a>
 8006850:	2b30      	cmp	r3, #48	@ 0x30
 8006852:	d818      	bhi.n	8006886 <UART_SetConfig+0x1a2>
 8006854:	2b20      	cmp	r3, #32
 8006856:	d00a      	beq.n	800686e <UART_SetConfig+0x18a>
 8006858:	2b20      	cmp	r3, #32
 800685a:	d814      	bhi.n	8006886 <UART_SetConfig+0x1a2>
 800685c:	2b00      	cmp	r3, #0
 800685e:	d002      	beq.n	8006866 <UART_SetConfig+0x182>
 8006860:	2b10      	cmp	r3, #16
 8006862:	d008      	beq.n	8006876 <UART_SetConfig+0x192>
 8006864:	e00f      	b.n	8006886 <UART_SetConfig+0x1a2>
 8006866:	2300      	movs	r3, #0
 8006868:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800686c:	e0ad      	b.n	80069ca <UART_SetConfig+0x2e6>
 800686e:	2302      	movs	r3, #2
 8006870:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006874:	e0a9      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006876:	2304      	movs	r3, #4
 8006878:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800687c:	e0a5      	b.n	80069ca <UART_SetConfig+0x2e6>
 800687e:	2308      	movs	r3, #8
 8006880:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006884:	e0a1      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006886:	2310      	movs	r3, #16
 8006888:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800688c:	e09d      	b.n	80069ca <UART_SetConfig+0x2e6>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a4a      	ldr	r2, [pc, #296]	@ (80069bc <UART_SetConfig+0x2d8>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d125      	bne.n	80068e4 <UART_SetConfig+0x200>
 8006898:	4b45      	ldr	r3, [pc, #276]	@ (80069b0 <UART_SetConfig+0x2cc>)
 800689a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800689e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80068a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80068a4:	d016      	beq.n	80068d4 <UART_SetConfig+0x1f0>
 80068a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80068a8:	d818      	bhi.n	80068dc <UART_SetConfig+0x1f8>
 80068aa:	2b80      	cmp	r3, #128	@ 0x80
 80068ac:	d00a      	beq.n	80068c4 <UART_SetConfig+0x1e0>
 80068ae:	2b80      	cmp	r3, #128	@ 0x80
 80068b0:	d814      	bhi.n	80068dc <UART_SetConfig+0x1f8>
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d002      	beq.n	80068bc <UART_SetConfig+0x1d8>
 80068b6:	2b40      	cmp	r3, #64	@ 0x40
 80068b8:	d008      	beq.n	80068cc <UART_SetConfig+0x1e8>
 80068ba:	e00f      	b.n	80068dc <UART_SetConfig+0x1f8>
 80068bc:	2300      	movs	r3, #0
 80068be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068c2:	e082      	b.n	80069ca <UART_SetConfig+0x2e6>
 80068c4:	2302      	movs	r3, #2
 80068c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068ca:	e07e      	b.n	80069ca <UART_SetConfig+0x2e6>
 80068cc:	2304      	movs	r3, #4
 80068ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068d2:	e07a      	b.n	80069ca <UART_SetConfig+0x2e6>
 80068d4:	2308      	movs	r3, #8
 80068d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068da:	e076      	b.n	80069ca <UART_SetConfig+0x2e6>
 80068dc:	2310      	movs	r3, #16
 80068de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068e2:	e072      	b.n	80069ca <UART_SetConfig+0x2e6>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a35      	ldr	r2, [pc, #212]	@ (80069c0 <UART_SetConfig+0x2dc>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d12a      	bne.n	8006944 <UART_SetConfig+0x260>
 80068ee:	4b30      	ldr	r3, [pc, #192]	@ (80069b0 <UART_SetConfig+0x2cc>)
 80068f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068fc:	d01a      	beq.n	8006934 <UART_SetConfig+0x250>
 80068fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006902:	d81b      	bhi.n	800693c <UART_SetConfig+0x258>
 8006904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006908:	d00c      	beq.n	8006924 <UART_SetConfig+0x240>
 800690a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800690e:	d815      	bhi.n	800693c <UART_SetConfig+0x258>
 8006910:	2b00      	cmp	r3, #0
 8006912:	d003      	beq.n	800691c <UART_SetConfig+0x238>
 8006914:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006918:	d008      	beq.n	800692c <UART_SetConfig+0x248>
 800691a:	e00f      	b.n	800693c <UART_SetConfig+0x258>
 800691c:	2300      	movs	r3, #0
 800691e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006922:	e052      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006924:	2302      	movs	r3, #2
 8006926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800692a:	e04e      	b.n	80069ca <UART_SetConfig+0x2e6>
 800692c:	2304      	movs	r3, #4
 800692e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006932:	e04a      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006934:	2308      	movs	r3, #8
 8006936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800693a:	e046      	b.n	80069ca <UART_SetConfig+0x2e6>
 800693c:	2310      	movs	r3, #16
 800693e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006942:	e042      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a17      	ldr	r2, [pc, #92]	@ (80069a8 <UART_SetConfig+0x2c4>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d13a      	bne.n	80069c4 <UART_SetConfig+0x2e0>
 800694e:	4b18      	ldr	r3, [pc, #96]	@ (80069b0 <UART_SetConfig+0x2cc>)
 8006950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006954:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006958:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800695c:	d01a      	beq.n	8006994 <UART_SetConfig+0x2b0>
 800695e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006962:	d81b      	bhi.n	800699c <UART_SetConfig+0x2b8>
 8006964:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006968:	d00c      	beq.n	8006984 <UART_SetConfig+0x2a0>
 800696a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800696e:	d815      	bhi.n	800699c <UART_SetConfig+0x2b8>
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <UART_SetConfig+0x298>
 8006974:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006978:	d008      	beq.n	800698c <UART_SetConfig+0x2a8>
 800697a:	e00f      	b.n	800699c <UART_SetConfig+0x2b8>
 800697c:	2300      	movs	r3, #0
 800697e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006982:	e022      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006984:	2302      	movs	r3, #2
 8006986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800698a:	e01e      	b.n	80069ca <UART_SetConfig+0x2e6>
 800698c:	2304      	movs	r3, #4
 800698e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006992:	e01a      	b.n	80069ca <UART_SetConfig+0x2e6>
 8006994:	2308      	movs	r3, #8
 8006996:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800699a:	e016      	b.n	80069ca <UART_SetConfig+0x2e6>
 800699c:	2310      	movs	r3, #16
 800699e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069a2:	e012      	b.n	80069ca <UART_SetConfig+0x2e6>
 80069a4:	efff69f3 	.word	0xefff69f3
 80069a8:	40008000 	.word	0x40008000
 80069ac:	40013800 	.word	0x40013800
 80069b0:	40021000 	.word	0x40021000
 80069b4:	40004400 	.word	0x40004400
 80069b8:	40004800 	.word	0x40004800
 80069bc:	40004c00 	.word	0x40004c00
 80069c0:	40005000 	.word	0x40005000
 80069c4:	2310      	movs	r3, #16
 80069c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a9f      	ldr	r2, [pc, #636]	@ (8006c4c <UART_SetConfig+0x568>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d17a      	bne.n	8006aca <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80069d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80069d8:	2b08      	cmp	r3, #8
 80069da:	d824      	bhi.n	8006a26 <UART_SetConfig+0x342>
 80069dc:	a201      	add	r2, pc, #4	@ (adr r2, 80069e4 <UART_SetConfig+0x300>)
 80069de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e2:	bf00      	nop
 80069e4:	08006a09 	.word	0x08006a09
 80069e8:	08006a27 	.word	0x08006a27
 80069ec:	08006a11 	.word	0x08006a11
 80069f0:	08006a27 	.word	0x08006a27
 80069f4:	08006a17 	.word	0x08006a17
 80069f8:	08006a27 	.word	0x08006a27
 80069fc:	08006a27 	.word	0x08006a27
 8006a00:	08006a27 	.word	0x08006a27
 8006a04:	08006a1f 	.word	0x08006a1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a08:	f7fe fc12 	bl	8005230 <HAL_RCC_GetPCLK1Freq>
 8006a0c:	61f8      	str	r0, [r7, #28]
        break;
 8006a0e:	e010      	b.n	8006a32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a10:	4b8f      	ldr	r3, [pc, #572]	@ (8006c50 <UART_SetConfig+0x56c>)
 8006a12:	61fb      	str	r3, [r7, #28]
        break;
 8006a14:	e00d      	b.n	8006a32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a16:	f7fe fb73 	bl	8005100 <HAL_RCC_GetSysClockFreq>
 8006a1a:	61f8      	str	r0, [r7, #28]
        break;
 8006a1c:	e009      	b.n	8006a32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a22:	61fb      	str	r3, [r7, #28]
        break;
 8006a24:	e005      	b.n	8006a32 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006a26:	2300      	movs	r3, #0
 8006a28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006a30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	f000 80fb 	beq.w	8006c30 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	685a      	ldr	r2, [r3, #4]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	005b      	lsls	r3, r3, #1
 8006a42:	4413      	add	r3, r2
 8006a44:	69fa      	ldr	r2, [r7, #28]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d305      	bcc.n	8006a56 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a50:	69fa      	ldr	r2, [r7, #28]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d903      	bls.n	8006a5e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006a5c:	e0e8      	b.n	8006c30 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	2200      	movs	r2, #0
 8006a62:	461c      	mov	r4, r3
 8006a64:	4615      	mov	r5, r2
 8006a66:	f04f 0200 	mov.w	r2, #0
 8006a6a:	f04f 0300 	mov.w	r3, #0
 8006a6e:	022b      	lsls	r3, r5, #8
 8006a70:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006a74:	0222      	lsls	r2, r4, #8
 8006a76:	68f9      	ldr	r1, [r7, #12]
 8006a78:	6849      	ldr	r1, [r1, #4]
 8006a7a:	0849      	lsrs	r1, r1, #1
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	4688      	mov	r8, r1
 8006a80:	4681      	mov	r9, r0
 8006a82:	eb12 0a08 	adds.w	sl, r2, r8
 8006a86:	eb43 0b09 	adc.w	fp, r3, r9
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	603b      	str	r3, [r7, #0]
 8006a92:	607a      	str	r2, [r7, #4]
 8006a94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a98:	4650      	mov	r0, sl
 8006a9a:	4659      	mov	r1, fp
 8006a9c:	f7fa f984 	bl	8000da8 <__aeabi_uldivmod>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	4613      	mov	r3, r2
 8006aa6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006aa8:	69bb      	ldr	r3, [r7, #24]
 8006aaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006aae:	d308      	bcc.n	8006ac2 <UART_SetConfig+0x3de>
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ab6:	d204      	bcs.n	8006ac2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	69ba      	ldr	r2, [r7, #24]
 8006abe:	60da      	str	r2, [r3, #12]
 8006ac0:	e0b6      	b.n	8006c30 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006ac8:	e0b2      	b.n	8006c30 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ad2:	d15e      	bne.n	8006b92 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006ad4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006ad8:	2b08      	cmp	r3, #8
 8006ada:	d828      	bhi.n	8006b2e <UART_SetConfig+0x44a>
 8006adc:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae4 <UART_SetConfig+0x400>)
 8006ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae2:	bf00      	nop
 8006ae4:	08006b09 	.word	0x08006b09
 8006ae8:	08006b11 	.word	0x08006b11
 8006aec:	08006b19 	.word	0x08006b19
 8006af0:	08006b2f 	.word	0x08006b2f
 8006af4:	08006b1f 	.word	0x08006b1f
 8006af8:	08006b2f 	.word	0x08006b2f
 8006afc:	08006b2f 	.word	0x08006b2f
 8006b00:	08006b2f 	.word	0x08006b2f
 8006b04:	08006b27 	.word	0x08006b27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b08:	f7fe fb92 	bl	8005230 <HAL_RCC_GetPCLK1Freq>
 8006b0c:	61f8      	str	r0, [r7, #28]
        break;
 8006b0e:	e014      	b.n	8006b3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b10:	f7fe fba4 	bl	800525c <HAL_RCC_GetPCLK2Freq>
 8006b14:	61f8      	str	r0, [r7, #28]
        break;
 8006b16:	e010      	b.n	8006b3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b18:	4b4d      	ldr	r3, [pc, #308]	@ (8006c50 <UART_SetConfig+0x56c>)
 8006b1a:	61fb      	str	r3, [r7, #28]
        break;
 8006b1c:	e00d      	b.n	8006b3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b1e:	f7fe faef 	bl	8005100 <HAL_RCC_GetSysClockFreq>
 8006b22:	61f8      	str	r0, [r7, #28]
        break;
 8006b24:	e009      	b.n	8006b3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b2a:	61fb      	str	r3, [r7, #28]
        break;
 8006b2c:	e005      	b.n	8006b3a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006b38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d077      	beq.n	8006c30 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	005a      	lsls	r2, r3, #1
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	085b      	lsrs	r3, r3, #1
 8006b4a:	441a      	add	r2, r3
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b54:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	2b0f      	cmp	r3, #15
 8006b5a:	d916      	bls.n	8006b8a <UART_SetConfig+0x4a6>
 8006b5c:	69bb      	ldr	r3, [r7, #24]
 8006b5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b62:	d212      	bcs.n	8006b8a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	f023 030f 	bic.w	r3, r3, #15
 8006b6c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	085b      	lsrs	r3, r3, #1
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	f003 0307 	and.w	r3, r3, #7
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	8afb      	ldrh	r3, [r7, #22]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	8afa      	ldrh	r2, [r7, #22]
 8006b86:	60da      	str	r2, [r3, #12]
 8006b88:	e052      	b.n	8006c30 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006b90:	e04e      	b.n	8006c30 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b92:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	d827      	bhi.n	8006bea <UART_SetConfig+0x506>
 8006b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006ba0 <UART_SetConfig+0x4bc>)
 8006b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba0:	08006bc5 	.word	0x08006bc5
 8006ba4:	08006bcd 	.word	0x08006bcd
 8006ba8:	08006bd5 	.word	0x08006bd5
 8006bac:	08006beb 	.word	0x08006beb
 8006bb0:	08006bdb 	.word	0x08006bdb
 8006bb4:	08006beb 	.word	0x08006beb
 8006bb8:	08006beb 	.word	0x08006beb
 8006bbc:	08006beb 	.word	0x08006beb
 8006bc0:	08006be3 	.word	0x08006be3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bc4:	f7fe fb34 	bl	8005230 <HAL_RCC_GetPCLK1Freq>
 8006bc8:	61f8      	str	r0, [r7, #28]
        break;
 8006bca:	e014      	b.n	8006bf6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bcc:	f7fe fb46 	bl	800525c <HAL_RCC_GetPCLK2Freq>
 8006bd0:	61f8      	str	r0, [r7, #28]
        break;
 8006bd2:	e010      	b.n	8006bf6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8006c50 <UART_SetConfig+0x56c>)
 8006bd6:	61fb      	str	r3, [r7, #28]
        break;
 8006bd8:	e00d      	b.n	8006bf6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bda:	f7fe fa91 	bl	8005100 <HAL_RCC_GetSysClockFreq>
 8006bde:	61f8      	str	r0, [r7, #28]
        break;
 8006be0:	e009      	b.n	8006bf6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006be2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006be6:	61fb      	str	r3, [r7, #28]
        break;
 8006be8:	e005      	b.n	8006bf6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006bea:	2300      	movs	r3, #0
 8006bec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006bf4:	bf00      	nop
    }

    if (pclk != 0U)
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d019      	beq.n	8006c30 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	085a      	lsrs	r2, r3, #1
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	441a      	add	r2, r3
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c0e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	2b0f      	cmp	r3, #15
 8006c14:	d909      	bls.n	8006c2a <UART_SetConfig+0x546>
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c1c:	d205      	bcs.n	8006c2a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	b29a      	uxth	r2, r3
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	60da      	str	r2, [r3, #12]
 8006c28:	e002      	b.n	8006c30 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006c3c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3728      	adds	r7, #40	@ 0x28
 8006c44:	46bd      	mov	sp, r7
 8006c46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c4a:	bf00      	nop
 8006c4c:	40008000 	.word	0x40008000
 8006c50:	00f42400 	.word	0x00f42400

08006c54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c60:	f003 0308 	and.w	r3, r3, #8
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00a      	beq.n	8006c7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c82:	f003 0301 	and.w	r3, r3, #1
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d00a      	beq.n	8006ca0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	430a      	orrs	r2, r1
 8006c9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca4:	f003 0302 	and.w	r3, r3, #2
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d00a      	beq.n	8006cc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc6:	f003 0304 	and.w	r3, r3, #4
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d00a      	beq.n	8006ce4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce8:	f003 0310 	and.w	r3, r3, #16
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00a      	beq.n	8006d06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0a:	f003 0320 	and.w	r3, r3, #32
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00a      	beq.n	8006d28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	430a      	orrs	r2, r1
 8006d26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d01a      	beq.n	8006d6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d52:	d10a      	bne.n	8006d6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	430a      	orrs	r2, r1
 8006d68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00a      	beq.n	8006d8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	430a      	orrs	r2, r1
 8006d8a:	605a      	str	r2, [r3, #4]
  }
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b098      	sub	sp, #96	@ 0x60
 8006d9c:	af02      	add	r7, sp, #8
 8006d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006da8:	f7fb fae8 	bl	800237c <HAL_GetTick>
 8006dac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 0308 	and.w	r3, r3, #8
 8006db8:	2b08      	cmp	r3, #8
 8006dba:	d12e      	bne.n	8006e1a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006dc0:	9300      	str	r3, [sp, #0]
 8006dc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 f88c 	bl	8006ee8 <UART_WaitOnFlagUntilTimeout>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d021      	beq.n	8006e1a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dde:	e853 3f00 	ldrex	r3, [r3]
 8006de2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006de6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006dea:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	461a      	mov	r2, r3
 8006df2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006df4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006df6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006dfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dfc:	e841 2300 	strex	r3, r2, [r1]
 8006e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d1e6      	bne.n	8006dd6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2220      	movs	r2, #32
 8006e0c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e16:	2303      	movs	r3, #3
 8006e18:	e062      	b.n	8006ee0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0304 	and.w	r3, r3, #4
 8006e24:	2b04      	cmp	r3, #4
 8006e26:	d149      	bne.n	8006ebc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e2c:	9300      	str	r3, [sp, #0]
 8006e2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e30:	2200      	movs	r2, #0
 8006e32:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 f856 	bl	8006ee8 <UART_WaitOnFlagUntilTimeout>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d03c      	beq.n	8006ebc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4a:	e853 3f00 	ldrex	r3, [r3]
 8006e4e:	623b      	str	r3, [r7, #32]
   return(result);
 8006e50:	6a3b      	ldr	r3, [r7, #32]
 8006e52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e60:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e62:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e68:	e841 2300 	strex	r3, r2, [r1]
 8006e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1e6      	bne.n	8006e42 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	3308      	adds	r3, #8
 8006e7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	e853 3f00 	ldrex	r3, [r3]
 8006e82:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f023 0301 	bic.w	r3, r3, #1
 8006e8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	3308      	adds	r3, #8
 8006e92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e94:	61fa      	str	r2, [r7, #28]
 8006e96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e98:	69b9      	ldr	r1, [r7, #24]
 8006e9a:	69fa      	ldr	r2, [r7, #28]
 8006e9c:	e841 2300 	strex	r3, r2, [r1]
 8006ea0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1e5      	bne.n	8006e74 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2220      	movs	r2, #32
 8006eac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006eb8:	2303      	movs	r3, #3
 8006eba:	e011      	b.n	8006ee0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2220      	movs	r2, #32
 8006ec0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2220      	movs	r2, #32
 8006ec6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3758      	adds	r7, #88	@ 0x58
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	603b      	str	r3, [r7, #0]
 8006ef4:	4613      	mov	r3, r2
 8006ef6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ef8:	e04f      	b.n	8006f9a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006efa:	69bb      	ldr	r3, [r7, #24]
 8006efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f00:	d04b      	beq.n	8006f9a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f02:	f7fb fa3b 	bl	800237c <HAL_GetTick>
 8006f06:	4602      	mov	r2, r0
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	69ba      	ldr	r2, [r7, #24]
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d302      	bcc.n	8006f18 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d101      	bne.n	8006f1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	e04e      	b.n	8006fba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f003 0304 	and.w	r3, r3, #4
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d037      	beq.n	8006f9a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	2b80      	cmp	r3, #128	@ 0x80
 8006f2e:	d034      	beq.n	8006f9a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	2b40      	cmp	r3, #64	@ 0x40
 8006f34:	d031      	beq.n	8006f9a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	69db      	ldr	r3, [r3, #28]
 8006f3c:	f003 0308 	and.w	r3, r3, #8
 8006f40:	2b08      	cmp	r3, #8
 8006f42:	d110      	bne.n	8006f66 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2208      	movs	r2, #8
 8006f4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f000 f8ff 	bl	8007150 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2208      	movs	r2, #8
 8006f56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e029      	b.n	8006fba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69db      	ldr	r3, [r3, #28]
 8006f6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f74:	d111      	bne.n	8006f9a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f80:	68f8      	ldr	r0, [r7, #12]
 8006f82:	f000 f8e5 	bl	8007150 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2220      	movs	r2, #32
 8006f8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006f96:	2303      	movs	r3, #3
 8006f98:	e00f      	b.n	8006fba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	69da      	ldr	r2, [r3, #28]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	4013      	ands	r3, r2
 8006fa4:	68ba      	ldr	r2, [r7, #8]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	bf0c      	ite	eq
 8006faa:	2301      	moveq	r3, #1
 8006fac:	2300      	movne	r3, #0
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	79fb      	ldrb	r3, [r7, #7]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d0a0      	beq.n	8006efa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
	...

08006fc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b097      	sub	sp, #92	@ 0x5c
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	88fa      	ldrh	r2, [r7, #6]
 8006fdc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	88fa      	ldrh	r2, [r7, #6]
 8006fe4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2200      	movs	r2, #0
 8006fec:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ff6:	d10e      	bne.n	8007016 <UART_Start_Receive_IT+0x52>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d105      	bne.n	800700c <UART_Start_Receive_IT+0x48>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007006:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800700a:	e02d      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	22ff      	movs	r2, #255	@ 0xff
 8007010:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007014:	e028      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d10d      	bne.n	800703a <UART_Start_Receive_IT+0x76>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	691b      	ldr	r3, [r3, #16]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d104      	bne.n	8007030 <UART_Start_Receive_IT+0x6c>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	22ff      	movs	r2, #255	@ 0xff
 800702a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800702e:	e01b      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	227f      	movs	r2, #127	@ 0x7f
 8007034:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007038:	e016      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007042:	d10d      	bne.n	8007060 <UART_Start_Receive_IT+0x9c>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	691b      	ldr	r3, [r3, #16]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d104      	bne.n	8007056 <UART_Start_Receive_IT+0x92>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	227f      	movs	r2, #127	@ 0x7f
 8007050:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007054:	e008      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	223f      	movs	r2, #63	@ 0x3f
 800705a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800705e:	e003      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2200      	movs	r2, #0
 800706c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2222      	movs	r2, #34	@ 0x22
 8007074:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	3308      	adds	r3, #8
 800707e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007082:	e853 3f00 	ldrex	r3, [r3]
 8007086:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800708a:	f043 0301 	orr.w	r3, r3, #1
 800708e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	3308      	adds	r3, #8
 8007096:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007098:	64ba      	str	r2, [r7, #72]	@ 0x48
 800709a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800709e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070a0:	e841 2300 	strex	r3, r2, [r1]
 80070a4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80070a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1e5      	bne.n	8007078 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070b4:	d107      	bne.n	80070c6 <UART_Start_Receive_IT+0x102>
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	691b      	ldr	r3, [r3, #16]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d103      	bne.n	80070c6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	4a21      	ldr	r2, [pc, #132]	@ (8007148 <UART_Start_Receive_IT+0x184>)
 80070c2:	669a      	str	r2, [r3, #104]	@ 0x68
 80070c4:	e002      	b.n	80070cc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	4a20      	ldr	r2, [pc, #128]	@ (800714c <UART_Start_Receive_IT+0x188>)
 80070ca:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	691b      	ldr	r3, [r3, #16]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d019      	beq.n	8007108 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070dc:	e853 3f00 	ldrex	r3, [r3]
 80070e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80070e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	461a      	mov	r2, r3
 80070f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80070f4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80070f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80070fa:	e841 2300 	strex	r3, r2, [r1]
 80070fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007102:	2b00      	cmp	r3, #0
 8007104:	d1e6      	bne.n	80070d4 <UART_Start_Receive_IT+0x110>
 8007106:	e018      	b.n	800713a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	e853 3f00 	ldrex	r3, [r3]
 8007114:	613b      	str	r3, [r7, #16]
   return(result);
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	f043 0320 	orr.w	r3, r3, #32
 800711c:	653b      	str	r3, [r7, #80]	@ 0x50
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	461a      	mov	r2, r3
 8007124:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007126:	623b      	str	r3, [r7, #32]
 8007128:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800712a:	69f9      	ldr	r1, [r7, #28]
 800712c:	6a3a      	ldr	r2, [r7, #32]
 800712e:	e841 2300 	strex	r3, r2, [r1]
 8007132:	61bb      	str	r3, [r7, #24]
   return(result);
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d1e6      	bne.n	8007108 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	375c      	adds	r7, #92	@ 0x5c
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr
 8007148:	0800744d 	.word	0x0800744d
 800714c:	08007291 	.word	0x08007291

08007150 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007150:	b480      	push	{r7}
 8007152:	b095      	sub	sp, #84	@ 0x54
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007160:	e853 3f00 	ldrex	r3, [r3]
 8007164:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007168:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800716c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	461a      	mov	r2, r3
 8007174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007176:	643b      	str	r3, [r7, #64]	@ 0x40
 8007178:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800717c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800717e:	e841 2300 	strex	r3, r2, [r1]
 8007182:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1e6      	bne.n	8007158 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	3308      	adds	r3, #8
 8007190:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007192:	6a3b      	ldr	r3, [r7, #32]
 8007194:	e853 3f00 	ldrex	r3, [r3]
 8007198:	61fb      	str	r3, [r7, #28]
   return(result);
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	f023 0301 	bic.w	r3, r3, #1
 80071a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	3308      	adds	r3, #8
 80071a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80071ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071b2:	e841 2300 	strex	r3, r2, [r1]
 80071b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80071b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1e5      	bne.n	800718a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d118      	bne.n	80071f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	e853 3f00 	ldrex	r3, [r3]
 80071d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f023 0310 	bic.w	r3, r3, #16
 80071da:	647b      	str	r3, [r7, #68]	@ 0x44
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	461a      	mov	r2, r3
 80071e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071e4:	61bb      	str	r3, [r7, #24]
 80071e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e8:	6979      	ldr	r1, [r7, #20]
 80071ea:	69ba      	ldr	r2, [r7, #24]
 80071ec:	e841 2300 	strex	r3, r2, [r1]
 80071f0:	613b      	str	r3, [r7, #16]
   return(result);
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d1e6      	bne.n	80071c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2220      	movs	r2, #32
 80071fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800720c:	bf00      	nop
 800720e:	3754      	adds	r7, #84	@ 0x54
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007224:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2200      	movs	r2, #0
 800722a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f7ff fa42 	bl	80066b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007234:	bf00      	nop
 8007236:	3710      	adds	r7, #16
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b088      	sub	sp, #32
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	e853 3f00 	ldrex	r3, [r3]
 8007250:	60bb      	str	r3, [r7, #8]
   return(result);
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007258:	61fb      	str	r3, [r7, #28]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	461a      	mov	r2, r3
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	61bb      	str	r3, [r7, #24]
 8007264:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007266:	6979      	ldr	r1, [r7, #20]
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	e841 2300 	strex	r3, r2, [r1]
 800726e:	613b      	str	r3, [r7, #16]
   return(result);
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1e6      	bne.n	8007244 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2220      	movs	r2, #32
 800727a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7ff fa0e 	bl	80066a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007288:	bf00      	nop
 800728a:	3720      	adds	r7, #32
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b09c      	sub	sp, #112	@ 0x70
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800729e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072a8:	2b22      	cmp	r3, #34	@ 0x22
 80072aa:	f040 80be 	bne.w	800742a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80072b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80072b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80072bc:	b2d9      	uxtb	r1, r3
 80072be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80072c2:	b2da      	uxtb	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072c8:	400a      	ands	r2, r1
 80072ca:	b2d2      	uxtb	r2, r2
 80072cc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072d2:	1c5a      	adds	r2, r3, #1
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80072de:	b29b      	uxth	r3, r3
 80072e0:	3b01      	subs	r3, #1
 80072e2:	b29a      	uxth	r2, r3
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	f040 80a3 	bne.w	800743e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007300:	e853 3f00 	ldrex	r3, [r3]
 8007304:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007306:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007308:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800730c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	461a      	mov	r2, r3
 8007314:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007316:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007318:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800731c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800731e:	e841 2300 	strex	r3, r2, [r1]
 8007322:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007324:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1e6      	bne.n	80072f8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	3308      	adds	r3, #8
 8007330:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007334:	e853 3f00 	ldrex	r3, [r3]
 8007338:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800733a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800733c:	f023 0301 	bic.w	r3, r3, #1
 8007340:	667b      	str	r3, [r7, #100]	@ 0x64
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	3308      	adds	r3, #8
 8007348:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800734a:	647a      	str	r2, [r7, #68]	@ 0x44
 800734c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007350:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007352:	e841 2300 	strex	r3, r2, [r1]
 8007356:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1e5      	bne.n	800732a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2220      	movs	r2, #32
 8007362:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a34      	ldr	r2, [pc, #208]	@ (8007448 <UART_RxISR_8BIT+0x1b8>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d01f      	beq.n	80073bc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007386:	2b00      	cmp	r3, #0
 8007388:	d018      	beq.n	80073bc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007392:	e853 3f00 	ldrex	r3, [r3]
 8007396:	623b      	str	r3, [r7, #32]
   return(result);
 8007398:	6a3b      	ldr	r3, [r7, #32]
 800739a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800739e:	663b      	str	r3, [r7, #96]	@ 0x60
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	461a      	mov	r2, r3
 80073a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80073aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073b0:	e841 2300 	strex	r3, r2, [r1]
 80073b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d1e6      	bne.n	800738a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d12e      	bne.n	8007422 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	e853 3f00 	ldrex	r3, [r3]
 80073d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f023 0310 	bic.w	r3, r3, #16
 80073de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	461a      	mov	r2, r3
 80073e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073e8:	61fb      	str	r3, [r7, #28]
 80073ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ec:	69b9      	ldr	r1, [r7, #24]
 80073ee:	69fa      	ldr	r2, [r7, #28]
 80073f0:	e841 2300 	strex	r3, r2, [r1]
 80073f4:	617b      	str	r3, [r7, #20]
   return(result);
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d1e6      	bne.n	80073ca <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	69db      	ldr	r3, [r3, #28]
 8007402:	f003 0310 	and.w	r3, r3, #16
 8007406:	2b10      	cmp	r3, #16
 8007408:	d103      	bne.n	8007412 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2210      	movs	r2, #16
 8007410:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007418:	4619      	mov	r1, r3
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f7ff f956 	bl	80066cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007420:	e00d      	b.n	800743e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f7fa ff02 	bl	800222c <HAL_UART_RxCpltCallback>
}
 8007428:	e009      	b.n	800743e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	8b1b      	ldrh	r3, [r3, #24]
 8007430:	b29a      	uxth	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f042 0208 	orr.w	r2, r2, #8
 800743a:	b292      	uxth	r2, r2
 800743c:	831a      	strh	r2, [r3, #24]
}
 800743e:	bf00      	nop
 8007440:	3770      	adds	r7, #112	@ 0x70
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop
 8007448:	40008000 	.word	0x40008000

0800744c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b09c      	sub	sp, #112	@ 0x70
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800745a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007464:	2b22      	cmp	r3, #34	@ 0x22
 8007466:	f040 80be 	bne.w	80075e6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007470:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007478:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800747a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800747e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007482:	4013      	ands	r3, r2
 8007484:	b29a      	uxth	r2, r3
 8007486:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007488:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800748e:	1c9a      	adds	r2, r3, #2
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800749a:	b29b      	uxth	r3, r3
 800749c:	3b01      	subs	r3, #1
 800749e:	b29a      	uxth	r2, r3
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	f040 80a3 	bne.w	80075fa <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074bc:	e853 3f00 	ldrex	r3, [r3]
 80074c0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80074c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	461a      	mov	r2, r3
 80074d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80074d4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80074d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80074da:	e841 2300 	strex	r3, r2, [r1]
 80074de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80074e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1e6      	bne.n	80074b4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	3308      	adds	r3, #8
 80074ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074f0:	e853 3f00 	ldrex	r3, [r3]
 80074f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f8:	f023 0301 	bic.w	r3, r3, #1
 80074fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	3308      	adds	r3, #8
 8007504:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007506:	643a      	str	r2, [r7, #64]	@ 0x40
 8007508:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800750c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800750e:	e841 2300 	strex	r3, r2, [r1]
 8007512:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1e5      	bne.n	80074e6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2220      	movs	r2, #32
 800751e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2200      	movs	r2, #0
 8007526:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a34      	ldr	r2, [pc, #208]	@ (8007604 <UART_RxISR_16BIT+0x1b8>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d01f      	beq.n	8007578 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007542:	2b00      	cmp	r3, #0
 8007544:	d018      	beq.n	8007578 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800754c:	6a3b      	ldr	r3, [r7, #32]
 800754e:	e853 3f00 	ldrex	r3, [r3]
 8007552:	61fb      	str	r3, [r7, #28]
   return(result);
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800755a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	461a      	mov	r2, r3
 8007562:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007564:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007566:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007568:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800756a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800756c:	e841 2300 	strex	r3, r2, [r1]
 8007570:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	2b00      	cmp	r3, #0
 8007576:	d1e6      	bne.n	8007546 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800757c:	2b01      	cmp	r3, #1
 800757e:	d12e      	bne.n	80075de <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	e853 3f00 	ldrex	r3, [r3]
 8007592:	60bb      	str	r3, [r7, #8]
   return(result);
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	f023 0310 	bic.w	r3, r3, #16
 800759a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	461a      	mov	r2, r3
 80075a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80075a4:	61bb      	str	r3, [r7, #24]
 80075a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a8:	6979      	ldr	r1, [r7, #20]
 80075aa:	69ba      	ldr	r2, [r7, #24]
 80075ac:	e841 2300 	strex	r3, r2, [r1]
 80075b0:	613b      	str	r3, [r7, #16]
   return(result);
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d1e6      	bne.n	8007586 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	69db      	ldr	r3, [r3, #28]
 80075be:	f003 0310 	and.w	r3, r3, #16
 80075c2:	2b10      	cmp	r3, #16
 80075c4:	d103      	bne.n	80075ce <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2210      	movs	r2, #16
 80075cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80075d4:	4619      	mov	r1, r3
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f7ff f878 	bl	80066cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80075dc:	e00d      	b.n	80075fa <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f7fa fe24 	bl	800222c <HAL_UART_RxCpltCallback>
}
 80075e4:	e009      	b.n	80075fa <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	8b1b      	ldrh	r3, [r3, #24]
 80075ec:	b29a      	uxth	r2, r3
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f042 0208 	orr.w	r2, r2, #8
 80075f6:	b292      	uxth	r2, r2
 80075f8:	831a      	strh	r2, [r3, #24]
}
 80075fa:	bf00      	nop
 80075fc:	3770      	adds	r7, #112	@ 0x70
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	40008000 	.word	0x40008000

08007608 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <App_TaskCreateHook>:
* Note(s)     : (1) Interrupts are disabled during this call.
*********************************************************************************************************
*/

void  App_TaskCreateHook (OS_TCB *ptcb)
{
 800761c:	b480      	push	{r7}
 800761e:	b083      	sub	sp, #12
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
    (void)ptcb;
}
 8007624:	bf00      	nop
 8007626:	370c      	adds	r7, #12
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr

08007630 <App_TaskDelHook>:
* Note(s)     : (1) Interrupts are disabled during this call.
*********************************************************************************************************
*/

void  App_TaskDelHook (OS_TCB *ptcb)
{
 8007630:	b480      	push	{r7}
 8007632:	b083      	sub	sp, #12
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
    (void)ptcb;
}
 8007638:	bf00      	nop
 800763a:	370c      	adds	r7, #12
 800763c:	46bd      	mov	sp, r7
 800763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007642:	4770      	bx	lr

08007644 <App_TaskIdleHook>:
*********************************************************************************************************
*/

#if OS_VERSION >= 251
void  App_TaskIdleHook (void)
{
 8007644:	b480      	push	{r7}
 8007646:	af00      	add	r7, sp, #0
}
 8007648:	bf00      	nop
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr

08007652 <App_TaskStatHook>:
* Argument(s) : none.
*********************************************************************************************************
*/

void  App_TaskStatHook (void)
{
 8007652:	b480      	push	{r7}
 8007654:	af00      	add	r7, sp, #0
}
 8007656:	bf00      	nop
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr

08007660 <App_TaskReturnHook>:
*/


#if OS_VERSION >= 289
void  App_TaskReturnHook (OS_TCB  *ptcb)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
    (void)ptcb;
}
 8007668:	bf00      	nop
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <App_TaskSwHook>:
*********************************************************************************************************
*/

#if OS_TASK_SW_HOOK_EN > 0
void  App_TaskSwHook (void)
{
 8007674:	b480      	push	{r7}
 8007676:	af00      	add	r7, sp, #0

}
 8007678:	bf00      	nop
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr

08007682 <App_TCBInitHook>:
*********************************************************************************************************
*/

#if OS_VERSION >= 204
void  App_TCBInitHook (OS_TCB *ptcb)
{
 8007682:	b480      	push	{r7}
 8007684:	b083      	sub	sp, #12
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
    (void)ptcb;
}
 800768a:	bf00      	nop
 800768c:	370c      	adds	r7, #12
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr

08007696 <App_TimeTickHook>:
*********************************************************************************************************
*/

#if OS_TIME_TICK_HOOK_EN > 0
void  App_TimeTickHook (void)
{
 8007696:	b480      	push	{r7}
 8007698:	af00      	add	r7, sp, #0

}
 800769a:	bf00      	nop
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr

080076a4 <OSInitHookBegin>:
*                 b) Set bits ASPEN and LSPEN in FPCCR register.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSInitHookBegin (void)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b085      	sub	sp, #20
 80076a8:	af00      	add	r7, sp, #0
    OS_STK  *pstk;
#if (OS_CPU_ARM_FP_EN > 0u)
    INT32U   reg_val;
#endif
                                                                /* Clear exception stack for stack checking.            */
    pstk = &OS_CPU_ExceptStk[0];
 80076aa:	4b19      	ldr	r3, [pc, #100]	@ (8007710 <OSInitHookBegin+0x6c>)
 80076ac:	60bb      	str	r3, [r7, #8]
    size = OS_CPU_EXCEPT_STK_SIZE;
 80076ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80076b2:	60fb      	str	r3, [r7, #12]
    while (size > 0u) {
 80076b4:	e007      	b.n	80076c6 <OSInitHookBegin+0x22>
        size--;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	3b01      	subs	r3, #1
 80076ba:	60fb      	str	r3, [r7, #12]
       *pstk++ = (OS_STK)0;
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	1d1a      	adds	r2, r3, #4
 80076c0:	60ba      	str	r2, [r7, #8]
 80076c2:	2200      	movs	r2, #0
 80076c4:	601a      	str	r2, [r3, #0]
    while (size > 0u) {
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d1f4      	bne.n	80076b6 <OSInitHookBegin+0x12>
    }

                                                                /* Align the ISR stack to 8-bytes                       */
    OS_CPU_ExceptStkBase = (OS_STK *)&OS_CPU_ExceptStk[OS_CPU_EXCEPT_STK_SIZE];
 80076cc:	4b11      	ldr	r3, [pc, #68]	@ (8007714 <OSInitHookBegin+0x70>)
 80076ce:	4a12      	ldr	r2, [pc, #72]	@ (8007718 <OSInitHookBegin+0x74>)
 80076d0:	601a      	str	r2, [r3, #0]
    OS_CPU_ExceptStkBase = (OS_STK *)((OS_STK)(OS_CPU_ExceptStkBase) & 0xFFFFFFF8);
 80076d2:	4b10      	ldr	r3, [pc, #64]	@ (8007714 <OSInitHookBegin+0x70>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f023 0307 	bic.w	r3, r3, #7
 80076da:	461a      	mov	r2, r3
 80076dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007714 <OSInitHookBegin+0x70>)
 80076de:	601a      	str	r2, [r3, #0]

#if (OS_CPU_ARM_FP_EN > 0u)
    reg_val = OS_CPU_CM_FP_FPCCR;                               /* Check the floating point mode.                       */
 80076e0:	4b0e      	ldr	r3, [pc, #56]	@ (800771c <OSInitHookBegin+0x78>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	607b      	str	r3, [r7, #4]
    if ((reg_val & OS_CPU_CM_FPCCR_LAZY_STK) != OS_CPU_CM_FPCCR_LAZY_STK) {
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80076ec:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80076f0:	d001      	beq.n	80076f6 <OSInitHookBegin+0x52>
        while (1u) {                                            /* See Note (2).                                        */
 80076f2:	bf00      	nop
 80076f4:	e7fd      	b.n	80076f2 <OSInitHookBegin+0x4e>
        }
    }
#endif

#if OS_TMR_EN > 0u
    OSTmrCtr = 0u;
 80076f6:	4b0a      	ldr	r3, [pc, #40]	@ (8007720 <OSInitHookBegin+0x7c>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	801a      	strh	r2, [r3, #0]
#endif

                                                                /* Set BASEPRI boundary from the configuration.         */
    OS_KA_BASEPRI_Boundary = (INT32U)(CPU_CFG_KA_IPL_BOUNDARY << (8u - CPU_CFG_NVIC_PRIO_BITS));
 80076fc:	4b09      	ldr	r3, [pc, #36]	@ (8007724 <OSInitHookBegin+0x80>)
 80076fe:	2240      	movs	r2, #64	@ 0x40
 8007700:	601a      	str	r2, [r3, #0]
}
 8007702:	bf00      	nop
 8007704:	3714      	adds	r7, #20
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	2000638c 	.word	0x2000638c
 8007714:	2000678c 	.word	0x2000678c
 8007718:	2000678c 	.word	0x2000678c
 800771c:	e000ef34 	.word	0xe000ef34
 8007720:	20006790 	.word	0x20006790
 8007724:	20006794 	.word	0x20006794

08007728 <OSInitHookEnd>:
* Note(s)    : 1) Interrupts should be disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSInitHookEnd (void)
{
 8007728:	b480      	push	{r7}
 800772a:	af00      	add	r7, sp, #0

}
 800772c:	bf00      	nop
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr

08007736 <OSTaskCreateHook>:
* Note(s)    : 1) Interrupts are disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSTaskCreateHook (OS_TCB *ptcb)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b082      	sub	sp, #8
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
#if OS_APP_HOOKS_EN > 0u
    App_TaskCreateHook(ptcb);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7ff ff6c 	bl	800761c <App_TaskCreateHook>
#else
    (void)ptcb;                                                 /* Prevent compiler warning                             */
#endif
}
 8007744:	bf00      	nop
 8007746:	3708      	adds	r7, #8
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <OSTaskDelHook>:
* Note(s)    : 1) Interrupts are disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSTaskDelHook (OS_TCB *ptcb)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b082      	sub	sp, #8
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
#if OS_APP_HOOKS_EN > 0u
    App_TaskDelHook(ptcb);
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f7ff ff6b 	bl	8007630 <App_TaskDelHook>
#else
    (void)ptcb;                                                 /* Prevent compiler warning                             */
#endif
}
 800775a:	bf00      	nop
 800775c:	3708      	adds	r7, #8
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}

08007762 <OSTaskIdleHook>:
* Note(s)    : 1) Interrupts are enabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSTaskIdleHook (void)
{
 8007762:	b580      	push	{r7, lr}
 8007764:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0u
    App_TaskIdleHook();
 8007766:	f7ff ff6d 	bl	8007644 <App_TaskIdleHook>
#endif
}
 800776a:	bf00      	nop
 800776c:	bd80      	pop	{r7, pc}

0800776e <OSTaskReturnHook>:
*********************************************************************************************************
*/

#if OS_CPU_HOOKS_EN > 0u
void  OSTaskReturnHook (OS_TCB  *ptcb)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b082      	sub	sp, #8
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
#if OS_APP_HOOKS_EN > 0u
    App_TaskReturnHook(ptcb);
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f7ff ff72 	bl	8007660 <App_TaskReturnHook>
#else
    (void)ptcb;
#endif
}
 800777c:	bf00      	nop
 800777e:	3708      	adds	r7, #8
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <OSTaskStatHook>:
*********************************************************************************************************
*/

#if OS_CPU_HOOKS_EN > 0u
void  OSTaskStatHook (void)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0u
    App_TaskStatHook();
 8007788:	f7ff ff63 	bl	8007652 <App_TaskStatHook>
#endif
}
 800778c:	bf00      	nop
 800778e:	bd80      	pop	{r7, pc}

08007790 <OSTaskStkInit>:

OS_STK  *OSTaskStkInit (void    (*task)(void *p_arg),
                        void     *p_arg,
                        OS_STK   *ptos,
                        INT16U    opt)
{
 8007790:	b480      	push	{r7}
 8007792:	b087      	sub	sp, #28
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	607a      	str	r2, [r7, #4]
 800779c:	807b      	strh	r3, [r7, #2]
    OS_STK  *p_stk;


    (void)opt;                                                  /* 'opt' is not used, prevent warning                   */
    p_stk      = ptos + 1u;                                     /* Load stack pointer                                   */
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	3304      	adds	r3, #4
 80077a2:	617b      	str	r3, [r7, #20]
                                                                /* Align the stack to 8-bytes.                          */
    p_stk      = (OS_STK *)((OS_STK)(p_stk) & 0xFFFFFFF8u);
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	f023 0307 	bic.w	r3, r3, #7
 80077aa:	617b      	str	r3, [r7, #20]
                                                                /* Registers stacked as if auto-saved on exception      */
#if (OS_CPU_ARM_FP_EN > 0u)                                     /* FPU auto-saved registers.                            */
     --p_stk;
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	3b04      	subs	r3, #4
 80077b0:	617b      	str	r3, [r7, #20]
    *(--p_stk) = (OS_STK)0x02000000u;                           /* FPSCR                                                */
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	3b04      	subs	r3, #4
 80077b6:	617b      	str	r3, [r7, #20]
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80077be:	601a      	str	r2, [r3, #0]
                                                                /* Initialize S0-S15 floating point registers           */
    *(--p_stk) = (OS_STK)0x41700000u;                           /* S15                                                  */
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	3b04      	subs	r3, #4
 80077c4:	617b      	str	r3, [r7, #20]
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	4a93      	ldr	r2, [pc, #588]	@ (8007a18 <OSTaskStkInit+0x288>)
 80077ca:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41600000u;                           /* S14                                                  */
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	3b04      	subs	r3, #4
 80077d0:	617b      	str	r3, [r7, #20]
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	4a91      	ldr	r2, [pc, #580]	@ (8007a1c <OSTaskStkInit+0x28c>)
 80077d6:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41500000u;                           /* S13                                                  */
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	3b04      	subs	r3, #4
 80077dc:	617b      	str	r3, [r7, #20]
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	4a8f      	ldr	r2, [pc, #572]	@ (8007a20 <OSTaskStkInit+0x290>)
 80077e2:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41400000u;                           /* S12                                                  */
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	3b04      	subs	r3, #4
 80077e8:	617b      	str	r3, [r7, #20]
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	4a8d      	ldr	r2, [pc, #564]	@ (8007a24 <OSTaskStkInit+0x294>)
 80077ee:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41300000u;                           /* S11                                                  */
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	3b04      	subs	r3, #4
 80077f4:	617b      	str	r3, [r7, #20]
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	4a8b      	ldr	r2, [pc, #556]	@ (8007a28 <OSTaskStkInit+0x298>)
 80077fa:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41200000u;                           /* S10                                                  */
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	3b04      	subs	r3, #4
 8007800:	617b      	str	r3, [r7, #20]
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	4a89      	ldr	r2, [pc, #548]	@ (8007a2c <OSTaskStkInit+0x29c>)
 8007806:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41100000u;                           /* S9                                                   */
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	3b04      	subs	r3, #4
 800780c:	617b      	str	r3, [r7, #20]
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	4a87      	ldr	r2, [pc, #540]	@ (8007a30 <OSTaskStkInit+0x2a0>)
 8007812:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41000000u;                           /* S8                                                   */
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	3b04      	subs	r3, #4
 8007818:	617b      	str	r3, [r7, #20]
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8007820:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40E00000u;                           /* S7                                                   */
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	3b04      	subs	r3, #4
 8007826:	617b      	str	r3, [r7, #20]
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	4a82      	ldr	r2, [pc, #520]	@ (8007a34 <OSTaskStkInit+0x2a4>)
 800782c:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40C00000u;                           /* S6                                                   */
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	3b04      	subs	r3, #4
 8007832:	617b      	str	r3, [r7, #20]
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	4a80      	ldr	r2, [pc, #512]	@ (8007a38 <OSTaskStkInit+0x2a8>)
 8007838:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40A00000u;                           /* S5                                                   */
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	3b04      	subs	r3, #4
 800783e:	617b      	str	r3, [r7, #20]
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	4a7e      	ldr	r2, [pc, #504]	@ (8007a3c <OSTaskStkInit+0x2ac>)
 8007844:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40800000u;                           /* S4                                                   */
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	3b04      	subs	r3, #4
 800784a:	617b      	str	r3, [r7, #20]
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8007852:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40400000u;                           /* S3                                                   */
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	3b04      	subs	r3, #4
 8007858:	617b      	str	r3, [r7, #20]
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	4a78      	ldr	r2, [pc, #480]	@ (8007a40 <OSTaskStkInit+0x2b0>)
 800785e:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40000000u;                           /* S2                                                   */
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	3b04      	subs	r3, #4
 8007864:	617b      	str	r3, [r7, #20]
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800786c:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x3F800000u;                           /* S1                                                   */
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	3b04      	subs	r3, #4
 8007872:	617b      	str	r3, [r7, #20]
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800787a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x00000000u;                           /* S0                                                   */
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	3b04      	subs	r3, #4
 8007880:	617b      	str	r3, [r7, #20]
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	2200      	movs	r2, #0
 8007886:	601a      	str	r2, [r3, #0]
#endif
    *(--p_stk) = (OS_STK)0x01000000uL;                          /* xPSR                                                 */
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	3b04      	subs	r3, #4
 800788c:	617b      	str	r3, [r7, #20]
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007894:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)task;                                  /* Entry Point                                          */
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	3b04      	subs	r3, #4
 800789a:	617b      	str	r3, [r7, #20]
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)OS_TaskReturn;                         /* R14 (LR)                                             */
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	3b04      	subs	r3, #4
 80078a6:	617b      	str	r3, [r7, #20]
 80078a8:	4a66      	ldr	r2, [pc, #408]	@ (8007a44 <OSTaskStkInit+0x2b4>)
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x12121212uL;                          /* R12                                                  */
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	3b04      	subs	r3, #4
 80078b2:	617b      	str	r3, [r7, #20]
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 80078ba:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x03030303uL;                          /* R3                                                   */
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	3b04      	subs	r3, #4
 80078c0:	617b      	str	r3, [r7, #20]
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 80078c8:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x02020202uL;                          /* R2                                                   */
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	3b04      	subs	r3, #4
 80078ce:	617b      	str	r3, [r7, #20]
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 80078d6:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x01010101uL;                          /* R1                                                   */
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	3b04      	subs	r3, #4
 80078dc:	617b      	str	r3, [r7, #20]
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 80078e4:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)p_arg;                                 /* R0 : argument                                        */
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	3b04      	subs	r3, #4
 80078ea:	617b      	str	r3, [r7, #20]
 80078ec:	68ba      	ldr	r2, [r7, #8]
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	601a      	str	r2, [r3, #0]

#if (OS_CPU_ARM_FP_EN > 0u)
    *(--p_stk) = (OS_STK)0xFFFFFFEDuL;                          /* R14: EXEC_RETURN; See Note 5                         */
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	3b04      	subs	r3, #4
 80078f6:	617b      	str	r3, [r7, #20]
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	f06f 0212 	mvn.w	r2, #18
 80078fe:	601a      	str	r2, [r3, #0]
#else
    *(--p_stk) = (OS_STK)0xFFFFFFFDuL;                          /* R14: EXEC_RETURN; See Note 5                         */
#endif
                                                                /* Remaining registers saved on process stack           */
    *(--p_stk) = (OS_STK)0x11111111uL;                          /* R11                                                  */
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	3b04      	subs	r3, #4
 8007904:	617b      	str	r3, [r7, #20]
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 800790c:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x10101010uL;                          /* R10                                                  */
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	3b04      	subs	r3, #4
 8007912:	617b      	str	r3, [r7, #20]
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 800791a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x09090909uL;                          /* R9                                                   */
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	3b04      	subs	r3, #4
 8007920:	617b      	str	r3, [r7, #20]
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8007928:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x08080808uL;                          /* R8                                                   */
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	3b04      	subs	r3, #4
 800792e:	617b      	str	r3, [r7, #20]
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8007936:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x07070707uL;                          /* R7                                                   */
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	3b04      	subs	r3, #4
 800793c:	617b      	str	r3, [r7, #20]
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8007944:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x06060606uL;                          /* R6                                                   */
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	3b04      	subs	r3, #4
 800794a:	617b      	str	r3, [r7, #20]
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8007952:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x05050505uL;                          /* R5                                                   */
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	3b04      	subs	r3, #4
 8007958:	617b      	str	r3, [r7, #20]
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8007960:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x04040404uL;                          /* R4                                                   */
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	3b04      	subs	r3, #4
 8007966:	617b      	str	r3, [r7, #20]
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 800796e:	601a      	str	r2, [r3, #0]

#if (OS_CPU_ARM_FP_EN > 0u)
                                                                /* Initialize S16-S31 floating point registers          */
    *(--p_stk) = (OS_STK)0x41F80000u;                           /* S31                                                  */
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	3b04      	subs	r3, #4
 8007974:	617b      	str	r3, [r7, #20]
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	4a33      	ldr	r2, [pc, #204]	@ (8007a48 <OSTaskStkInit+0x2b8>)
 800797a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41F00000u;                           /* S30                                                  */
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	3b04      	subs	r3, #4
 8007980:	617b      	str	r3, [r7, #20]
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	4a31      	ldr	r2, [pc, #196]	@ (8007a4c <OSTaskStkInit+0x2bc>)
 8007986:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41E80000u;                           /* S29                                                  */
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	3b04      	subs	r3, #4
 800798c:	617b      	str	r3, [r7, #20]
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	4a2f      	ldr	r2, [pc, #188]	@ (8007a50 <OSTaskStkInit+0x2c0>)
 8007992:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41E00000u;                           /* S28                                                  */
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	3b04      	subs	r3, #4
 8007998:	617b      	str	r3, [r7, #20]
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	4a2d      	ldr	r2, [pc, #180]	@ (8007a54 <OSTaskStkInit+0x2c4>)
 800799e:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41D80000u;                           /* S27                                                  */
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	3b04      	subs	r3, #4
 80079a4:	617b      	str	r3, [r7, #20]
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	4a2b      	ldr	r2, [pc, #172]	@ (8007a58 <OSTaskStkInit+0x2c8>)
 80079aa:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41D00000u;                           /* S26                                                  */
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	3b04      	subs	r3, #4
 80079b0:	617b      	str	r3, [r7, #20]
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	4a29      	ldr	r2, [pc, #164]	@ (8007a5c <OSTaskStkInit+0x2cc>)
 80079b6:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41C80000u;                           /* S25                                                  */
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	3b04      	subs	r3, #4
 80079bc:	617b      	str	r3, [r7, #20]
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	4a27      	ldr	r2, [pc, #156]	@ (8007a60 <OSTaskStkInit+0x2d0>)
 80079c2:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41C00000u;                           /* S24                                                  */
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	3b04      	subs	r3, #4
 80079c8:	617b      	str	r3, [r7, #20]
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	4a25      	ldr	r2, [pc, #148]	@ (8007a64 <OSTaskStkInit+0x2d4>)
 80079ce:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41B80000u;                           /* S23                                                  */
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	3b04      	subs	r3, #4
 80079d4:	617b      	str	r3, [r7, #20]
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	4a23      	ldr	r2, [pc, #140]	@ (8007a68 <OSTaskStkInit+0x2d8>)
 80079da:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41B00000u;                           /* S22                                                  */
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	3b04      	subs	r3, #4
 80079e0:	617b      	str	r3, [r7, #20]
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	4a21      	ldr	r2, [pc, #132]	@ (8007a6c <OSTaskStkInit+0x2dc>)
 80079e6:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41A80000u;                           /* S21                                                  */
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	3b04      	subs	r3, #4
 80079ec:	617b      	str	r3, [r7, #20]
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007a70 <OSTaskStkInit+0x2e0>)
 80079f2:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41A00000u;                           /* S20                                                  */
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	3b04      	subs	r3, #4
 80079f8:	617b      	str	r3, [r7, #20]
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	4a1d      	ldr	r2, [pc, #116]	@ (8007a74 <OSTaskStkInit+0x2e4>)
 80079fe:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41980000u;                           /* S19                                                  */
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	3b04      	subs	r3, #4
 8007a04:	617b      	str	r3, [r7, #20]
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	4a1b      	ldr	r2, [pc, #108]	@ (8007a78 <OSTaskStkInit+0x2e8>)
 8007a0a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41900000u;                           /* S18                                                  */
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	3b04      	subs	r3, #4
 8007a10:	617b      	str	r3, [r7, #20]
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	e032      	b.n	8007a7c <OSTaskStkInit+0x2ec>
 8007a16:	bf00      	nop
 8007a18:	41700000 	.word	0x41700000
 8007a1c:	41600000 	.word	0x41600000
 8007a20:	41500000 	.word	0x41500000
 8007a24:	41400000 	.word	0x41400000
 8007a28:	41300000 	.word	0x41300000
 8007a2c:	41200000 	.word	0x41200000
 8007a30:	41100000 	.word	0x41100000
 8007a34:	40e00000 	.word	0x40e00000
 8007a38:	40c00000 	.word	0x40c00000
 8007a3c:	40a00000 	.word	0x40a00000
 8007a40:	40400000 	.word	0x40400000
 8007a44:	0800a04d 	.word	0x0800a04d
 8007a48:	41f80000 	.word	0x41f80000
 8007a4c:	41f00000 	.word	0x41f00000
 8007a50:	41e80000 	.word	0x41e80000
 8007a54:	41e00000 	.word	0x41e00000
 8007a58:	41d80000 	.word	0x41d80000
 8007a5c:	41d00000 	.word	0x41d00000
 8007a60:	41c80000 	.word	0x41c80000
 8007a64:	41c00000 	.word	0x41c00000
 8007a68:	41b80000 	.word	0x41b80000
 8007a6c:	41b00000 	.word	0x41b00000
 8007a70:	41a80000 	.word	0x41a80000
 8007a74:	41a00000 	.word	0x41a00000
 8007a78:	41980000 	.word	0x41980000
 8007a7c:	4a0a      	ldr	r2, [pc, #40]	@ (8007aa8 <OSTaskStkInit+0x318>)
 8007a7e:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41880000u;                           /* S17                                                  */
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	3b04      	subs	r3, #4
 8007a84:	617b      	str	r3, [r7, #20]
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	4a08      	ldr	r2, [pc, #32]	@ (8007aac <OSTaskStkInit+0x31c>)
 8007a8a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41800000u;                           /* S16                                                  */
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	3b04      	subs	r3, #4
 8007a90:	617b      	str	r3, [r7, #20]
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 8007a98:	601a      	str	r2, [r3, #0]
#endif

    return (p_stk);
 8007a9a:	697b      	ldr	r3, [r7, #20]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	371c      	adds	r7, #28
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr
 8007aa8:	41900000 	.word	0x41900000
 8007aac:	41880000 	.word	0x41880000

08007ab0 <OSTaskSwHook>:
*                 task being switched out (i.e. the preempted task).
*********************************************************************************************************
*/
#if (OS_CPU_HOOKS_EN > 0u) && (OS_TASK_SW_HOOK_EN > 0u)
void  OSTaskSwHook (void)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	af00      	add	r7, sp, #0

#if (OS_CPU_ARM_FP_EN > 0u)
    OS_CPU_FP_Reg_Push(OSTCBCur->OSTCBStkPtr);                  /* Push the FP registers of the current task.           */
 8007ab4:	4b07      	ldr	r3, [pc, #28]	@ (8007ad4 <OSTaskSwHook+0x24>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4618      	mov	r0, r3
 8007abc:	f7f8 fb88 	bl	80001d0 <OS_CPU_FP_Reg_Push>
#endif

#if OS_APP_HOOKS_EN > 0u
    App_TaskSwHook();
 8007ac0:	f7ff fdd8 	bl	8007674 <App_TaskSwHook>
#endif

    OS_TRACE_TASK_SWITCHED_IN(OSTCBHighRdy);

#if (OS_CPU_ARM_FP_EN > 0u)
    OS_CPU_FP_Reg_Pop(OSTCBHighRdy->OSTCBStkPtr);               /* Pop the FP registers of the highest ready task.      */
 8007ac4:	4b04      	ldr	r3, [pc, #16]	@ (8007ad8 <OSTaskSwHook+0x28>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7f8 fb89 	bl	80001e2 <OS_CPU_FP_Reg_Pop>
#endif
}
 8007ad0:	bf00      	nop
 8007ad2:	bd80      	pop	{r7, pc}
 8007ad4:	20006d0c 	.word	0x20006d0c
 8007ad8:	20006d14 	.word	0x20006d14

08007adc <OSTCBInitHook>:
* Note(s)    : 1) Interrupts may or may not be ENABLED during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSTCBInitHook (OS_TCB *ptcb)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b082      	sub	sp, #8
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
#if OS_APP_HOOKS_EN > 0u
    App_TCBInitHook(ptcb);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f7ff fdcc 	bl	8007682 <App_TCBInitHook>
#else
    (void)ptcb;                                                 /* Prevent compiler warning                             */
#endif
}
 8007aea:	bf00      	nop
 8007aec:	3708      	adds	r7, #8
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
	...

08007af4 <OSTimeTickHook>:
* Note(s)    : 1) Interrupts may or may not be ENABLED during this call.
*********************************************************************************************************
*/
#if (OS_CPU_HOOKS_EN > 0u) && (OS_TIME_TICK_HOOK_EN > 0u)
void  OSTimeTickHook (void)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0u
    App_TimeTickHook();
 8007af8:	f7ff fdcd 	bl	8007696 <App_TimeTickHook>
#endif

#if OS_TMR_EN > 0u
    OSTmrCtr++;
 8007afc:	4b08      	ldr	r3, [pc, #32]	@ (8007b20 <OSTimeTickHook+0x2c>)
 8007afe:	881b      	ldrh	r3, [r3, #0]
 8007b00:	3301      	adds	r3, #1
 8007b02:	b29a      	uxth	r2, r3
 8007b04:	4b06      	ldr	r3, [pc, #24]	@ (8007b20 <OSTimeTickHook+0x2c>)
 8007b06:	801a      	strh	r2, [r3, #0]
    if (OSTmrCtr >= (OS_TICKS_PER_SEC / OS_TMR_CFG_TICKS_PER_SEC)) {
 8007b08:	4b05      	ldr	r3, [pc, #20]	@ (8007b20 <OSTimeTickHook+0x2c>)
 8007b0a:	881b      	ldrh	r3, [r3, #0]
 8007b0c:	2b63      	cmp	r3, #99	@ 0x63
 8007b0e:	d904      	bls.n	8007b1a <OSTimeTickHook+0x26>
        OSTmrCtr = 0u;
 8007b10:	4b03      	ldr	r3, [pc, #12]	@ (8007b20 <OSTimeTickHook+0x2c>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	801a      	strh	r2, [r3, #0]
        OSTmrSignal();
 8007b16:	f002 fb99 	bl	800a24c <OSTmrSignal>
    }
#endif
}
 8007b1a:	bf00      	nop
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	20006790 	.word	0x20006790

08007b24 <OS_CPU_SysTickHandler>:
* Note(s)    : 1) This function MUST be placed on entry 15 of the Cortex-M vector table.
*********************************************************************************************************
*/

void  OS_CPU_SysTickHandler (void)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                                    /* Allocate storage for CPU status register             */
    OS_CPU_SR  cpu_sr;
#endif


    OS_ENTER_CRITICAL();
 8007b2a:	2040      	movs	r0, #64	@ 0x40
 8007b2c:	f7f8 fb5f 	bl	80001ee <OS_CPU_SR_Save>
 8007b30:	6078      	str	r0, [r7, #4]
    OSIntEnter();                                               /* Tell uC/OS-II that we are starting an ISR            */
 8007b32:	f000 f951 	bl	8007dd8 <OSIntEnter>
    OS_EXIT_CRITICAL();
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f7f8 fb67 	bl	800020a <OS_CPU_SR_Restore>

    OSTimeTick();                                               /* Call uC/OS-II's OSTimeTick()                         */
 8007b3c:	f000 fa42 	bl	8007fc4 <OSTimeTick>

    OSIntExit();                                                /* Tell uC/OS-II that we are leaving the ISR            */
 8007b40:	f000 f964 	bl	8007e0c <OSIntExit>
}
 8007b44:	bf00      	nop
 8007b46:	3708      	adds	r7, #8
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <OSDebugInit>:
*********************************************************************************************************
*/

#if OS_DEBUG_EN > 0u
void  OSDebugInit (void)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
    void  *ptemp;


    ptemp = (void *)&OSDebugEn;
 8007b52:	4b3c      	ldr	r3, [pc, #240]	@ (8007c44 <OSDebugInit+0xf8>)
 8007b54:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSEndiannessTest;
 8007b56:	4b3c      	ldr	r3, [pc, #240]	@ (8007c48 <OSDebugInit+0xfc>)
 8007b58:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSEventMax;
 8007b5a:	4b3c      	ldr	r3, [pc, #240]	@ (8007c4c <OSDebugInit+0x100>)
 8007b5c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventNameEn;
 8007b5e:	4b3c      	ldr	r3, [pc, #240]	@ (8007c50 <OSDebugInit+0x104>)
 8007b60:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventEn;
 8007b62:	4b3c      	ldr	r3, [pc, #240]	@ (8007c54 <OSDebugInit+0x108>)
 8007b64:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventSize;
 8007b66:	4b3c      	ldr	r3, [pc, #240]	@ (8007c58 <OSDebugInit+0x10c>)
 8007b68:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventTblSize;
 8007b6a:	4b3c      	ldr	r3, [pc, #240]	@ (8007c5c <OSDebugInit+0x110>)
 8007b6c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventMultiEn;
 8007b6e:	4b3c      	ldr	r3, [pc, #240]	@ (8007c60 <OSDebugInit+0x114>)
 8007b70:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSFlagEn;
 8007b72:	4b3c      	ldr	r3, [pc, #240]	@ (8007c64 <OSDebugInit+0x118>)
 8007b74:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagGrpSize;
 8007b76:	4b3c      	ldr	r3, [pc, #240]	@ (8007c68 <OSDebugInit+0x11c>)
 8007b78:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagNodeSize;
 8007b7a:	4b3c      	ldr	r3, [pc, #240]	@ (8007c6c <OSDebugInit+0x120>)
 8007b7c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagWidth;
 8007b7e:	4b3c      	ldr	r3, [pc, #240]	@ (8007c70 <OSDebugInit+0x124>)
 8007b80:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagMax;
 8007b82:	4b3c      	ldr	r3, [pc, #240]	@ (8007c74 <OSDebugInit+0x128>)
 8007b84:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagNameEn;
 8007b86:	4b3c      	ldr	r3, [pc, #240]	@ (8007c78 <OSDebugInit+0x12c>)
 8007b88:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSLowestPrio;
 8007b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8007c7c <OSDebugInit+0x130>)
 8007b8c:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSMboxEn;
 8007b8e:	4b3c      	ldr	r3, [pc, #240]	@ (8007c80 <OSDebugInit+0x134>)
 8007b90:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSMemEn;
 8007b92:	4b3c      	ldr	r3, [pc, #240]	@ (8007c84 <OSDebugInit+0x138>)
 8007b94:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSMemMax;
 8007b96:	4b3c      	ldr	r3, [pc, #240]	@ (8007c88 <OSDebugInit+0x13c>)
 8007b98:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSMemNameEn;
 8007b9a:	4b3c      	ldr	r3, [pc, #240]	@ (8007c8c <OSDebugInit+0x140>)
 8007b9c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSMemSize;
 8007b9e:	4b3c      	ldr	r3, [pc, #240]	@ (8007c90 <OSDebugInit+0x144>)
 8007ba0:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSMemTblSize;
 8007ba2:	4b3c      	ldr	r3, [pc, #240]	@ (8007c94 <OSDebugInit+0x148>)
 8007ba4:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSMutexEn;
 8007ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8007c98 <OSDebugInit+0x14c>)
 8007ba8:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSPtrSize;
 8007baa:	4b3c      	ldr	r3, [pc, #240]	@ (8007c9c <OSDebugInit+0x150>)
 8007bac:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSQEn;
 8007bae:	4b3c      	ldr	r3, [pc, #240]	@ (8007ca0 <OSDebugInit+0x154>)
 8007bb0:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSQMax;
 8007bb2:	4b3c      	ldr	r3, [pc, #240]	@ (8007ca4 <OSDebugInit+0x158>)
 8007bb4:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSQSize;
 8007bb6:	4b3c      	ldr	r3, [pc, #240]	@ (8007ca8 <OSDebugInit+0x15c>)
 8007bb8:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSRdyTblSize;
 8007bba:	4b3c      	ldr	r3, [pc, #240]	@ (8007cac <OSDebugInit+0x160>)
 8007bbc:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSSemEn;
 8007bbe:	4b3c      	ldr	r3, [pc, #240]	@ (8007cb0 <OSDebugInit+0x164>)
 8007bc0:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSStkWidth;
 8007bc2:	4b3c      	ldr	r3, [pc, #240]	@ (8007cb4 <OSDebugInit+0x168>)
 8007bc4:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTaskCreateEn;
 8007bc6:	4b3c      	ldr	r3, [pc, #240]	@ (8007cb8 <OSDebugInit+0x16c>)
 8007bc8:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskCreateExtEn;
 8007bca:	4b3c      	ldr	r3, [pc, #240]	@ (8007cbc <OSDebugInit+0x170>)
 8007bcc:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskDelEn;
 8007bce:	4b3c      	ldr	r3, [pc, #240]	@ (8007cc0 <OSDebugInit+0x174>)
 8007bd0:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskIdleStkSize;
 8007bd2:	4b3c      	ldr	r3, [pc, #240]	@ (8007cc4 <OSDebugInit+0x178>)
 8007bd4:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskProfileEn;
 8007bd6:	4b3c      	ldr	r3, [pc, #240]	@ (8007cc8 <OSDebugInit+0x17c>)
 8007bd8:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskMax;
 8007bda:	4b3c      	ldr	r3, [pc, #240]	@ (8007ccc <OSDebugInit+0x180>)
 8007bdc:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskNameEn;
 8007bde:	4b3c      	ldr	r3, [pc, #240]	@ (8007cd0 <OSDebugInit+0x184>)
 8007be0:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskStatEn;
 8007be2:	4b3c      	ldr	r3, [pc, #240]	@ (8007cd4 <OSDebugInit+0x188>)
 8007be4:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskStatStkSize;
 8007be6:	4b3c      	ldr	r3, [pc, #240]	@ (8007cd8 <OSDebugInit+0x18c>)
 8007be8:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskStatStkChkEn;
 8007bea:	4b3c      	ldr	r3, [pc, #240]	@ (8007cdc <OSDebugInit+0x190>)
 8007bec:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskSwHookEn;
 8007bee:	4b3c      	ldr	r3, [pc, #240]	@ (8007ce0 <OSDebugInit+0x194>)
 8007bf0:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTCBPrioTblMax;
 8007bf2:	4b3c      	ldr	r3, [pc, #240]	@ (8007ce4 <OSDebugInit+0x198>)
 8007bf4:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTCBSize;
 8007bf6:	4b3c      	ldr	r3, [pc, #240]	@ (8007ce8 <OSDebugInit+0x19c>)
 8007bf8:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTicksPerSec;
 8007bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8007cec <OSDebugInit+0x1a0>)
 8007bfc:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTimeTickHookEn;
 8007bfe:	4b3c      	ldr	r3, [pc, #240]	@ (8007cf0 <OSDebugInit+0x1a4>)
 8007c00:	607b      	str	r3, [r7, #4]

#if OS_TMR_EN > 0u
    ptemp = (void *)&OSTmrTbl[0];
 8007c02:	4b3c      	ldr	r3, [pc, #240]	@ (8007cf4 <OSDebugInit+0x1a8>)
 8007c04:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrWheelTbl[0];
 8007c06:	4b3c      	ldr	r3, [pc, #240]	@ (8007cf8 <OSDebugInit+0x1ac>)
 8007c08:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTmrEn;
 8007c0a:	4b3c      	ldr	r3, [pc, #240]	@ (8007cfc <OSDebugInit+0x1b0>)
 8007c0c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrCfgMax;
 8007c0e:	4b3c      	ldr	r3, [pc, #240]	@ (8007d00 <OSDebugInit+0x1b4>)
 8007c10:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrCfgNameEn;
 8007c12:	4b3c      	ldr	r3, [pc, #240]	@ (8007d04 <OSDebugInit+0x1b8>)
 8007c14:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrCfgWheelSize;
 8007c16:	4b3c      	ldr	r3, [pc, #240]	@ (8007d08 <OSDebugInit+0x1bc>)
 8007c18:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrCfgTicksPerSec;
 8007c1a:	4b3c      	ldr	r3, [pc, #240]	@ (8007d0c <OSDebugInit+0x1c0>)
 8007c1c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrSize;
 8007c1e:	4b3c      	ldr	r3, [pc, #240]	@ (8007d10 <OSDebugInit+0x1c4>)
 8007c20:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrTblSize;
 8007c22:	4b3c      	ldr	r3, [pc, #240]	@ (8007d14 <OSDebugInit+0x1c8>)
 8007c24:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTmrWheelSize;
 8007c26:	4b3c      	ldr	r3, [pc, #240]	@ (8007d18 <OSDebugInit+0x1cc>)
 8007c28:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrWheelTblSize;
 8007c2a:	4b3c      	ldr	r3, [pc, #240]	@ (8007d1c <OSDebugInit+0x1d0>)
 8007c2c:	607b      	str	r3, [r7, #4]
#endif

    ptemp = (void *)&OSVersionNbr;
 8007c2e:	4b3c      	ldr	r3, [pc, #240]	@ (8007d20 <OSDebugInit+0x1d4>)
 8007c30:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSDataSize;
 8007c32:	4b3c      	ldr	r3, [pc, #240]	@ (8007d24 <OSDebugInit+0x1d8>)
 8007c34:	607b      	str	r3, [r7, #4]

    ptemp = ptemp;                             /* Prevent compiler warning for 'ptemp' not being used! */
}
 8007c36:	bf00      	nop
 8007c38:	370c      	adds	r7, #12
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop
 8007c44:	0800d42c 	.word	0x0800d42c
 8007c48:	0800d430 	.word	0x0800d430
 8007c4c:	0800d436 	.word	0x0800d436
 8007c50:	0800d438 	.word	0x0800d438
 8007c54:	0800d434 	.word	0x0800d434
 8007c58:	0800d43a 	.word	0x0800d43a
 8007c5c:	0800d43c 	.word	0x0800d43c
 8007c60:	0800d43e 	.word	0x0800d43e
 8007c64:	0800d440 	.word	0x0800d440
 8007c68:	0800d442 	.word	0x0800d442
 8007c6c:	0800d444 	.word	0x0800d444
 8007c70:	0800d446 	.word	0x0800d446
 8007c74:	0800d448 	.word	0x0800d448
 8007c78:	0800d44a 	.word	0x0800d44a
 8007c7c:	0800d44c 	.word	0x0800d44c
 8007c80:	0800d44e 	.word	0x0800d44e
 8007c84:	0800d450 	.word	0x0800d450
 8007c88:	0800d452 	.word	0x0800d452
 8007c8c:	0800d454 	.word	0x0800d454
 8007c90:	0800d456 	.word	0x0800d456
 8007c94:	0800d458 	.word	0x0800d458
 8007c98:	0800d45a 	.word	0x0800d45a
 8007c9c:	0800d45c 	.word	0x0800d45c
 8007ca0:	0800d45e 	.word	0x0800d45e
 8007ca4:	0800d460 	.word	0x0800d460
 8007ca8:	0800d462 	.word	0x0800d462
 8007cac:	0800d464 	.word	0x0800d464
 8007cb0:	0800d466 	.word	0x0800d466
 8007cb4:	0800d468 	.word	0x0800d468
 8007cb8:	0800d46a 	.word	0x0800d46a
 8007cbc:	0800d46c 	.word	0x0800d46c
 8007cc0:	0800d46e 	.word	0x0800d46e
 8007cc4:	0800d470 	.word	0x0800d470
 8007cc8:	0800d472 	.word	0x0800d472
 8007ccc:	0800d474 	.word	0x0800d474
 8007cd0:	0800d476 	.word	0x0800d476
 8007cd4:	0800d478 	.word	0x0800d478
 8007cd8:	0800d47a 	.word	0x0800d47a
 8007cdc:	0800d47c 	.word	0x0800d47c
 8007ce0:	0800d47e 	.word	0x0800d47e
 8007ce4:	0800d480 	.word	0x0800d480
 8007ce8:	0800d482 	.word	0x0800d482
 8007cec:	0800d484 	.word	0x0800d484
 8007cf0:	0800d486 	.word	0x0800d486
 8007cf4:	20007700 	.word	0x20007700
 8007cf8:	20007b84 	.word	0x20007b84
 8007cfc:	0800d48a 	.word	0x0800d48a
 8007d00:	0800d48c 	.word	0x0800d48c
 8007d04:	0800d48e 	.word	0x0800d48e
 8007d08:	0800d490 	.word	0x0800d490
 8007d0c:	0800d492 	.word	0x0800d492
 8007d10:	0800d494 	.word	0x0800d494
 8007d14:	0800d496 	.word	0x0800d496
 8007d18:	0800d498 	.word	0x0800d498
 8007d1c:	0800d49a 	.word	0x0800d49a
 8007d20:	0800d488 	.word	0x0800d488
 8007d24:	0800d49c 	.word	0x0800d49c

08007d28 <OSEventNameSet>:

#if (OS_EVENT_EN) && (OS_EVENT_NAME_EN > 0u)
void  OSEventNameSet (OS_EVENT  *pevent,
                      INT8U     *pname,
                      INT8U     *perr)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b086      	sub	sp, #24
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8007d34:	2300      	movs	r3, #0
 8007d36:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (pevent == (OS_EVENT *)0) {               /* Is 'pevent' a NULL pointer?                        */
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d103      	bne.n	8007d46 <OSEventNameSet+0x1e>
        *perr = OS_ERR_PEVENT_NULL;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2204      	movs	r2, #4
 8007d42:	701a      	strb	r2, [r3, #0]
        return;
 8007d44:	e025      	b.n	8007d92 <OSEventNameSet+0x6a>
    }
    if (pname == (INT8U *)0) {                   /* Is 'pname' a NULL pointer?                         */
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d103      	bne.n	8007d54 <OSEventNameSet+0x2c>
        *perr = OS_ERR_PNAME_NULL;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	220c      	movs	r2, #12
 8007d50:	701a      	strb	r2, [r3, #0]
        return;
 8007d52:	e01e      	b.n	8007d92 <OSEventNameSet+0x6a>
    }
#endif
    if (OSIntNesting > 0u) {                     /* See if trying to call from an ISR                  */
 8007d54:	4b10      	ldr	r3, [pc, #64]	@ (8007d98 <OSEventNameSet+0x70>)
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d003      	beq.n	8007d64 <OSEventNameSet+0x3c>
        *perr = OS_ERR_NAME_SET_ISR;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2212      	movs	r2, #18
 8007d60:	701a      	strb	r2, [r3, #0]
        return;
 8007d62:	e016      	b.n	8007d92 <OSEventNameSet+0x6a>
    }
    switch (pevent->OSEventType) {
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	781b      	ldrb	r3, [r3, #0]
 8007d68:	3b01      	subs	r3, #1
 8007d6a:	2b03      	cmp	r3, #3
 8007d6c:	d903      	bls.n	8007d76 <OSEventNameSet+0x4e>
        case OS_EVENT_TYPE_MBOX:
        case OS_EVENT_TYPE_Q:
             break;

        default:
             *perr = OS_ERR_EVENT_TYPE;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	701a      	strb	r2, [r3, #0]
             return;
 8007d74:	e00d      	b.n	8007d92 <OSEventNameSet+0x6a>
             break;
 8007d76:	bf00      	nop
    }
    OS_ENTER_CRITICAL();
 8007d78:	2040      	movs	r0, #64	@ 0x40
 8007d7a:	f7f8 fa38 	bl	80001ee <OS_CPU_SR_Save>
 8007d7e:	6178      	str	r0, [r7, #20]
    pevent->OSEventName = pname;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	68ba      	ldr	r2, [r7, #8]
 8007d84:	615a      	str	r2, [r3, #20]
    OS_EXIT_CRITICAL();
 8007d86:	6978      	ldr	r0, [r7, #20]
 8007d88:	f7f8 fa3f 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_EVENT_NAME_SET(pevent, pname);
    *perr = OS_ERR_NONE;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	701a      	strb	r2, [r3, #0]
}
 8007d92:	3718      	adds	r7, #24
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}
 8007d98:	20006af4 	.word	0x20006af4

08007d9c <OSInit>:
* Returns    : none
*********************************************************************************************************
*/

void  OSInit (void)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	af00      	add	r7, sp, #0
#if defined(OS_TLS_TBL_SIZE) && (OS_TLS_TBL_SIZE > 0u)
    INT8U  err;
#endif
#endif

    OSInitHookBegin();                                           /* Call port specific initialization code   */
 8007da0:	f7ff fc80 	bl	80076a4 <OSInitHookBegin>

    OS_InitMisc();                                               /* Initialize miscellaneous variables       */
 8007da4:	f000 fb64 	bl	8008470 <OS_InitMisc>

    OS_InitRdyList();                                            /* Initialize the Ready List                */
 8007da8:	f000 fba0 	bl	80084ec <OS_InitRdyList>

    OS_InitTCBList();                                            /* Initialize the free list of OS_TCBs      */
 8007dac:	f000 fc1c 	bl	80085e8 <OS_InitTCBList>

    OS_InitEventList();                                          /* Initialize the free list of OS_EVENTs    */
 8007db0:	f000 fb14 	bl	80083dc <OS_InitEventList>

#if (OS_FLAG_EN > 0u) && (OS_MAX_FLAGS > 0u)
    OS_FlagInit();                                               /* Initialize the event flag structures     */
 8007db4:	f001 f9d8 	bl	8009168 <OS_FlagInit>
#endif

#if (OS_MEM_EN > 0u) && (OS_MAX_MEM_PART > 0u)
    OS_MemInit();                                                /* Initialize the memory manager            */
 8007db8:	f001 fb7c 	bl	80094b4 <OS_MemInit>
#endif

#if (OS_Q_EN > 0u) && (OS_MAX_QS > 0u)
    OS_QInit();                                                  /* Initialize the message queue structures  */
 8007dbc:	f001 fd42 	bl	8009844 <OS_QInit>
        return;
    }
#endif
#endif

    OS_InitTaskIdle();                                           /* Create the Idle Task                     */
 8007dc0:	f000 fbc6 	bl	8008550 <OS_InitTaskIdle>
#if OS_TASK_STAT_EN > 0u
    OS_InitTaskStat();                                           /* Create the Statistic Task                */
 8007dc4:	f000 fbea 	bl	800859c <OS_InitTaskStat>
#endif

#if OS_TMR_EN > 0u
    OSTmr_Init();                                                /* Initialize the Timer Manager             */
 8007dc8:	f002 fa52 	bl	800a270 <OSTmr_Init>
#endif

    OSInitHookEnd();                                             /* Call port specific init. code            */
 8007dcc:	f7ff fcac 	bl	8007728 <OSInitHookEnd>

#if OS_DEBUG_EN > 0u
    OSDebugInit();
 8007dd0:	f7ff febc 	bl	8007b4c <OSDebugInit>
#endif
}
 8007dd4:	bf00      	nop
 8007dd6:	bd80      	pop	{r7, pc}

08007dd8 <OSIntEnter>:
*                 OSIntEnter() is always called with interrupts disabled.
*********************************************************************************************************
*/

void  OSIntEnter (void)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	af00      	add	r7, sp, #0
    if (OSRunning == OS_TRUE) {
 8007ddc:	4b09      	ldr	r3, [pc, #36]	@ (8007e04 <OSIntEnter+0x2c>)
 8007dde:	781b      	ldrb	r3, [r3, #0]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d109      	bne.n	8007df8 <OSIntEnter+0x20>
        if (OSIntNesting < 255u) {
 8007de4:	4b08      	ldr	r3, [pc, #32]	@ (8007e08 <OSIntEnter+0x30>)
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	2bff      	cmp	r3, #255	@ 0xff
 8007dea:	d005      	beq.n	8007df8 <OSIntEnter+0x20>
            OSIntNesting++;                      /* Increment ISR nesting level                        */
 8007dec:	4b06      	ldr	r3, [pc, #24]	@ (8007e08 <OSIntEnter+0x30>)
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	3301      	adds	r3, #1
 8007df2:	b2da      	uxtb	r2, r3
 8007df4:	4b04      	ldr	r3, [pc, #16]	@ (8007e08 <OSIntEnter+0x30>)
 8007df6:	701a      	strb	r2, [r3, #0]
        }
        OS_TRACE_ISR_ENTER();
    }
}
 8007df8:	bf00      	nop
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	20006b04 	.word	0x20006b04
 8007e08:	20006af4 	.word	0x20006af4

08007e0c <OSIntExit>:
*              2) Rescheduling is prevented when the scheduler is locked (see OS_SchedLock())
*********************************************************************************************************
*/

void  OSIntExit (void)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b082      	sub	sp, #8
 8007e10:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0u;
 8007e12:	2300      	movs	r3, #0
 8007e14:	607b      	str	r3, [r7, #4]
#endif



    if (OSRunning == OS_TRUE) {
 8007e16:	4b1e      	ldr	r3, [pc, #120]	@ (8007e90 <OSIntExit+0x84>)
 8007e18:	781b      	ldrb	r3, [r3, #0]
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d134      	bne.n	8007e88 <OSIntExit+0x7c>
        OS_ENTER_CRITICAL();
 8007e1e:	2040      	movs	r0, #64	@ 0x40
 8007e20:	f7f8 f9e5 	bl	80001ee <OS_CPU_SR_Save>
 8007e24:	6078      	str	r0, [r7, #4]
        if (OSIntNesting > 0u) {                           /* Prevent OSIntNesting from wrapping       */
 8007e26:	4b1b      	ldr	r3, [pc, #108]	@ (8007e94 <OSIntExit+0x88>)
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d005      	beq.n	8007e3a <OSIntExit+0x2e>
            OSIntNesting--;
 8007e2e:	4b19      	ldr	r3, [pc, #100]	@ (8007e94 <OSIntExit+0x88>)
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	3b01      	subs	r3, #1
 8007e34:	b2da      	uxtb	r2, r3
 8007e36:	4b17      	ldr	r3, [pc, #92]	@ (8007e94 <OSIntExit+0x88>)
 8007e38:	701a      	strb	r2, [r3, #0]
        }
        if (OSIntNesting == 0u) {                          /* Reschedule only if all ISRs complete ... */
 8007e3a:	4b16      	ldr	r3, [pc, #88]	@ (8007e94 <OSIntExit+0x88>)
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d11f      	bne.n	8007e82 <OSIntExit+0x76>
            if (OSLockNesting == 0u) {                     /* ... and not locked.                      */
 8007e42:	4b15      	ldr	r3, [pc, #84]	@ (8007e98 <OSIntExit+0x8c>)
 8007e44:	781b      	ldrb	r3, [r3, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d11b      	bne.n	8007e82 <OSIntExit+0x76>
                OS_SchedNew();
 8007e4a:	f000 fc77 	bl	800873c <OS_SchedNew>
                OSTCBHighRdy = OSTCBPrioTbl[OSPrioHighRdy];
 8007e4e:	4b13      	ldr	r3, [pc, #76]	@ (8007e9c <OSIntExit+0x90>)
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	461a      	mov	r2, r3
 8007e54:	4b12      	ldr	r3, [pc, #72]	@ (8007ea0 <OSIntExit+0x94>)
 8007e56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e5a:	4a12      	ldr	r2, [pc, #72]	@ (8007ea4 <OSIntExit+0x98>)
 8007e5c:	6013      	str	r3, [r2, #0]
                if (OSPrioHighRdy != OSPrioCur) {          /* No Ctx Sw if current task is highest rdy */
 8007e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8007e9c <OSIntExit+0x90>)
 8007e60:	781a      	ldrb	r2, [r3, #0]
 8007e62:	4b11      	ldr	r3, [pc, #68]	@ (8007ea8 <OSIntExit+0x9c>)
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d00b      	beq.n	8007e82 <OSIntExit+0x76>
#if OS_TASK_PROFILE_EN > 0u
                    OSTCBHighRdy->OSTCBCtxSwCtr++;         /* Inc. # of context switches to this task  */
 8007e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8007ea4 <OSIntExit+0x98>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e70:	3201      	adds	r2, #1
 8007e72:	641a      	str	r2, [r3, #64]	@ 0x40
#endif
                    OSCtxSwCtr++;                          /* Keep track of the number of ctx switches */
 8007e74:	4b0d      	ldr	r3, [pc, #52]	@ (8007eac <OSIntExit+0xa0>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	3301      	adds	r3, #1
 8007e7a:	4a0c      	ldr	r2, [pc, #48]	@ (8007eac <OSIntExit+0xa0>)
 8007e7c:	6013      	str	r3, [r2, #0]
                    OS_TLS_TaskSw();
#endif
#endif
                    OS_TRACE_ISR_EXIT_TO_SCHEDULER();

                    OSIntCtxSw();                          /* Perform interrupt level ctx switch       */
 8007e7e:	f7f8 fa0d 	bl	800029c <OSCtxSw>
            }
        } else {
            OS_TRACE_ISR_EXIT();
        }

        OS_EXIT_CRITICAL();
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f7f8 f9c1 	bl	800020a <OS_CPU_SR_Restore>
    }
}
 8007e88:	bf00      	nop
 8007e8a:	3708      	adds	r7, #8
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	20006b04 	.word	0x20006b04
 8007e94:	20006af4 	.word	0x20006af4
 8007e98:	20006af5 	.word	0x20006af5
 8007e9c:	20006af7 	.word	0x20006af7
 8007ea0:	20006d1c 	.word	0x20006d1c
 8007ea4:	20006d14 	.word	0x20006d14
 8007ea8:	20006af6 	.word	0x20006af6
 8007eac:	20006798 	.word	0x20006798

08007eb0 <OSSchedLock>:
*********************************************************************************************************
*/

#if OS_SCHED_LOCK_EN > 0u
void  OSSchedLock (void)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b082      	sub	sp, #8
 8007eb4:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	607b      	str	r3, [r7, #4]
#endif



    if (OSRunning == OS_TRUE) {                  /* Make sure multitasking is running                  */
 8007eba:	4b0e      	ldr	r3, [pc, #56]	@ (8007ef4 <OSSchedLock+0x44>)
 8007ebc:	781b      	ldrb	r3, [r3, #0]
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d114      	bne.n	8007eec <OSSchedLock+0x3c>
        OS_ENTER_CRITICAL();
 8007ec2:	2040      	movs	r0, #64	@ 0x40
 8007ec4:	f7f8 f993 	bl	80001ee <OS_CPU_SR_Save>
 8007ec8:	6078      	str	r0, [r7, #4]
        if (OSIntNesting == 0u) {                /* Can't call from an ISR                             */
 8007eca:	4b0b      	ldr	r3, [pc, #44]	@ (8007ef8 <OSSchedLock+0x48>)
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d109      	bne.n	8007ee6 <OSSchedLock+0x36>
            if (OSLockNesting < 255u) {          /* Prevent OSLockNesting from wrapping back to 0      */
 8007ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8007efc <OSSchedLock+0x4c>)
 8007ed4:	781b      	ldrb	r3, [r3, #0]
 8007ed6:	2bff      	cmp	r3, #255	@ 0xff
 8007ed8:	d005      	beq.n	8007ee6 <OSSchedLock+0x36>
                OSLockNesting++;                 /* Increment lock nesting level                       */
 8007eda:	4b08      	ldr	r3, [pc, #32]	@ (8007efc <OSSchedLock+0x4c>)
 8007edc:	781b      	ldrb	r3, [r3, #0]
 8007ede:	3301      	adds	r3, #1
 8007ee0:	b2da      	uxtb	r2, r3
 8007ee2:	4b06      	ldr	r3, [pc, #24]	@ (8007efc <OSSchedLock+0x4c>)
 8007ee4:	701a      	strb	r2, [r3, #0]
            }
        }
        OS_EXIT_CRITICAL();
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7f8 f98f 	bl	800020a <OS_CPU_SR_Restore>
    }
}
 8007eec:	bf00      	nop
 8007eee:	3708      	adds	r7, #8
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	20006b04 	.word	0x20006b04
 8007ef8:	20006af4 	.word	0x20006af4
 8007efc:	20006af5 	.word	0x20006af5

08007f00 <OSSchedUnlock>:
*********************************************************************************************************
*/

#if OS_SCHED_LOCK_EN > 0u
void  OSSchedUnlock (void)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b082      	sub	sp, #8
 8007f04:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0u;
 8007f06:	2300      	movs	r3, #0
 8007f08:	607b      	str	r3, [r7, #4]
#endif



    if (OSRunning == OS_TRUE) {                            /* Make sure multitasking is running        */
 8007f0a:	4b17      	ldr	r3, [pc, #92]	@ (8007f68 <OSSchedUnlock+0x68>)
 8007f0c:	781b      	ldrb	r3, [r3, #0]
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d126      	bne.n	8007f60 <OSSchedUnlock+0x60>
        OS_ENTER_CRITICAL();
 8007f12:	2040      	movs	r0, #64	@ 0x40
 8007f14:	f7f8 f96b 	bl	80001ee <OS_CPU_SR_Save>
 8007f18:	6078      	str	r0, [r7, #4]
        if (OSIntNesting == 0u) {                          /* Can't call from an ISR                   */
 8007f1a:	4b14      	ldr	r3, [pc, #80]	@ (8007f6c <OSSchedUnlock+0x6c>)
 8007f1c:	781b      	ldrb	r3, [r3, #0]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d11b      	bne.n	8007f5a <OSSchedUnlock+0x5a>
            if (OSLockNesting > 0u) {                      /* Do not decrement if already 0            */
 8007f22:	4b13      	ldr	r3, [pc, #76]	@ (8007f70 <OSSchedUnlock+0x70>)
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d013      	beq.n	8007f52 <OSSchedUnlock+0x52>
                OSLockNesting--;                           /* Decrement lock nesting level             */
 8007f2a:	4b11      	ldr	r3, [pc, #68]	@ (8007f70 <OSSchedUnlock+0x70>)
 8007f2c:	781b      	ldrb	r3, [r3, #0]
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	b2da      	uxtb	r2, r3
 8007f32:	4b0f      	ldr	r3, [pc, #60]	@ (8007f70 <OSSchedUnlock+0x70>)
 8007f34:	701a      	strb	r2, [r3, #0]
                if (OSLockNesting == 0u) {                 /* See if scheduler is enabled              */
 8007f36:	4b0e      	ldr	r3, [pc, #56]	@ (8007f70 <OSSchedUnlock+0x70>)
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d105      	bne.n	8007f4a <OSSchedUnlock+0x4a>
                    OS_EXIT_CRITICAL();
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f7f8 f963 	bl	800020a <OS_CPU_SR_Restore>
                    OS_Sched();                            /* See if a HPT is ready                    */
 8007f44:	f000 fbb8 	bl	80086b8 <OS_Sched>
            }
        } else {
            OS_EXIT_CRITICAL();
        }
    }
}
 8007f48:	e00a      	b.n	8007f60 <OSSchedUnlock+0x60>
                    OS_EXIT_CRITICAL();
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f7f8 f95d 	bl	800020a <OS_CPU_SR_Restore>
}
 8007f50:	e006      	b.n	8007f60 <OSSchedUnlock+0x60>
                OS_EXIT_CRITICAL();
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f7f8 f959 	bl	800020a <OS_CPU_SR_Restore>
}
 8007f58:	e002      	b.n	8007f60 <OSSchedUnlock+0x60>
            OS_EXIT_CRITICAL();
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7f8 f955 	bl	800020a <OS_CPU_SR_Restore>
}
 8007f60:	bf00      	nop
 8007f62:	3708      	adds	r7, #8
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	20006b04 	.word	0x20006b04
 8007f6c:	20006af4 	.word	0x20006af4
 8007f70:	20006af5 	.word	0x20006af5

08007f74 <OSStart>:
*                 d_ Execute the task.
*********************************************************************************************************
*/

void  OSStart (void)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	af00      	add	r7, sp, #0
    if (OSRunning == OS_FALSE) {
 8007f78:	4b0c      	ldr	r3, [pc, #48]	@ (8007fac <OSStart+0x38>)
 8007f7a:	781b      	ldrb	r3, [r3, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d113      	bne.n	8007fa8 <OSStart+0x34>
        OS_SchedNew();                               /* Find highest priority's task priority number   */
 8007f80:	f000 fbdc 	bl	800873c <OS_SchedNew>
        OSPrioCur     = OSPrioHighRdy;
 8007f84:	4b0a      	ldr	r3, [pc, #40]	@ (8007fb0 <OSStart+0x3c>)
 8007f86:	781a      	ldrb	r2, [r3, #0]
 8007f88:	4b0a      	ldr	r3, [pc, #40]	@ (8007fb4 <OSStart+0x40>)
 8007f8a:	701a      	strb	r2, [r3, #0]
        OSTCBHighRdy  = OSTCBPrioTbl[OSPrioHighRdy]; /* Point to highest priority task ready to run    */
 8007f8c:	4b08      	ldr	r3, [pc, #32]	@ (8007fb0 <OSStart+0x3c>)
 8007f8e:	781b      	ldrb	r3, [r3, #0]
 8007f90:	461a      	mov	r2, r3
 8007f92:	4b09      	ldr	r3, [pc, #36]	@ (8007fb8 <OSStart+0x44>)
 8007f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f98:	4a08      	ldr	r2, [pc, #32]	@ (8007fbc <OSStart+0x48>)
 8007f9a:	6013      	str	r3, [r2, #0]
        OSTCBCur      = OSTCBHighRdy;
 8007f9c:	4b07      	ldr	r3, [pc, #28]	@ (8007fbc <OSStart+0x48>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a07      	ldr	r2, [pc, #28]	@ (8007fc0 <OSStart+0x4c>)
 8007fa2:	6013      	str	r3, [r2, #0]
        OSStartHighRdy();                            /* Execute target specific code to start task     */
 8007fa4:	f7f8 f93a 	bl	800021c <OSStartHighRdy>
    }
}
 8007fa8:	bf00      	nop
 8007faa:	bd80      	pop	{r7, pc}
 8007fac:	20006b04 	.word	0x20006b04
 8007fb0:	20006af7 	.word	0x20006af7
 8007fb4:	20006af6 	.word	0x20006af6
 8007fb8:	20006d1c 	.word	0x20006d1c
 8007fbc:	20006d14 	.word	0x20006d14
 8007fc0:	20006d0c 	.word	0x20006d0c

08007fc4 <OSTimeTick>:
* Returns    : none
*********************************************************************************************************
*/

void  OSTimeTick (void)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
    OS_TCB    *ptcb;
#if OS_TICK_STEP_EN > 0u
    BOOLEAN    step;
#endif
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0u;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	607b      	str	r3, [r7, #4]
#endif



#if OS_TIME_TICK_HOOK_EN > 0u
    OSTimeTickHook();                                      /* Call user definable hook                     */
 8007fce:	f7ff fd91 	bl	8007af4 <OSTimeTickHook>
#endif
#if OS_TIME_GET_SET_EN > 0u
    OS_ENTER_CRITICAL();                                   /* Update the 32-bit tick counter               */
 8007fd2:	2040      	movs	r0, #64	@ 0x40
 8007fd4:	f7f8 f90b 	bl	80001ee <OS_CPU_SR_Save>
 8007fd8:	6078      	str	r0, [r7, #4]
    OSTime++;
 8007fda:	4b45      	ldr	r3, [pc, #276]	@ (80080f0 <OSTimeTick+0x12c>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	3301      	adds	r3, #1
 8007fe0:	4a43      	ldr	r2, [pc, #268]	@ (80080f0 <OSTimeTick+0x12c>)
 8007fe2:	6013      	str	r3, [r2, #0]
    OS_TRACE_TICK_INCREMENT(OSTime);
    OS_EXIT_CRITICAL();
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f7f8 f910 	bl	800020a <OS_CPU_SR_Restore>
#endif
    if (OSRunning == OS_TRUE) {
 8007fea:	4b42      	ldr	r3, [pc, #264]	@ (80080f4 <OSTimeTick+0x130>)
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d17a      	bne.n	80080e8 <OSTimeTick+0x124>
#if OS_TICK_STEP_EN > 0u
        switch (OSTickStepState) {                         /* Determine whether we need to process a tick  */
 8007ff2:	4b41      	ldr	r3, [pc, #260]	@ (80080f8 <OSTimeTick+0x134>)
 8007ff4:	781b      	ldrb	r3, [r3, #0]
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	d00c      	beq.n	8008014 <OSTimeTick+0x50>
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	dc10      	bgt.n	8008020 <OSTimeTick+0x5c>
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d002      	beq.n	8008008 <OSTimeTick+0x44>
 8008002:	2b01      	cmp	r3, #1
 8008004:	d003      	beq.n	800800e <OSTimeTick+0x4a>
 8008006:	e00b      	b.n	8008020 <OSTimeTick+0x5c>
            case OS_TICK_STEP_DIS:                         /* Yes, stepping is disabled                    */
                 step = OS_TRUE;
 8008008:	2301      	movs	r3, #1
 800800a:	72fb      	strb	r3, [r7, #11]
                 break;
 800800c:	e00e      	b.n	800802c <OSTimeTick+0x68>

            case OS_TICK_STEP_WAIT:                        /* No,  waiting for uC/OS-View to set ...       */
                 step = OS_FALSE;                          /*      .. OSTickStepState to OS_TICK_STEP_ONCE */
 800800e:	2300      	movs	r3, #0
 8008010:	72fb      	strb	r3, [r7, #11]
                 break;
 8008012:	e00b      	b.n	800802c <OSTimeTick+0x68>

            case OS_TICK_STEP_ONCE:                        /* Yes, process tick once and wait for next ... */
                 step            = OS_TRUE;                /*      ... step command from uC/OS-View        */
 8008014:	2301      	movs	r3, #1
 8008016:	72fb      	strb	r3, [r7, #11]
                 OSTickStepState = OS_TICK_STEP_WAIT;
 8008018:	4b37      	ldr	r3, [pc, #220]	@ (80080f8 <OSTimeTick+0x134>)
 800801a:	2201      	movs	r2, #1
 800801c:	701a      	strb	r2, [r3, #0]
                 break;
 800801e:	e005      	b.n	800802c <OSTimeTick+0x68>

            default:                                       /* Invalid case, correct situation              */
                 step            = OS_TRUE;
 8008020:	2301      	movs	r3, #1
 8008022:	72fb      	strb	r3, [r7, #11]
                 OSTickStepState = OS_TICK_STEP_DIS;
 8008024:	4b34      	ldr	r3, [pc, #208]	@ (80080f8 <OSTimeTick+0x134>)
 8008026:	2200      	movs	r2, #0
 8008028:	701a      	strb	r2, [r3, #0]
                 break;
 800802a:	bf00      	nop
        }
        if (step == OS_FALSE) {                            /* Return if waiting for step command           */
 800802c:	7afb      	ldrb	r3, [r7, #11]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d059      	beq.n	80080e6 <OSTimeTick+0x122>
            return;
        }
#endif
        ptcb = OSTCBList;                                  /* Point at first TCB in TCB list               */
 8008032:	4b32      	ldr	r3, [pc, #200]	@ (80080fc <OSTimeTick+0x138>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	60fb      	str	r3, [r7, #12]
        while (ptcb->OSTCBPrio != OS_TASK_IDLE_PRIO) {     /* Go through all TCBs in TCB list              */
 8008038:	e04f      	b.n	80080da <OSTimeTick+0x116>
            OS_ENTER_CRITICAL();
 800803a:	2040      	movs	r0, #64	@ 0x40
 800803c:	f7f8 f8d7 	bl	80001ee <OS_CPU_SR_Save>
 8008040:	6078      	str	r0, [r7, #4]
            if (ptcb->OSTCBDly != 0u) {                    /* No, Delayed or waiting for event with TO     */
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008046:	2b00      	cmp	r3, #0
 8008048:	d041      	beq.n	80080ce <OSTimeTick+0x10a>
                ptcb->OSTCBDly--;                          /* Decrement nbr of ticks to end of delay       */
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800804e:	1e5a      	subs	r2, r3, #1
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	635a      	str	r2, [r3, #52]	@ 0x34
                if (ptcb->OSTCBDly == 0u) {                /* Check for timeout                            */
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008058:	2b00      	cmp	r3, #0
 800805a:	d138      	bne.n	80080ce <OSTimeTick+0x10a>

                    if ((ptcb->OSTCBStat & OS_STAT_PEND_ANY) != OS_STAT_RDY) {
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008062:	f003 0337 	and.w	r3, r3, #55	@ 0x37
 8008066:	2b00      	cmp	r3, #0
 8008068:	d00d      	beq.n	8008086 <OSTimeTick+0xc2>
                        ptcb->OSTCBStat  &= (INT8U)~(INT8U)OS_STAT_PEND_ANY;   /* Yes, Clear status flag   */
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008070:	f023 0337 	bic.w	r3, r3, #55	@ 0x37
 8008074:	b2da      	uxtb	r2, r3
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                        ptcb->OSTCBStatPend = OS_STAT_PEND_TO;                 /* Indicate PEND timeout    */
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 8008084:	e003      	b.n	800808e <OSTimeTick+0xca>
                    } else {
                        ptcb->OSTCBStatPend = OS_STAT_PEND_OK;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                    }

                    if ((ptcb->OSTCBStat & OS_STAT_SUSPEND) == OS_STAT_RDY) {  /* Is task suspended?       */
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008094:	f003 0308 	and.w	r3, r3, #8
 8008098:	2b00      	cmp	r3, #0
 800809a:	d118      	bne.n	80080ce <OSTimeTick+0x10a>
                        OSRdyGrp               |= ptcb->OSTCBBitY;             /* No,  Make ready          */
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 80080a2:	4b17      	ldr	r3, [pc, #92]	@ (8008100 <OSTimeTick+0x13c>)
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	4313      	orrs	r3, r2
 80080a8:	b2da      	uxtb	r2, r3
 80080aa:	4b15      	ldr	r3, [pc, #84]	@ (8008100 <OSTimeTick+0x13c>)
 80080ac:	701a      	strb	r2, [r3, #0]
                        OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080b4:	461a      	mov	r2, r3
 80080b6:	4b13      	ldr	r3, [pc, #76]	@ (8008104 <OSTimeTick+0x140>)
 80080b8:	5c9a      	ldrb	r2, [r3, r2]
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080c0:	68f9      	ldr	r1, [r7, #12]
 80080c2:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 80080c6:	4313      	orrs	r3, r2
 80080c8:	b2da      	uxtb	r2, r3
 80080ca:	4b0e      	ldr	r3, [pc, #56]	@ (8008104 <OSTimeTick+0x140>)
 80080cc:	545a      	strb	r2, [r3, r1]
                        OS_TRACE_TASK_READY(ptcb);
                    }
                }
            }
            ptcb = ptcb->OSTCBNext;                        /* Point at next TCB in TCB list                */
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	60fb      	str	r3, [r7, #12]
            OS_EXIT_CRITICAL();
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7f8 f898 	bl	800020a <OS_CPU_SR_Restore>
        while (ptcb->OSTCBPrio != OS_TASK_IDLE_PRIO) {     /* Go through all TCBs in TCB list              */
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80080e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80080e2:	d1aa      	bne.n	800803a <OSTimeTick+0x76>
 80080e4:	e000      	b.n	80080e8 <OSTimeTick+0x124>
            return;
 80080e6:	bf00      	nop
        }
    }
}
 80080e8:	3710      	adds	r7, #16
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	200076ec 	.word	0x200076ec
 80080f4:	20006b04 	.word	0x20006b04
 80080f8:	20007604 	.word	0x20007604
 80080fc:	20006d18 	.word	0x20006d18
 8008100:	20006af8 	.word	0x20006af8
 8008104:	20006afc 	.word	0x20006afc

08008108 <OS_Dummy>:
*********************************************************************************************************
*/

#if OS_TASK_DEL_EN > 0u
void  OS_Dummy (void)
{
 8008108:	b480      	push	{r7}
 800810a:	af00      	add	r7, sp, #0
}
 800810c:	bf00      	nop
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr
	...

08008118 <OS_EventTaskRdy>:
#if (OS_EVENT_EN)
INT8U  OS_EventTaskRdy (OS_EVENT  *pevent,
                        void      *pmsg,
                        INT8U      msk,
                        INT8U      pend_stat)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b086      	sub	sp, #24
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	4611      	mov	r1, r2
 8008124:	461a      	mov	r2, r3
 8008126:	460b      	mov	r3, r1
 8008128:	71fb      	strb	r3, [r7, #7]
 800812a:	4613      	mov	r3, r2
 800812c:	71bb      	strb	r3, [r7, #6]
    OS_PRIO  *ptbl;
#endif


#if OS_LOWEST_PRIO <= 63u
    y    = OSUnMapTbl[pevent->OSEventGrp];              /* Find HPT waiting for message                */
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	7a9b      	ldrb	r3, [r3, #10]
 8008132:	461a      	mov	r2, r3
 8008134:	4b2f      	ldr	r3, [pc, #188]	@ (80081f4 <OS_EventTaskRdy+0xdc>)
 8008136:	5c9b      	ldrb	r3, [r3, r2]
 8008138:	75fb      	strb	r3, [r7, #23]
    x    = OSUnMapTbl[pevent->OSEventTbl[y]];
 800813a:	7dfb      	ldrb	r3, [r7, #23]
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	4413      	add	r3, r2
 8008140:	7adb      	ldrb	r3, [r3, #11]
 8008142:	461a      	mov	r2, r3
 8008144:	4b2b      	ldr	r3, [pc, #172]	@ (80081f4 <OS_EventTaskRdy+0xdc>)
 8008146:	5c9b      	ldrb	r3, [r3, r2]
 8008148:	75bb      	strb	r3, [r7, #22]
    prio = (INT8U)((y << 3u) + x);                      /* Find priority of task getting the msg       */
 800814a:	7dfb      	ldrb	r3, [r7, #23]
 800814c:	00db      	lsls	r3, r3, #3
 800814e:	b2da      	uxtb	r2, r3
 8008150:	7dbb      	ldrb	r3, [r7, #22]
 8008152:	4413      	add	r3, r2
 8008154:	757b      	strb	r3, [r7, #21]
        x = OSUnMapTbl[(OS_PRIO)(*ptbl >> 8u) & 0xFFu] + 8u;
    }
    prio = (INT8U)((y << 4u) + x);                      /* Find priority of task getting the msg       */
#endif

    ptcb                  =  OSTCBPrioTbl[prio];        /* Point to this task's OS_TCB                 */
 8008156:	7d7b      	ldrb	r3, [r7, #21]
 8008158:	4a27      	ldr	r2, [pc, #156]	@ (80081f8 <OS_EventTaskRdy+0xe0>)
 800815a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800815e:	613b      	str	r3, [r7, #16]
    ptcb->OSTCBDly        =  0u;                        /* Prevent OSTimeTick() from readying task     */
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	2200      	movs	r2, #0
 8008164:	635a      	str	r2, [r3, #52]	@ 0x34
#if ((OS_Q_EN > 0u) && (OS_MAX_QS > 0u)) || (OS_MBOX_EN > 0u)
    ptcb->OSTCBMsg        =  pmsg;                      /* Send message directly to waiting task       */
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	68ba      	ldr	r2, [r7, #8]
 800816a:	629a      	str	r2, [r3, #40]	@ 0x28
#else
    pmsg                  =  pmsg;                      /* Prevent compiler warning if not used        */
#endif
    ptcb->OSTCBStat      &= (INT8U)~msk;                /* Clear bit associated with event type        */
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8008172:	79fb      	ldrb	r3, [r7, #7]
 8008174:	43db      	mvns	r3, r3
 8008176:	b2db      	uxtb	r3, r3
 8008178:	4013      	ands	r3, r2
 800817a:	b2da      	uxtb	r2, r3
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    ptcb->OSTCBStatPend   =  pend_stat;                 /* Set pend status of post or abort            */
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	79ba      	ldrb	r2, [r7, #6]
 8008186:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                                                        /* See if task is ready (could be susp'd)      */
    if ((ptcb->OSTCBStat &   OS_STAT_SUSPEND) == OS_STAT_RDY) {
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008190:	f003 0308 	and.w	r3, r3, #8
 8008194:	2b00      	cmp	r3, #0
 8008196:	d113      	bne.n	80081c0 <OS_EventTaskRdy+0xa8>
        OSRdyGrp         |=  ptcb->OSTCBBitY;           /* Put task in the ready to run list           */
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 800819e:	4b17      	ldr	r3, [pc, #92]	@ (80081fc <OS_EventTaskRdy+0xe4>)
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	b2da      	uxtb	r2, r3
 80081a6:	4b15      	ldr	r3, [pc, #84]	@ (80081fc <OS_EventTaskRdy+0xe4>)
 80081a8:	701a      	strb	r2, [r3, #0]
        OSRdyTbl[y]      |=  ptcb->OSTCBBitX;
 80081aa:	7dfb      	ldrb	r3, [r7, #23]
 80081ac:	4a14      	ldr	r2, [pc, #80]	@ (8008200 <OS_EventTaskRdy+0xe8>)
 80081ae:	5cd1      	ldrb	r1, [r2, r3]
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 80081b6:	7dfb      	ldrb	r3, [r7, #23]
 80081b8:	430a      	orrs	r2, r1
 80081ba:	b2d1      	uxtb	r1, r2
 80081bc:	4a10      	ldr	r2, [pc, #64]	@ (8008200 <OS_EventTaskRdy+0xe8>)
 80081be:	54d1      	strb	r1, [r2, r3]
        OS_TRACE_TASK_READY(ptcb);
    }

    OS_EventTaskRemove(ptcb, pevent);                   /* Remove this task from event   wait list     */
 80081c0:	68f9      	ldr	r1, [r7, #12]
 80081c2:	6938      	ldr	r0, [r7, #16]
 80081c4:	f000 f876 	bl	80082b4 <OS_EventTaskRemove>
#if (OS_EVENT_MULTI_EN > 0u)
    if (ptcb->OSTCBEventMultiPtr != (OS_EVENT **)0) {   /* Remove this task from events' wait lists    */
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	6a1b      	ldr	r3, [r3, #32]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d00b      	beq.n	80081e8 <OS_EventTaskRdy+0xd0>
        OS_EventTaskRemoveMulti(ptcb, ptcb->OSTCBEventMultiPtr);
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	6a1b      	ldr	r3, [r3, #32]
 80081d4:	4619      	mov	r1, r3
 80081d6:	6938      	ldr	r0, [r7, #16]
 80081d8:	f000 f89f 	bl	800831a <OS_EventTaskRemoveMulti>
        ptcb->OSTCBEventMultiPtr  = (OS_EVENT **)0;     /* No longer pending on multi list             */
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	2200      	movs	r2, #0
 80081e0:	621a      	str	r2, [r3, #32]
        ptcb->OSTCBEventMultiRdy  = (OS_EVENT  *)pevent;/* Return event as first multi-pend event ready*/
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	68fa      	ldr	r2, [r7, #12]
 80081e6:	625a      	str	r2, [r3, #36]	@ 0x24
    }
#endif

    return (prio);
 80081e8:	7d7b      	ldrb	r3, [r7, #21]
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3718      	adds	r7, #24
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	bf00      	nop
 80081f4:	0800d4a0 	.word	0x0800d4a0
 80081f8:	20006d1c 	.word	0x20006d1c
 80081fc:	20006af8 	.word	0x20006af8
 8008200:	20006afc 	.word	0x20006afc

08008204 <OS_EventTaskWait>:
* Note       : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
void  OS_EventTaskWait (OS_EVENT *pevent)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
    INT8U  y;


    OSTCBCur->OSTCBEventPtr               = pevent;                 /* Store ptr to ECB in TCB         */
 800820c:	4b26      	ldr	r3, [pc, #152]	@ (80082a8 <OS_EventTaskWait+0xa4>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	61da      	str	r2, [r3, #28]

    pevent->OSEventTbl[OSTCBCur->OSTCBY] |= OSTCBCur->OSTCBBitX;    /* Put task in waiting list        */
 8008214:	4b24      	ldr	r3, [pc, #144]	@ (80082a8 <OS_EventTaskWait+0xa4>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800821c:	461a      	mov	r2, r3
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4413      	add	r3, r2
 8008222:	7ada      	ldrb	r2, [r3, #11]
 8008224:	4b20      	ldr	r3, [pc, #128]	@ (80082a8 <OS_EventTaskWait+0xa4>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800822c:	491e      	ldr	r1, [pc, #120]	@ (80082a8 <OS_EventTaskWait+0xa4>)
 800822e:	6809      	ldr	r1, [r1, #0]
 8008230:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 8008234:	4313      	orrs	r3, r2
 8008236:	b2da      	uxtb	r2, r3
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	440b      	add	r3, r1
 800823c:	72da      	strb	r2, [r3, #11]
    pevent->OSEventGrp                   |= OSTCBCur->OSTCBBitY;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	7a9a      	ldrb	r2, [r3, #10]
 8008242:	4b19      	ldr	r3, [pc, #100]	@ (80082a8 <OS_EventTaskWait+0xa4>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800824a:	4313      	orrs	r3, r2
 800824c:	b2da      	uxtb	r2, r3
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	729a      	strb	r2, [r3, #10]

    y             =  OSTCBCur->OSTCBY;            /* Task no longer ready                              */
 8008252:	4b15      	ldr	r3, [pc, #84]	@ (80082a8 <OS_EventTaskWait+0xa4>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800825a:	73fb      	strb	r3, [r7, #15]
    OSRdyTbl[y]  &= (OS_PRIO)~OSTCBCur->OSTCBBitX;
 800825c:	7bfb      	ldrb	r3, [r7, #15]
 800825e:	4a13      	ldr	r2, [pc, #76]	@ (80082ac <OS_EventTaskWait+0xa8>)
 8008260:	5cd1      	ldrb	r1, [r2, r3]
 8008262:	4b11      	ldr	r3, [pc, #68]	@ (80082a8 <OS_EventTaskWait+0xa4>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800826a:	43db      	mvns	r3, r3
 800826c:	b2da      	uxtb	r2, r3
 800826e:	7bfb      	ldrb	r3, [r7, #15]
 8008270:	400a      	ands	r2, r1
 8008272:	b2d1      	uxtb	r1, r2
 8008274:	4a0d      	ldr	r2, [pc, #52]	@ (80082ac <OS_EventTaskWait+0xa8>)
 8008276:	54d1      	strb	r1, [r2, r3]
    OS_TRACE_TASK_SUSPENDED(OSTCBCur);
    if (OSRdyTbl[y] == 0u) {                      /* Clear event grp bit if this was only task pending */
 8008278:	7bfb      	ldrb	r3, [r7, #15]
 800827a:	4a0c      	ldr	r2, [pc, #48]	@ (80082ac <OS_EventTaskWait+0xa8>)
 800827c:	5cd3      	ldrb	r3, [r2, r3]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d10b      	bne.n	800829a <OS_EventTaskWait+0x96>
        OSRdyGrp &= (OS_PRIO)~OSTCBCur->OSTCBBitY;
 8008282:	4b09      	ldr	r3, [pc, #36]	@ (80082a8 <OS_EventTaskWait+0xa4>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800828a:	43db      	mvns	r3, r3
 800828c:	b2da      	uxtb	r2, r3
 800828e:	4b08      	ldr	r3, [pc, #32]	@ (80082b0 <OS_EventTaskWait+0xac>)
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	4013      	ands	r3, r2
 8008294:	b2da      	uxtb	r2, r3
 8008296:	4b06      	ldr	r3, [pc, #24]	@ (80082b0 <OS_EventTaskWait+0xac>)
 8008298:	701a      	strb	r2, [r3, #0]
    }
}
 800829a:	bf00      	nop
 800829c:	3714      	adds	r7, #20
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr
 80082a6:	bf00      	nop
 80082a8:	20006d0c 	.word	0x20006d0c
 80082ac:	20006afc 	.word	0x20006afc
 80082b0:	20006af8 	.word	0x20006af8

080082b4 <OS_EventTaskRemove>:
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
void  OS_EventTaskRemove (OS_TCB   *ptcb,
                          OS_EVENT *pevent)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b085      	sub	sp, #20
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
    INT8U  y;


    y                       =  ptcb->OSTCBY;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082c4:	73fb      	strb	r3, [r7, #15]
    pevent->OSEventTbl[y]  &= (OS_PRIO)~ptcb->OSTCBBitX;    /* Remove task from wait list              */
 80082c6:	7bfb      	ldrb	r3, [r7, #15]
 80082c8:	683a      	ldr	r2, [r7, #0]
 80082ca:	4413      	add	r3, r2
 80082cc:	7ad9      	ldrb	r1, [r3, #11]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082d4:	43db      	mvns	r3, r3
 80082d6:	b2da      	uxtb	r2, r3
 80082d8:	7bfb      	ldrb	r3, [r7, #15]
 80082da:	400a      	ands	r2, r1
 80082dc:	b2d1      	uxtb	r1, r2
 80082de:	683a      	ldr	r2, [r7, #0]
 80082e0:	4413      	add	r3, r2
 80082e2:	460a      	mov	r2, r1
 80082e4:	72da      	strb	r2, [r3, #11]
    if (pevent->OSEventTbl[y] == 0u) {
 80082e6:	7bfb      	ldrb	r3, [r7, #15]
 80082e8:	683a      	ldr	r2, [r7, #0]
 80082ea:	4413      	add	r3, r2
 80082ec:	7adb      	ldrb	r3, [r3, #11]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d10a      	bne.n	8008308 <OS_EventTaskRemove+0x54>
        pevent->OSEventGrp &= (OS_PRIO)~ptcb->OSTCBBitY;
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	7a9a      	ldrb	r2, [r3, #10]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80082fc:	43db      	mvns	r3, r3
 80082fe:	b2db      	uxtb	r3, r3
 8008300:	4013      	ands	r3, r2
 8008302:	b2da      	uxtb	r2, r3
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	729a      	strb	r2, [r3, #10]
    }
    ptcb->OSTCBEventPtr     = (OS_EVENT  *)0;               /* Unlink OS_EVENT from OS_TCB             */
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2200      	movs	r2, #0
 800830c:	61da      	str	r2, [r3, #28]
}
 800830e:	bf00      	nop
 8008310:	3714      	adds	r7, #20
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr

0800831a <OS_EventTaskRemoveMulti>:
*********************************************************************************************************
*/
#if ((OS_EVENT_EN) && (OS_EVENT_MULTI_EN > 0u))
void  OS_EventTaskRemoveMulti (OS_TCB    *ptcb,
                               OS_EVENT **pevents_multi)
{
 800831a:	b480      	push	{r7}
 800831c:	b087      	sub	sp, #28
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
 8008322:	6039      	str	r1, [r7, #0]
    INT8U      y;
    OS_PRIO    bity;
    OS_PRIO    bitx;


    y       =  ptcb->OSTCBY;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800832a:	73fb      	strb	r3, [r7, #15]
    bity    =  ptcb->OSTCBBitY;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008332:	73bb      	strb	r3, [r7, #14]
    bitx    =  ptcb->OSTCBBitX;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800833a:	737b      	strb	r3, [r7, #13]
    pevents =  pevents_multi;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	617b      	str	r3, [r7, #20]
    pevent  = *pevents;
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	613b      	str	r3, [r7, #16]
    while (pevent != (OS_EVENT *)0) {                   /* Remove task from all events' wait lists     */
 8008346:	e022      	b.n	800838e <OS_EventTaskRemoveMulti+0x74>
        pevent->OSEventTbl[y]  &= (OS_PRIO)~bitx;
 8008348:	7bfb      	ldrb	r3, [r7, #15]
 800834a:	693a      	ldr	r2, [r7, #16]
 800834c:	4413      	add	r3, r2
 800834e:	7ad9      	ldrb	r1, [r3, #11]
 8008350:	7b7b      	ldrb	r3, [r7, #13]
 8008352:	43db      	mvns	r3, r3
 8008354:	b2da      	uxtb	r2, r3
 8008356:	7bfb      	ldrb	r3, [r7, #15]
 8008358:	400a      	ands	r2, r1
 800835a:	b2d1      	uxtb	r1, r2
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	4413      	add	r3, r2
 8008360:	460a      	mov	r2, r1
 8008362:	72da      	strb	r2, [r3, #11]
        if (pevent->OSEventTbl[y] == 0u) {
 8008364:	7bfb      	ldrb	r3, [r7, #15]
 8008366:	693a      	ldr	r2, [r7, #16]
 8008368:	4413      	add	r3, r2
 800836a:	7adb      	ldrb	r3, [r3, #11]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d108      	bne.n	8008382 <OS_EventTaskRemoveMulti+0x68>
            pevent->OSEventGrp &= (OS_PRIO)~bity;
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	7a9a      	ldrb	r2, [r3, #10]
 8008374:	7bbb      	ldrb	r3, [r7, #14]
 8008376:	43db      	mvns	r3, r3
 8008378:	b2db      	uxtb	r3, r3
 800837a:	4013      	ands	r3, r2
 800837c:	b2da      	uxtb	r2, r3
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	729a      	strb	r2, [r3, #10]
        }
        pevents++;
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	3304      	adds	r3, #4
 8008386:	617b      	str	r3, [r7, #20]
        pevent = *pevents;
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	613b      	str	r3, [r7, #16]
    while (pevent != (OS_EVENT *)0) {                   /* Remove task from all events' wait lists     */
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d1d9      	bne.n	8008348 <OS_EventTaskRemoveMulti+0x2e>
    }
}
 8008394:	bf00      	nop
 8008396:	bf00      	nop
 8008398:	371c      	adds	r7, #28
 800839a:	46bd      	mov	sp, r7
 800839c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a0:	4770      	bx	lr

080083a2 <OS_EventWaitListInit>:
* Note       : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
void  OS_EventWaitListInit (OS_EVENT *pevent)
{
 80083a2:	b480      	push	{r7}
 80083a4:	b085      	sub	sp, #20
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
    INT8U  i;


    pevent->OSEventGrp = 0u;                     /* No task waiting on event                           */
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2200      	movs	r2, #0
 80083ae:	729a      	strb	r2, [r3, #10]
    for (i = 0u; i < OS_EVENT_TBL_SIZE; i++) {
 80083b0:	2300      	movs	r3, #0
 80083b2:	73fb      	strb	r3, [r7, #15]
 80083b4:	e007      	b.n	80083c6 <OS_EventWaitListInit+0x24>
        pevent->OSEventTbl[i] = 0u;
 80083b6:	7bfb      	ldrb	r3, [r7, #15]
 80083b8:	687a      	ldr	r2, [r7, #4]
 80083ba:	4413      	add	r3, r2
 80083bc:	2200      	movs	r2, #0
 80083be:	72da      	strb	r2, [r3, #11]
    for (i = 0u; i < OS_EVENT_TBL_SIZE; i++) {
 80083c0:	7bfb      	ldrb	r3, [r7, #15]
 80083c2:	3301      	adds	r3, #1
 80083c4:	73fb      	strb	r3, [r7, #15]
 80083c6:	7bfb      	ldrb	r3, [r7, #15]
 80083c8:	2b07      	cmp	r3, #7
 80083ca:	d9f4      	bls.n	80083b6 <OS_EventWaitListInit+0x14>
    }
}
 80083cc:	bf00      	nop
 80083ce:	bf00      	nop
 80083d0:	3714      	adds	r7, #20
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
	...

080083dc <OS_InitEventList>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitEventList (void)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
    INT16U     ix_next;
    OS_EVENT  *pevent1;
    OS_EVENT  *pevent2;


    OS_MemClr((INT8U *)&OSEventTbl[0], sizeof(OSEventTbl)); /* Clear the event table                   */
 80083e2:	21f0      	movs	r1, #240	@ 0xf0
 80083e4:	481f      	ldr	r0, [pc, #124]	@ (8008464 <OS_InitEventList+0x88>)
 80083e6:	f000 f94d 	bl	8008684 <OS_MemClr>
    for (ix = 0u; ix < (OS_MAX_EVENTS - 1u); ix++) {        /* Init. list of free EVENT control blocks */
 80083ea:	2300      	movs	r3, #0
 80083ec:	81fb      	strh	r3, [r7, #14]
 80083ee:	e01e      	b.n	800842e <OS_InitEventList+0x52>
        ix_next = ix + 1u;
 80083f0:	89fb      	ldrh	r3, [r7, #14]
 80083f2:	3301      	adds	r3, #1
 80083f4:	80fb      	strh	r3, [r7, #6]
        pevent1 = &OSEventTbl[ix];
 80083f6:	89fa      	ldrh	r2, [r7, #14]
 80083f8:	4613      	mov	r3, r2
 80083fa:	005b      	lsls	r3, r3, #1
 80083fc:	4413      	add	r3, r2
 80083fe:	00db      	lsls	r3, r3, #3
 8008400:	4a18      	ldr	r2, [pc, #96]	@ (8008464 <OS_InitEventList+0x88>)
 8008402:	4413      	add	r3, r2
 8008404:	60bb      	str	r3, [r7, #8]
        pevent2 = &OSEventTbl[ix_next];
 8008406:	88fa      	ldrh	r2, [r7, #6]
 8008408:	4613      	mov	r3, r2
 800840a:	005b      	lsls	r3, r3, #1
 800840c:	4413      	add	r3, r2
 800840e:	00db      	lsls	r3, r3, #3
 8008410:	4a14      	ldr	r2, [pc, #80]	@ (8008464 <OS_InitEventList+0x88>)
 8008412:	4413      	add	r3, r2
 8008414:	603b      	str	r3, [r7, #0]
        pevent1->OSEventType    = OS_EVENT_TYPE_UNUSED;
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	2200      	movs	r2, #0
 800841a:	701a      	strb	r2, [r3, #0]
        pevent1->OSEventPtr     = pevent2;
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	683a      	ldr	r2, [r7, #0]
 8008420:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_EN > 0u
        pevent1->OSEventName    = (INT8U *)(void *)"?";     /* Unknown name                            */
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	4a10      	ldr	r2, [pc, #64]	@ (8008468 <OS_InitEventList+0x8c>)
 8008426:	615a      	str	r2, [r3, #20]
    for (ix = 0u; ix < (OS_MAX_EVENTS - 1u); ix++) {        /* Init. list of free EVENT control blocks */
 8008428:	89fb      	ldrh	r3, [r7, #14]
 800842a:	3301      	adds	r3, #1
 800842c:	81fb      	strh	r3, [r7, #14]
 800842e:	89fb      	ldrh	r3, [r7, #14]
 8008430:	2b08      	cmp	r3, #8
 8008432:	d9dd      	bls.n	80083f0 <OS_InitEventList+0x14>
#endif
    }
    pevent1                         = &OSEventTbl[ix];
 8008434:	89fa      	ldrh	r2, [r7, #14]
 8008436:	4613      	mov	r3, r2
 8008438:	005b      	lsls	r3, r3, #1
 800843a:	4413      	add	r3, r2
 800843c:	00db      	lsls	r3, r3, #3
 800843e:	4a09      	ldr	r2, [pc, #36]	@ (8008464 <OS_InitEventList+0x88>)
 8008440:	4413      	add	r3, r2
 8008442:	60bb      	str	r3, [r7, #8]
    pevent1->OSEventType            = OS_EVENT_TYPE_UNUSED;
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	2200      	movs	r2, #0
 8008448:	701a      	strb	r2, [r3, #0]
    pevent1->OSEventPtr             = (OS_EVENT *)0;
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	2200      	movs	r2, #0
 800844e:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_EN > 0u
    pevent1->OSEventName            = (INT8U *)(void *)"?"; /* Unknown name                            */
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	4a05      	ldr	r2, [pc, #20]	@ (8008468 <OS_InitEventList+0x8c>)
 8008454:	615a      	str	r2, [r3, #20]
#endif
    OSEventFreeList                 = &OSEventTbl[0];
 8008456:	4b05      	ldr	r3, [pc, #20]	@ (800846c <OS_InitEventList+0x90>)
 8008458:	4a02      	ldr	r2, [pc, #8]	@ (8008464 <OS_InitEventList+0x88>)
 800845a:	601a      	str	r2, [r3, #0]
#if OS_EVENT_NAME_EN > 0u
    OSEventFreeList->OSEventName    = (INT8U *)"?";         /* Unknown name                            */
#endif
#endif
#endif
}
 800845c:	bf00      	nop
 800845e:	3710      	adds	r7, #16
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}
 8008464:	200067a0 	.word	0x200067a0
 8008468:	0800d370 	.word	0x0800d370
 800846c:	2000679c 	.word	0x2000679c

08008470 <OS_InitMisc>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitMisc (void)
{
 8008470:	b480      	push	{r7}
 8008472:	af00      	add	r7, sp, #0
#if OS_TIME_GET_SET_EN > 0u
    OSTime                    = 0uL;                       /* Clear the 32-bit system clock            */
 8008474:	4b12      	ldr	r3, [pc, #72]	@ (80084c0 <OS_InitMisc+0x50>)
 8008476:	2200      	movs	r2, #0
 8008478:	601a      	str	r2, [r3, #0]
#endif

    OSIntNesting              = 0u;                        /* Clear the interrupt nesting counter      */
 800847a:	4b12      	ldr	r3, [pc, #72]	@ (80084c4 <OS_InitMisc+0x54>)
 800847c:	2200      	movs	r2, #0
 800847e:	701a      	strb	r2, [r3, #0]
    OSLockNesting             = 0u;                        /* Clear the scheduling lock counter        */
 8008480:	4b11      	ldr	r3, [pc, #68]	@ (80084c8 <OS_InitMisc+0x58>)
 8008482:	2200      	movs	r2, #0
 8008484:	701a      	strb	r2, [r3, #0]

    OSTaskCtr                 = 0u;                        /* Clear the number of tasks                */
 8008486:	4b11      	ldr	r3, [pc, #68]	@ (80084cc <OS_InitMisc+0x5c>)
 8008488:	2200      	movs	r2, #0
 800848a:	701a      	strb	r2, [r3, #0]

    OSRunning                 = OS_FALSE;                  /* Indicate that multitasking not started   */
 800848c:	4b10      	ldr	r3, [pc, #64]	@ (80084d0 <OS_InitMisc+0x60>)
 800848e:	2200      	movs	r2, #0
 8008490:	701a      	strb	r2, [r3, #0]

    OSCtxSwCtr                = 0u;                        /* Clear the context switch counter         */
 8008492:	4b10      	ldr	r3, [pc, #64]	@ (80084d4 <OS_InitMisc+0x64>)
 8008494:	2200      	movs	r2, #0
 8008496:	601a      	str	r2, [r3, #0]
    OSIdleCtr                 = 0uL;                       /* Clear the 32-bit idle counter            */
 8008498:	4b0f      	ldr	r3, [pc, #60]	@ (80084d8 <OS_InitMisc+0x68>)
 800849a:	2200      	movs	r2, #0
 800849c:	601a      	str	r2, [r3, #0]

#if OS_TASK_STAT_EN > 0u
    OSIdleCtrRun              = 0uL;
 800849e:	4b0f      	ldr	r3, [pc, #60]	@ (80084dc <OS_InitMisc+0x6c>)
 80084a0:	2200      	movs	r2, #0
 80084a2:	601a      	str	r2, [r3, #0]
    OSIdleCtrMax              = 0uL;
 80084a4:	4b0e      	ldr	r3, [pc, #56]	@ (80084e0 <OS_InitMisc+0x70>)
 80084a6:	2200      	movs	r2, #0
 80084a8:	601a      	str	r2, [r3, #0]
    OSStatRdy                 = OS_FALSE;                  /* Statistic task is not ready              */
 80084aa:	4b0e      	ldr	r3, [pc, #56]	@ (80084e4 <OS_InitMisc+0x74>)
 80084ac:	2200      	movs	r2, #0
 80084ae:	701a      	strb	r2, [r3, #0]
#ifdef OS_SAFETY_CRITICAL_IEC61508
    OSSafetyCriticalStartFlag = OS_FALSE;                  /* Still allow creation of objects          */
#endif

#if OS_TASK_REG_TBL_SIZE > 0u
    OSTaskRegNextAvailID      = 0u;                        /* Initialize the task register ID          */
 80084b0:	4b0d      	ldr	r3, [pc, #52]	@ (80084e8 <OS_InitMisc+0x78>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	701a      	strb	r2, [r3, #0]
#endif
}
 80084b6:	bf00      	nop
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr
 80084c0:	200076ec 	.word	0x200076ec
 80084c4:	20006af4 	.word	0x20006af4
 80084c8:	20006af5 	.word	0x20006af5
 80084cc:	20006b05 	.word	0x20006b05
 80084d0:	20006b04 	.word	0x20006b04
 80084d4:	20006798 	.word	0x20006798
 80084d8:	20006b08 	.word	0x20006b08
 80084dc:	200068ec 	.word	0x200068ec
 80084e0:	200068e8 	.word	0x200068e8
 80084e4:	200068f0 	.word	0x200068f0
 80084e8:	200076e8 	.word	0x200076e8

080084ec <OS_InitRdyList>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitRdyList (void)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
    INT8U  i;


    OSRdyGrp      = 0u;                                    /* Clear the ready list                     */
 80084f2:	4b11      	ldr	r3, [pc, #68]	@ (8008538 <OS_InitRdyList+0x4c>)
 80084f4:	2200      	movs	r2, #0
 80084f6:	701a      	strb	r2, [r3, #0]
    for (i = 0u; i < OS_RDY_TBL_SIZE; i++) {
 80084f8:	2300      	movs	r3, #0
 80084fa:	71fb      	strb	r3, [r7, #7]
 80084fc:	e006      	b.n	800850c <OS_InitRdyList+0x20>
        OSRdyTbl[i] = 0u;
 80084fe:	79fb      	ldrb	r3, [r7, #7]
 8008500:	4a0e      	ldr	r2, [pc, #56]	@ (800853c <OS_InitRdyList+0x50>)
 8008502:	2100      	movs	r1, #0
 8008504:	54d1      	strb	r1, [r2, r3]
    for (i = 0u; i < OS_RDY_TBL_SIZE; i++) {
 8008506:	79fb      	ldrb	r3, [r7, #7]
 8008508:	3301      	adds	r3, #1
 800850a:	71fb      	strb	r3, [r7, #7]
 800850c:	79fb      	ldrb	r3, [r7, #7]
 800850e:	2b07      	cmp	r3, #7
 8008510:	d9f5      	bls.n	80084fe <OS_InitRdyList+0x12>
    }

    OSPrioCur     = 0u;
 8008512:	4b0b      	ldr	r3, [pc, #44]	@ (8008540 <OS_InitRdyList+0x54>)
 8008514:	2200      	movs	r2, #0
 8008516:	701a      	strb	r2, [r3, #0]
    OSPrioHighRdy = 0u;
 8008518:	4b0a      	ldr	r3, [pc, #40]	@ (8008544 <OS_InitRdyList+0x58>)
 800851a:	2200      	movs	r2, #0
 800851c:	701a      	strb	r2, [r3, #0]

    OSTCBHighRdy  = (OS_TCB *)0;
 800851e:	4b0a      	ldr	r3, [pc, #40]	@ (8008548 <OS_InitRdyList+0x5c>)
 8008520:	2200      	movs	r2, #0
 8008522:	601a      	str	r2, [r3, #0]
    OSTCBCur      = (OS_TCB *)0;
 8008524:	4b09      	ldr	r3, [pc, #36]	@ (800854c <OS_InitRdyList+0x60>)
 8008526:	2200      	movs	r2, #0
 8008528:	601a      	str	r2, [r3, #0]
}
 800852a:	bf00      	nop
 800852c:	370c      	adds	r7, #12
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr
 8008536:	bf00      	nop
 8008538:	20006af8 	.word	0x20006af8
 800853c:	20006afc 	.word	0x20006afc
 8008540:	20006af6 	.word	0x20006af6
 8008544:	20006af7 	.word	0x20006af7
 8008548:	20006d14 	.word	0x20006d14
 800854c:	20006d0c 	.word	0x20006d0c

08008550 <OS_InitTaskIdle>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitTaskIdle (void)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b088      	sub	sp, #32
 8008554:	af06      	add	r7, sp, #24
#endif


#if OS_TASK_CREATE_EXT_EN > 0u
    #if OS_STK_GROWTH == 1u
    (void)OSTaskCreateExt(OS_TaskIdle,
 8008556:	2303      	movs	r3, #3
 8008558:	9304      	str	r3, [sp, #16]
 800855a:	2300      	movs	r3, #0
 800855c:	9303      	str	r3, [sp, #12]
 800855e:	2380      	movs	r3, #128	@ 0x80
 8008560:	9302      	str	r3, [sp, #8]
 8008562:	4b0a      	ldr	r3, [pc, #40]	@ (800858c <OS_InitTaskIdle+0x3c>)
 8008564:	9301      	str	r3, [sp, #4]
 8008566:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800856a:	9300      	str	r3, [sp, #0]
 800856c:	233f      	movs	r3, #63	@ 0x3f
 800856e:	4a08      	ldr	r2, [pc, #32]	@ (8008590 <OS_InitTaskIdle+0x40>)
 8008570:	2100      	movs	r1, #0
 8008572:	4808      	ldr	r0, [pc, #32]	@ (8008594 <OS_InitTaskIdle+0x44>)
 8008574:	f001 faba 	bl	8009aec <OSTaskCreateExt>
                       OS_TASK_IDLE_PRIO);
    #endif
#endif

#if OS_TASK_NAME_EN > 0u
    OSTaskNameSet(OS_TASK_IDLE_PRIO, (INT8U *)(void *)"uC/OS-II Idle", &err);
 8008578:	1dfb      	adds	r3, r7, #7
 800857a:	461a      	mov	r2, r3
 800857c:	4906      	ldr	r1, [pc, #24]	@ (8008598 <OS_InitTaskIdle+0x48>)
 800857e:	203f      	movs	r0, #63	@ 0x3f
 8008580:	f001 fc18 	bl	8009db4 <OSTaskNameSet>
#endif
}
 8008584:	bf00      	nop
 8008586:	3708      	adds	r7, #8
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}
 800858c:	20006b0c 	.word	0x20006b0c
 8008590:	20006d08 	.word	0x20006d08
 8008594:	08008785 	.word	0x08008785
 8008598:	0800d374 	.word	0x0800d374

0800859c <OS_InitTaskStat>:
*********************************************************************************************************
*/

#if OS_TASK_STAT_EN > 0u
static  void  OS_InitTaskStat (void)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b088      	sub	sp, #32
 80085a0:	af06      	add	r7, sp, #24
#endif


#if OS_TASK_CREATE_EXT_EN > 0u
    #if OS_STK_GROWTH == 1u
    (void)OSTaskCreateExt(OS_TaskStat,
 80085a2:	2303      	movs	r3, #3
 80085a4:	9304      	str	r3, [sp, #16]
 80085a6:	2300      	movs	r3, #0
 80085a8:	9303      	str	r3, [sp, #12]
 80085aa:	2380      	movs	r3, #128	@ 0x80
 80085ac:	9302      	str	r3, [sp, #8]
 80085ae:	4b0a      	ldr	r3, [pc, #40]	@ (80085d8 <OS_InitTaskStat+0x3c>)
 80085b0:	9301      	str	r3, [sp, #4]
 80085b2:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 80085b6:	9300      	str	r3, [sp, #0]
 80085b8:	233e      	movs	r3, #62	@ 0x3e
 80085ba:	4a08      	ldr	r2, [pc, #32]	@ (80085dc <OS_InitTaskStat+0x40>)
 80085bc:	2100      	movs	r1, #0
 80085be:	4808      	ldr	r0, [pc, #32]	@ (80085e0 <OS_InitTaskStat+0x44>)
 80085c0:	f001 fa94 	bl	8009aec <OSTaskCreateExt>
                       OS_TASK_STAT_PRIO);                             /* One higher than the idle task  */
    #endif
#endif

#if OS_TASK_NAME_EN > 0u
    OSTaskNameSet(OS_TASK_STAT_PRIO, (INT8U *)(void *)"uC/OS-II Stat", &err);
 80085c4:	1dfb      	adds	r3, r7, #7
 80085c6:	461a      	mov	r2, r3
 80085c8:	4906      	ldr	r1, [pc, #24]	@ (80085e4 <OS_InitTaskStat+0x48>)
 80085ca:	203e      	movs	r0, #62	@ 0x3e
 80085cc:	f001 fbf2 	bl	8009db4 <OSTaskNameSet>
#endif
}
 80085d0:	bf00      	nop
 80085d2:	3708      	adds	r7, #8
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	200068f4 	.word	0x200068f4
 80085dc:	20006af0 	.word	0x20006af0
 80085e0:	080087b5 	.word	0x080087b5
 80085e4:	0800d384 	.word	0x0800d384

080085e8 <OS_InitTCBList>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitTCBList (void)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b084      	sub	sp, #16
 80085ec:	af00      	add	r7, sp, #0
    INT8U    ix_next;
    OS_TCB  *ptcb1;
    OS_TCB  *ptcb2;


    OS_MemClr((INT8U *)&OSTCBTbl[0],     sizeof(OSTCBTbl));      /* Clear all the TCBs                 */
 80085ee:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 80085f2:	481f      	ldr	r0, [pc, #124]	@ (8008670 <OS_InitTCBList+0x88>)
 80085f4:	f000 f846 	bl	8008684 <OS_MemClr>
    OS_MemClr((INT8U *)&OSTCBPrioTbl[0], sizeof(OSTCBPrioTbl));  /* Clear the priority table           */
 80085f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80085fc:	481d      	ldr	r0, [pc, #116]	@ (8008674 <OS_InitTCBList+0x8c>)
 80085fe:	f000 f841 	bl	8008684 <OS_MemClr>
    for (ix = 0u; ix < (OS_MAX_TASKS + OS_N_SYS_TASKS - 1u); ix++) {    /* Init. list of free TCBs     */
 8008602:	2300      	movs	r3, #0
 8008604:	73fb      	strb	r3, [r7, #15]
 8008606:	e019      	b.n	800863c <OS_InitTCBList+0x54>
        ix_next =  ix + 1u;
 8008608:	7bfb      	ldrb	r3, [r7, #15]
 800860a:	3301      	adds	r3, #1
 800860c:	71fb      	strb	r3, [r7, #7]
        ptcb1   = &OSTCBTbl[ix];
 800860e:	7bfb      	ldrb	r3, [r7, #15]
 8008610:	225c      	movs	r2, #92	@ 0x5c
 8008612:	fb02 f303 	mul.w	r3, r2, r3
 8008616:	4a16      	ldr	r2, [pc, #88]	@ (8008670 <OS_InitTCBList+0x88>)
 8008618:	4413      	add	r3, r2
 800861a:	60bb      	str	r3, [r7, #8]
        ptcb2   = &OSTCBTbl[ix_next];
 800861c:	79fb      	ldrb	r3, [r7, #7]
 800861e:	225c      	movs	r2, #92	@ 0x5c
 8008620:	fb02 f303 	mul.w	r3, r2, r3
 8008624:	4a12      	ldr	r2, [pc, #72]	@ (8008670 <OS_InitTCBList+0x88>)
 8008626:	4413      	add	r3, r2
 8008628:	603b      	str	r3, [r7, #0]
        ptcb1->OSTCBNext = ptcb2;
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	683a      	ldr	r2, [r7, #0]
 800862e:	615a      	str	r2, [r3, #20]
#if OS_TASK_NAME_EN > 0u
        ptcb1->OSTCBTaskName = (INT8U *)(void *)"?";             /* Unknown name                       */
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	4a11      	ldr	r2, [pc, #68]	@ (8008678 <OS_InitTCBList+0x90>)
 8008634:	655a      	str	r2, [r3, #84]	@ 0x54
    for (ix = 0u; ix < (OS_MAX_TASKS + OS_N_SYS_TASKS - 1u); ix++) {    /* Init. list of free TCBs     */
 8008636:	7bfb      	ldrb	r3, [r7, #15]
 8008638:	3301      	adds	r3, #1
 800863a:	73fb      	strb	r3, [r7, #15]
 800863c:	7bfb      	ldrb	r3, [r7, #15]
 800863e:	2b14      	cmp	r3, #20
 8008640:	d9e2      	bls.n	8008608 <OS_InitTCBList+0x20>
#endif
    }
    ptcb1                   = &OSTCBTbl[ix];
 8008642:	7bfb      	ldrb	r3, [r7, #15]
 8008644:	225c      	movs	r2, #92	@ 0x5c
 8008646:	fb02 f303 	mul.w	r3, r2, r3
 800864a:	4a09      	ldr	r2, [pc, #36]	@ (8008670 <OS_InitTCBList+0x88>)
 800864c:	4413      	add	r3, r2
 800864e:	60bb      	str	r3, [r7, #8]
    ptcb1->OSTCBNext        = (OS_TCB *)0;                       /* Last OS_TCB                        */
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	2200      	movs	r2, #0
 8008654:	615a      	str	r2, [r3, #20]
#if OS_TASK_NAME_EN > 0u
    ptcb1->OSTCBTaskName    = (INT8U *)(void *)"?";              /* Unknown name                       */
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	4a07      	ldr	r2, [pc, #28]	@ (8008678 <OS_InitTCBList+0x90>)
 800865a:	655a      	str	r2, [r3, #84]	@ 0x54
#endif
    OSTCBList               = (OS_TCB *)0;                       /* TCB lists initializations          */
 800865c:	4b07      	ldr	r3, [pc, #28]	@ (800867c <OS_InitTCBList+0x94>)
 800865e:	2200      	movs	r2, #0
 8008660:	601a      	str	r2, [r3, #0]
    OSTCBFreeList           = &OSTCBTbl[0];
 8008662:	4b07      	ldr	r3, [pc, #28]	@ (8008680 <OS_InitTCBList+0x98>)
 8008664:	4a02      	ldr	r2, [pc, #8]	@ (8008670 <OS_InitTCBList+0x88>)
 8008666:	601a      	str	r2, [r3, #0]
}
 8008668:	bf00      	nop
 800866a:	3710      	adds	r7, #16
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}
 8008670:	20006e1c 	.word	0x20006e1c
 8008674:	20006d1c 	.word	0x20006d1c
 8008678:	0800d370 	.word	0x0800d370
 800867c:	20006d18 	.word	0x20006d18
 8008680:	20006d10 	.word	0x20006d10

08008684 <OS_MemClr>:
*********************************************************************************************************
*/

void  OS_MemClr (INT8U  *pdest,
                 INT16U  size)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	460b      	mov	r3, r1
 800868e:	807b      	strh	r3, [r7, #2]
    while (size > 0u) {
 8008690:	e007      	b.n	80086a2 <OS_MemClr+0x1e>
        *pdest++ = (INT8U)0;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	1c5a      	adds	r2, r3, #1
 8008696:	607a      	str	r2, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	701a      	strb	r2, [r3, #0]
        size--;
 800869c:	887b      	ldrh	r3, [r7, #2]
 800869e:	3b01      	subs	r3, #1
 80086a0:	807b      	strh	r3, [r7, #2]
    while (size > 0u) {
 80086a2:	887b      	ldrh	r3, [r7, #2]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1f4      	bne.n	8008692 <OS_MemClr+0xe>
    }
}
 80086a8:	bf00      	nop
 80086aa:	bf00      	nop
 80086ac:	370c      	adds	r7, #12
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr
	...

080086b8 <OS_Sched>:
*              2) Rescheduling is prevented when the scheduler is locked (see OS_SchedLock())
*********************************************************************************************************
*/

void  OS_Sched (void)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b082      	sub	sp, #8
 80086bc:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                           /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0u;
 80086be:	2300      	movs	r3, #0
 80086c0:	607b      	str	r3, [r7, #4]
#endif



    OS_ENTER_CRITICAL();
 80086c2:	2040      	movs	r0, #64	@ 0x40
 80086c4:	f7f7 fd93 	bl	80001ee <OS_CPU_SR_Save>
 80086c8:	6078      	str	r0, [r7, #4]
    if (OSIntNesting == 0u) {                          /* Schedule only if all ISRs done and ...       */
 80086ca:	4b15      	ldr	r3, [pc, #84]	@ (8008720 <OS_Sched+0x68>)
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d11f      	bne.n	8008712 <OS_Sched+0x5a>
        if (OSLockNesting == 0u) {                     /* ... scheduler is not locked                  */
 80086d2:	4b14      	ldr	r3, [pc, #80]	@ (8008724 <OS_Sched+0x6c>)
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d11b      	bne.n	8008712 <OS_Sched+0x5a>
            OS_SchedNew();
 80086da:	f000 f82f 	bl	800873c <OS_SchedNew>
            OSTCBHighRdy = OSTCBPrioTbl[OSPrioHighRdy];
 80086de:	4b12      	ldr	r3, [pc, #72]	@ (8008728 <OS_Sched+0x70>)
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	461a      	mov	r2, r3
 80086e4:	4b11      	ldr	r3, [pc, #68]	@ (800872c <OS_Sched+0x74>)
 80086e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086ea:	4a11      	ldr	r2, [pc, #68]	@ (8008730 <OS_Sched+0x78>)
 80086ec:	6013      	str	r3, [r2, #0]
            if (OSPrioHighRdy != OSPrioCur) {          /* No Ctx Sw if current task is highest rdy     */
 80086ee:	4b0e      	ldr	r3, [pc, #56]	@ (8008728 <OS_Sched+0x70>)
 80086f0:	781a      	ldrb	r2, [r3, #0]
 80086f2:	4b10      	ldr	r3, [pc, #64]	@ (8008734 <OS_Sched+0x7c>)
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d00b      	beq.n	8008712 <OS_Sched+0x5a>
#if OS_TASK_PROFILE_EN > 0u
                OSTCBHighRdy->OSTCBCtxSwCtr++;         /* Inc. # of context switches to this task      */
 80086fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008730 <OS_Sched+0x78>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008700:	3201      	adds	r2, #1
 8008702:	641a      	str	r2, [r3, #64]	@ 0x40
#endif
                OSCtxSwCtr++;                          /* Increment context switch counter             */
 8008704:	4b0c      	ldr	r3, [pc, #48]	@ (8008738 <OS_Sched+0x80>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	3301      	adds	r3, #1
 800870a:	4a0b      	ldr	r2, [pc, #44]	@ (8008738 <OS_Sched+0x80>)
 800870c:	6013      	str	r3, [r2, #0]
#if defined(OS_TLS_TBL_SIZE) && (OS_TLS_TBL_SIZE > 0u)
                OS_TLS_TaskSw();
#endif
#endif

                OS_TASK_SW();                          /* Perform a context switch                     */
 800870e:	f7f7 fdc5 	bl	800029c <OSCtxSw>
            }
        }
    }
    OS_EXIT_CRITICAL();
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f7f7 fd79 	bl	800020a <OS_CPU_SR_Restore>
}
 8008718:	bf00      	nop
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	20006af4 	.word	0x20006af4
 8008724:	20006af5 	.word	0x20006af5
 8008728:	20006af7 	.word	0x20006af7
 800872c:	20006d1c 	.word	0x20006d1c
 8008730:	20006d14 	.word	0x20006d14
 8008734:	20006af6 	.word	0x20006af6
 8008738:	20006798 	.word	0x20006798

0800873c <OS_SchedNew>:
*              2) Interrupts are assumed to be disabled when this function is called.
*********************************************************************************************************
*/

static  void  OS_SchedNew (void)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
#if OS_LOWEST_PRIO <= 63u                        /* See if we support up to 64 tasks                   */
    INT8U   y;


    y             = OSUnMapTbl[OSRdyGrp];
 8008742:	4b0c      	ldr	r3, [pc, #48]	@ (8008774 <OS_SchedNew+0x38>)
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	461a      	mov	r2, r3
 8008748:	4b0b      	ldr	r3, [pc, #44]	@ (8008778 <OS_SchedNew+0x3c>)
 800874a:	5c9b      	ldrb	r3, [r3, r2]
 800874c:	71fb      	strb	r3, [r7, #7]
    OSPrioHighRdy = (INT8U)((y << 3u) + OSUnMapTbl[OSRdyTbl[y]]);
 800874e:	79fb      	ldrb	r3, [r7, #7]
 8008750:	00db      	lsls	r3, r3, #3
 8008752:	b2da      	uxtb	r2, r3
 8008754:	79fb      	ldrb	r3, [r7, #7]
 8008756:	4909      	ldr	r1, [pc, #36]	@ (800877c <OS_SchedNew+0x40>)
 8008758:	5ccb      	ldrb	r3, [r1, r3]
 800875a:	4619      	mov	r1, r3
 800875c:	4b06      	ldr	r3, [pc, #24]	@ (8008778 <OS_SchedNew+0x3c>)
 800875e:	5c5b      	ldrb	r3, [r3, r1]
 8008760:	4413      	add	r3, r2
 8008762:	b2da      	uxtb	r2, r3
 8008764:	4b06      	ldr	r3, [pc, #24]	@ (8008780 <OS_SchedNew+0x44>)
 8008766:	701a      	strb	r2, [r3, #0]
        OSPrioHighRdy = (INT8U)((y << 4u) + OSUnMapTbl[(*ptbl & 0xFFu)]);
    } else {
        OSPrioHighRdy = (INT8U)((y << 4u) + OSUnMapTbl[(OS_PRIO)(*ptbl >> 8u) & 0xFFu] + 8u);
    }
#endif
}
 8008768:	bf00      	nop
 800876a:	370c      	adds	r7, #12
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr
 8008774:	20006af8 	.word	0x20006af8
 8008778:	0800d4a0 	.word	0x0800d4a0
 800877c:	20006afc 	.word	0x20006afc
 8008780:	20006af7 	.word	0x20006af7

08008784 <OS_TaskIdle>:
*                 power.
*********************************************************************************************************
*/

void  OS_TaskIdle (void *p_arg)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 800878c:	2300      	movs	r3, #0
 800878e:	60fb      	str	r3, [r7, #12]
#endif

    (void)p_arg;                                 /* Prevent compiler warning for not using 'p_arg'     */
    for (;;) {
        OS_ENTER_CRITICAL();
 8008790:	2040      	movs	r0, #64	@ 0x40
 8008792:	f7f7 fd2c 	bl	80001ee <OS_CPU_SR_Save>
 8008796:	60f8      	str	r0, [r7, #12]
        OSIdleCtr++;
 8008798:	4b05      	ldr	r3, [pc, #20]	@ (80087b0 <OS_TaskIdle+0x2c>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	3301      	adds	r3, #1
 800879e:	4a04      	ldr	r2, [pc, #16]	@ (80087b0 <OS_TaskIdle+0x2c>)
 80087a0:	6013      	str	r3, [r2, #0]
        OS_EXIT_CRITICAL();
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f7f7 fd31 	bl	800020a <OS_CPU_SR_Restore>
        OSTaskIdleHook();                        /* Call user definable HOOK                           */
 80087a8:	f7fe ffdb 	bl	8007762 <OSTaskIdleHook>
        OS_ENTER_CRITICAL();
 80087ac:	bf00      	nop
 80087ae:	e7ef      	b.n	8008790 <OS_TaskIdle+0xc>
 80087b0:	20006b08 	.word	0x20006b08

080087b4 <OS_TaskStat>:
*********************************************************************************************************
*/

#if OS_TASK_STAT_EN > 0u
void  OS_TaskStat (void *p_arg)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
    INT8S  usage;
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 80087bc:	2300      	movs	r3, #0
 80087be:	60fb      	str	r3, [r7, #12]
#endif



    p_arg = p_arg;                               /* Prevent compiler warning for not using 'p_arg'     */
    while (OSStatRdy == OS_FALSE) {
 80087c0:	e002      	b.n	80087c8 <OS_TaskStat+0x14>
        OSTimeDly(2u * OS_TICKS_PER_SEC / 10u);  /* Wait until statistic task is ready                 */
 80087c2:	20c8      	movs	r0, #200	@ 0xc8
 80087c4:	f001 fc74 	bl	800a0b0 <OSTimeDly>
    while (OSStatRdy == OS_FALSE) {
 80087c8:	4b30      	ldr	r3, [pc, #192]	@ (800888c <OS_TaskStat+0xd8>)
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d0f8      	beq.n	80087c2 <OS_TaskStat+0xe>
    }
    OSIdleCtrMax /= 100uL;
 80087d0:	4b2f      	ldr	r3, [pc, #188]	@ (8008890 <OS_TaskStat+0xdc>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a2f      	ldr	r2, [pc, #188]	@ (8008894 <OS_TaskStat+0xe0>)
 80087d6:	fba2 2303 	umull	r2, r3, r2, r3
 80087da:	095b      	lsrs	r3, r3, #5
 80087dc:	4a2c      	ldr	r2, [pc, #176]	@ (8008890 <OS_TaskStat+0xdc>)
 80087de:	6013      	str	r3, [r2, #0]
    if (OSIdleCtrMax == 0uL) {
 80087e0:	4b2b      	ldr	r3, [pc, #172]	@ (8008890 <OS_TaskStat+0xdc>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d105      	bne.n	80087f4 <OS_TaskStat+0x40>
        OSCPUUsage = 0u;
 80087e8:	4b2b      	ldr	r3, [pc, #172]	@ (8008898 <OS_TaskStat+0xe4>)
 80087ea:	2200      	movs	r2, #0
 80087ec:	701a      	strb	r2, [r3, #0]
#if OS_TASK_SUSPEND_EN > 0u
        (void)OSTaskSuspend(OS_PRIO_SELF);
 80087ee:	20ff      	movs	r0, #255	@ 0xff
 80087f0:	f001 fba8 	bl	8009f44 <OSTaskSuspend>
        for (;;) {
            OSTimeDly(OS_TICKS_PER_SEC);
        }
#endif
    }
    OS_ENTER_CRITICAL();
 80087f4:	2040      	movs	r0, #64	@ 0x40
 80087f6:	f7f7 fcfa 	bl	80001ee <OS_CPU_SR_Save>
 80087fa:	60f8      	str	r0, [r7, #12]
    OSIdleCtr = OSIdleCtrMax * 100uL;            /* Set initial CPU usage as 0%                        */
 80087fc:	4b24      	ldr	r3, [pc, #144]	@ (8008890 <OS_TaskStat+0xdc>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2264      	movs	r2, #100	@ 0x64
 8008802:	fb02 f303 	mul.w	r3, r2, r3
 8008806:	4a25      	ldr	r2, [pc, #148]	@ (800889c <OS_TaskStat+0xe8>)
 8008808:	6013      	str	r3, [r2, #0]
    OS_EXIT_CRITICAL();
 800880a:	68f8      	ldr	r0, [r7, #12]
 800880c:	f7f7 fcfd 	bl	800020a <OS_CPU_SR_Restore>
    for (;;) {
        OSTimeDly(1);                            /* Synchronize with clock tick                        */
 8008810:	2001      	movs	r0, #1
 8008812:	f001 fc4d 	bl	800a0b0 <OSTimeDly>

        OS_ENTER_CRITICAL();
 8008816:	2040      	movs	r0, #64	@ 0x40
 8008818:	f7f7 fce9 	bl	80001ee <OS_CPU_SR_Save>
 800881c:	60f8      	str	r0, [r7, #12]
        OSIdleCtr = 0uL;                        /* Reset the idle counter for the next second         */
 800881e:	4b1f      	ldr	r3, [pc, #124]	@ (800889c <OS_TaskStat+0xe8>)
 8008820:	2200      	movs	r2, #0
 8008822:	601a      	str	r2, [r3, #0]
        OS_EXIT_CRITICAL();
 8008824:	68f8      	ldr	r0, [r7, #12]
 8008826:	f7f7 fcf0 	bl	800020a <OS_CPU_SR_Restore>

        OSTimeDly(OS_TICKS_PER_SEC / 10u);       /* Accumulate OSIdleCtr for the next 1/10 second      */
 800882a:	2064      	movs	r0, #100	@ 0x64
 800882c:	f001 fc40 	bl	800a0b0 <OSTimeDly>

        OS_ENTER_CRITICAL();
 8008830:	2040      	movs	r0, #64	@ 0x40
 8008832:	f7f7 fcdc 	bl	80001ee <OS_CPU_SR_Save>
 8008836:	60f8      	str	r0, [r7, #12]
        OSIdleCtrRun = OSIdleCtr;                /* Store number of cycles which elapsed while idle    */
 8008838:	4b18      	ldr	r3, [pc, #96]	@ (800889c <OS_TaskStat+0xe8>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a18      	ldr	r2, [pc, #96]	@ (80088a0 <OS_TaskStat+0xec>)
 800883e:	6013      	str	r3, [r2, #0]
        OS_EXIT_CRITICAL();
 8008840:	68f8      	ldr	r0, [r7, #12]
 8008842:	f7f7 fce2 	bl	800020a <OS_CPU_SR_Restore>

        usage            = 100 - (INT8S)(OSIdleCtrRun / OSIdleCtrMax);
 8008846:	4b16      	ldr	r3, [pc, #88]	@ (80088a0 <OS_TaskStat+0xec>)
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	4b11      	ldr	r3, [pc, #68]	@ (8008890 <OS_TaskStat+0xdc>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008852:	b2db      	uxtb	r3, r3
 8008854:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8008858:	b2db      	uxtb	r3, r3
 800885a:	72fb      	strb	r3, [r7, #11]
        if (usage >= 0) {                        /* Make sure we don't have a negative percentage      */
 800885c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8008860:	2b00      	cmp	r3, #0
 8008862:	db03      	blt.n	800886c <OS_TaskStat+0xb8>
            OSCPUUsage   = (INT8U)usage;
 8008864:	7afa      	ldrb	r2, [r7, #11]
 8008866:	4b0c      	ldr	r3, [pc, #48]	@ (8008898 <OS_TaskStat+0xe4>)
 8008868:	701a      	strb	r2, [r3, #0]
 800886a:	e00a      	b.n	8008882 <OS_TaskStat+0xce>
        } else {
            OSCPUUsage   = 0u;
 800886c:	4b0a      	ldr	r3, [pc, #40]	@ (8008898 <OS_TaskStat+0xe4>)
 800886e:	2200      	movs	r2, #0
 8008870:	701a      	strb	r2, [r3, #0]
            OSIdleCtrMax = OSIdleCtrRun / 100uL; /* Update max counter value to current one            */
 8008872:	4b0b      	ldr	r3, [pc, #44]	@ (80088a0 <OS_TaskStat+0xec>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a07      	ldr	r2, [pc, #28]	@ (8008894 <OS_TaskStat+0xe0>)
 8008878:	fba2 2303 	umull	r2, r3, r2, r3
 800887c:	095b      	lsrs	r3, r3, #5
 800887e:	4a04      	ldr	r2, [pc, #16]	@ (8008890 <OS_TaskStat+0xdc>)
 8008880:	6013      	str	r3, [r2, #0]
        }

        OSTaskStatHook();                        /* Invoke user definable hook                         */
 8008882:	f7fe ff7f 	bl	8007784 <OSTaskStatHook>
#if (OS_TASK_STAT_STK_CHK_EN > 0u) && (OS_TASK_CREATE_EXT_EN > 0u)
        OS_TaskStatStkChk();                     /* Check the stacks for each task                     */
 8008886:	f000 f80d 	bl	80088a4 <OS_TaskStatStkChk>
        OSTimeDly(1);                            /* Synchronize with clock tick                        */
 800888a:	e7c1      	b.n	8008810 <OS_TaskStat+0x5c>
 800888c:	200068f0 	.word	0x200068f0
 8008890:	200068e8 	.word	0x200068e8
 8008894:	51eb851f 	.word	0x51eb851f
 8008898:	200068e4 	.word	0x200068e4
 800889c:	20006b08 	.word	0x20006b08
 80088a0:	200068ec 	.word	0x200068ec

080088a4 <OS_TaskStatStkChk>:
*********************************************************************************************************
*/

#if (OS_TASK_STAT_STK_CHK_EN > 0u) && (OS_TASK_CREATE_EXT_EN > 0u)
void  OS_TaskStatStkChk (void)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
    OS_STK_DATA  stk_data;
    INT8U        err;
    INT8U        prio;


    for (prio = 0u; prio <= OS_TASK_IDLE_PRIO; prio++) {
 80088aa:	2300      	movs	r3, #0
 80088ac:	73fb      	strb	r3, [r7, #15]
 80088ae:	e023      	b.n	80088f8 <OS_TaskStatStkChk+0x54>
        err = OSTaskStkChk(prio, &stk_data);
 80088b0:	463a      	mov	r2, r7
 80088b2:	7bfb      	ldrb	r3, [r7, #15]
 80088b4:	4611      	mov	r1, r2
 80088b6:	4618      	mov	r0, r3
 80088b8:	f001 fad6 	bl	8009e68 <OSTaskStkChk>
 80088bc:	4603      	mov	r3, r0
 80088be:	73bb      	strb	r3, [r7, #14]
        if (err == OS_ERR_NONE) {
 80088c0:	7bbb      	ldrb	r3, [r7, #14]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d115      	bne.n	80088f2 <OS_TaskStatStkChk+0x4e>
            ptcb = OSTCBPrioTbl[prio];
 80088c6:	7bfb      	ldrb	r3, [r7, #15]
 80088c8:	4a0f      	ldr	r2, [pc, #60]	@ (8008908 <OS_TaskStatStkChk+0x64>)
 80088ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088ce:	60bb      	str	r3, [r7, #8]
            if (ptcb != (OS_TCB *)0) {                               /* Make sure task 'ptcb' is ...   */
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00d      	beq.n	80088f2 <OS_TaskStatStkChk+0x4e>
                if (ptcb != OS_TCB_RESERVED) {                       /* ... still valid.               */
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d00a      	beq.n	80088f2 <OS_TaskStatStkChk+0x4e>
#if OS_TASK_PROFILE_EN > 0u
                    #if OS_STK_GROWTH == 1u
                    ptcb->OSTCBStkBase = ptcb->OSTCBStkBottom + ptcb->OSTCBStkSize;
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	689a      	ldr	r2, [r3, #8]
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	68db      	ldr	r3, [r3, #12]
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	441a      	add	r2, r3
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	64da      	str	r2, [r3, #76]	@ 0x4c
                    #else
                    ptcb->OSTCBStkBase = ptcb->OSTCBStkBottom - ptcb->OSTCBStkSize;
                    #endif
                    ptcb->OSTCBStkUsed = stk_data.OSUsed;            /* Store number of entries used   */
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	651a      	str	r2, [r3, #80]	@ 0x50
    for (prio = 0u; prio <= OS_TASK_IDLE_PRIO; prio++) {
 80088f2:	7bfb      	ldrb	r3, [r7, #15]
 80088f4:	3301      	adds	r3, #1
 80088f6:	73fb      	strb	r3, [r7, #15]
 80088f8:	7bfb      	ldrb	r3, [r7, #15]
 80088fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80088fc:	d9d8      	bls.n	80088b0 <OS_TaskStatStkChk+0xc>
#endif
                }
            }
        }
    }
}
 80088fe:	bf00      	nop
 8008900:	bf00      	nop
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}
 8008908:	20006d1c 	.word	0x20006d1c

0800890c <OS_TCBInit>:
                   OS_STK  *pbos,
                   INT16U   id,
                   INT32U   stk_size,
                   void    *pext,
                   INT16U   opt)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b088      	sub	sp, #32
 8008910:	af00      	add	r7, sp, #0
 8008912:	60b9      	str	r1, [r7, #8]
 8008914:	607a      	str	r2, [r7, #4]
 8008916:	461a      	mov	r2, r3
 8008918:	4603      	mov	r3, r0
 800891a:	73fb      	strb	r3, [r7, #15]
 800891c:	4613      	mov	r3, r2
 800891e:	81bb      	strh	r3, [r7, #12]
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0u;
 8008920:	2300      	movs	r3, #0
 8008922:	61bb      	str	r3, [r7, #24]
    INT8U      j;
#endif
#endif


    OS_ENTER_CRITICAL();
 8008924:	2040      	movs	r0, #64	@ 0x40
 8008926:	f7f7 fc62 	bl	80001ee <OS_CPU_SR_Save>
 800892a:	61b8      	str	r0, [r7, #24]
    ptcb = OSTCBFreeList;                                  /* Get a free TCB from the free TCB list    */
 800892c:	4b6b      	ldr	r3, [pc, #428]	@ (8008adc <OS_TCBInit+0x1d0>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	617b      	str	r3, [r7, #20]
    if (ptcb != (OS_TCB *)0) {
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	2b00      	cmp	r3, #0
 8008936:	f000 80c9 	beq.w	8008acc <OS_TCBInit+0x1c0>
        OSTCBFreeList            = ptcb->OSTCBNext;        /* Update pointer to free TCB list          */
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	695b      	ldr	r3, [r3, #20]
 800893e:	4a67      	ldr	r2, [pc, #412]	@ (8008adc <OS_TCBInit+0x1d0>)
 8008940:	6013      	str	r3, [r2, #0]
        OS_EXIT_CRITICAL();
 8008942:	69b8      	ldr	r0, [r7, #24]
 8008944:	f7f7 fc61 	bl	800020a <OS_CPU_SR_Restore>
        ptcb->OSTCBStkPtr        = ptos;                   /* Load Stack pointer in TCB                */
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	68ba      	ldr	r2, [r7, #8]
 800894c:	601a      	str	r2, [r3, #0]
        ptcb->OSTCBPrio          = prio;                   /* Load task priority into TCB              */
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	7bfa      	ldrb	r2, [r7, #15]
 8008952:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        ptcb->OSTCBStat          = OS_STAT_RDY;            /* Task is ready to run                     */
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	2200      	movs	r2, #0
 800895a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        ptcb->OSTCBStatPend      = OS_STAT_PEND_OK;        /* Clear pend status                        */
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	2200      	movs	r2, #0
 8008962:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        ptcb->OSTCBDly           = 0u;                     /* Task is not delayed                      */
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	2200      	movs	r2, #0
 800896a:	635a      	str	r2, [r3, #52]	@ 0x34

#if OS_TASK_CREATE_EXT_EN > 0u
        ptcb->OSTCBExtPtr        = pext;                   /* Store pointer to TCB extension           */
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008970:	605a      	str	r2, [r3, #4]
        ptcb->OSTCBStkSize       = stk_size;               /* Store stack size                         */
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008976:	60da      	str	r2, [r3, #12]
        ptcb->OSTCBStkBottom     = pbos;                   /* Store pointer to bottom of stack         */
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	687a      	ldr	r2, [r7, #4]
 800897c:	609a      	str	r2, [r3, #8]
        ptcb->OSTCBOpt           = opt;                    /* Store task options                       */
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8008982:	821a      	strh	r2, [r3, #16]
        ptcb->OSTCBId            = id;                     /* Store task ID                            */
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	89ba      	ldrh	r2, [r7, #12]
 8008988:	825a      	strh	r2, [r3, #18]
        opt                      = opt;
        id                       = id;
#endif

#if OS_TASK_DEL_EN > 0u
        ptcb->OSTCBDelReq        = OS_ERR_NONE;
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
#endif

#if OS_LOWEST_PRIO <= 63u                                         /* Pre-compute X, Y                  */
        ptcb->OSTCBY             = (INT8U)(prio >> 3u);
 8008992:	7bfb      	ldrb	r3, [r7, #15]
 8008994:	08db      	lsrs	r3, r3, #3
 8008996:	b2da      	uxtb	r2, r3
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ptcb->OSTCBX             = (INT8U)(prio & 0x07u);
 800899e:	7bfb      	ldrb	r3, [r7, #15]
 80089a0:	f003 0307 	and.w	r3, r3, #7
 80089a4:	b2da      	uxtb	r2, r3
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
#else                                                             /* Pre-compute X, Y                  */
        ptcb->OSTCBY             = (INT8U)((INT8U)(prio >> 4u) & 0xFFu);
        ptcb->OSTCBX             = (INT8U) (prio & 0x0Fu);
#endif
                                                                  /* Pre-compute BitX and BitY         */
        ptcb->OSTCBBitY          = (OS_PRIO)(1uL << ptcb->OSTCBY);
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089b2:	461a      	mov	r2, r3
 80089b4:	2301      	movs	r3, #1
 80089b6:	4093      	lsls	r3, r2
 80089b8:	b2da      	uxtb	r2, r3
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ptcb->OSTCBBitX          = (OS_PRIO)(1uL << ptcb->OSTCBX);
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80089c6:	461a      	mov	r2, r3
 80089c8:	2301      	movs	r3, #1
 80089ca:	4093      	lsls	r3, r2
 80089cc:	b2da      	uxtb	r2, r3
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (OS_EVENT_EN)
        ptcb->OSTCBEventPtr      = (OS_EVENT  *)0;         /* Task is not pending on an  event         */
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	2200      	movs	r2, #0
 80089d8:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0u)
        ptcb->OSTCBEventMultiPtr = (OS_EVENT **)0;         /* Task is not pending on any events        */
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	2200      	movs	r2, #0
 80089de:	621a      	str	r2, [r3, #32]
        ptcb->OSTCBEventMultiRdy = (OS_EVENT  *)0;         /* No events readied for Multipend          */
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	2200      	movs	r2, #0
 80089e4:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
#endif

#if (OS_FLAG_EN > 0u) && (OS_MAX_FLAGS > 0u) && (OS_TASK_DEL_EN > 0u)
        ptcb->OSTCBFlagNode      = (OS_FLAG_NODE *)0;      /* Task is not pending on an event flag     */
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	2200      	movs	r2, #0
 80089ea:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif

#if (OS_MBOX_EN > 0u) || ((OS_Q_EN > 0u) && (OS_MAX_QS > 0u))
        ptcb->OSTCBMsg           = (void *)0;              /* No message received                      */
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	2200      	movs	r2, #0
 80089f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif

#if OS_TASK_PROFILE_EN > 0u
        ptcb->OSTCBCtxSwCtr      = 0uL;                    /* Initialize profiling variables           */
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	2200      	movs	r2, #0
 80089f6:	641a      	str	r2, [r3, #64]	@ 0x40
        ptcb->OSTCBCyclesStart   = 0uL;
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	2200      	movs	r2, #0
 80089fc:	649a      	str	r2, [r3, #72]	@ 0x48
        ptcb->OSTCBCyclesTot     = 0uL;
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	2200      	movs	r2, #0
 8008a02:	645a      	str	r2, [r3, #68]	@ 0x44
        ptcb->OSTCBStkBase       = (OS_STK *)0;
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	2200      	movs	r2, #0
 8008a08:	64da      	str	r2, [r3, #76]	@ 0x4c
        ptcb->OSTCBStkUsed       = 0uL;
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	651a      	str	r2, [r3, #80]	@ 0x50
#endif

#if OS_TASK_NAME_EN > 0u
        ptcb->OSTCBTaskName      = (INT8U *)(void *)"?";
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	4a33      	ldr	r2, [pc, #204]	@ (8008ae0 <OS_TCBInit+0x1d4>)
 8008a14:	655a      	str	r2, [r3, #84]	@ 0x54
#endif

#if OS_TASK_REG_TBL_SIZE > 0u                              /* Initialize the task variables            */
        for (i = 0u; i < OS_TASK_REG_TBL_SIZE; i++) {
 8008a16:	2300      	movs	r3, #0
 8008a18:	77fb      	strb	r3, [r7, #31]
 8008a1a:	e008      	b.n	8008a2e <OS_TCBInit+0x122>
            ptcb->OSTCBRegTbl[i] = 0u;
 8008a1c:	7ffa      	ldrb	r2, [r7, #31]
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	3216      	adds	r2, #22
 8008a22:	2100      	movs	r1, #0
 8008a24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (i = 0u; i < OS_TASK_REG_TBL_SIZE; i++) {
 8008a28:	7ffb      	ldrb	r3, [r7, #31]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	77fb      	strb	r3, [r7, #31]
 8008a2e:	7ffb      	ldrb	r3, [r7, #31]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d0f3      	beq.n	8008a1c <OS_TCBInit+0x110>
        }
#endif

        OSTCBInitHook(ptcb);
 8008a34:	6978      	ldr	r0, [r7, #20]
 8008a36:	f7ff f851 	bl	8007adc <OSTCBInitHook>

        OS_ENTER_CRITICAL();
 8008a3a:	2040      	movs	r0, #64	@ 0x40
 8008a3c:	f7f7 fbd7 	bl	80001ee <OS_CPU_SR_Save>
 8008a40:	61b8      	str	r0, [r7, #24]
        OSTCBPrioTbl[prio] = ptcb;
 8008a42:	7bfb      	ldrb	r3, [r7, #15]
 8008a44:	4927      	ldr	r1, [pc, #156]	@ (8008ae4 <OS_TCBInit+0x1d8>)
 8008a46:	697a      	ldr	r2, [r7, #20]
 8008a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        OS_EXIT_CRITICAL();
 8008a4c:	69b8      	ldr	r0, [r7, #24]
 8008a4e:	f7f7 fbdc 	bl	800020a <OS_CPU_SR_Restore>

        OSTaskCreateHook(ptcb);                            /* Call user defined hook                   */
 8008a52:	6978      	ldr	r0, [r7, #20]
 8008a54:	f7fe fe6f 	bl	8007736 <OSTaskCreateHook>
        }
        OS_TLS_TaskCreate(ptcb);                           /* Call TLS hook                            */
#endif
#endif

        OS_ENTER_CRITICAL();
 8008a58:	2040      	movs	r0, #64	@ 0x40
 8008a5a:	f7f7 fbc8 	bl	80001ee <OS_CPU_SR_Save>
 8008a5e:	61b8      	str	r0, [r7, #24]
        ptcb->OSTCBNext = OSTCBList;                       /* Link into TCB chain                      */
 8008a60:	4b21      	ldr	r3, [pc, #132]	@ (8008ae8 <OS_TCBInit+0x1dc>)
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	615a      	str	r2, [r3, #20]
        ptcb->OSTCBPrev = (OS_TCB *)0;
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	619a      	str	r2, [r3, #24]
        if (OSTCBList != (OS_TCB *)0) {
 8008a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ae8 <OS_TCBInit+0x1dc>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d003      	beq.n	8008a7e <OS_TCBInit+0x172>
            OSTCBList->OSTCBPrev = ptcb;
 8008a76:	4b1c      	ldr	r3, [pc, #112]	@ (8008ae8 <OS_TCBInit+0x1dc>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	697a      	ldr	r2, [r7, #20]
 8008a7c:	619a      	str	r2, [r3, #24]
        }
        OSTCBList               = ptcb;
 8008a7e:	4a1a      	ldr	r2, [pc, #104]	@ (8008ae8 <OS_TCBInit+0x1dc>)
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	6013      	str	r3, [r2, #0]
        OSRdyGrp               |= ptcb->OSTCBBitY;         /* Make task ready to run                   */
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8008a8a:	4b18      	ldr	r3, [pc, #96]	@ (8008aec <OS_TCBInit+0x1e0>)
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	b2da      	uxtb	r2, r3
 8008a92:	4b16      	ldr	r3, [pc, #88]	@ (8008aec <OS_TCBInit+0x1e0>)
 8008a94:	701a      	strb	r2, [r3, #0]
        OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a9c:	461a      	mov	r2, r3
 8008a9e:	4b14      	ldr	r3, [pc, #80]	@ (8008af0 <OS_TCBInit+0x1e4>)
 8008aa0:	5c9a      	ldrb	r2, [r3, r2]
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008aa8:	6979      	ldr	r1, [r7, #20]
 8008aaa:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	b2da      	uxtb	r2, r3
 8008ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8008af0 <OS_TCBInit+0x1e4>)
 8008ab4:	545a      	strb	r2, [r3, r1]
        OSTaskCtr++;                                       /* Increment the #tasks counter             */
 8008ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8008af4 <OS_TCBInit+0x1e8>)
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	3301      	adds	r3, #1
 8008abc:	b2da      	uxtb	r2, r3
 8008abe:	4b0d      	ldr	r3, [pc, #52]	@ (8008af4 <OS_TCBInit+0x1e8>)
 8008ac0:	701a      	strb	r2, [r3, #0]
        OS_TRACE_TASK_READY(ptcb);
        OS_EXIT_CRITICAL();
 8008ac2:	69b8      	ldr	r0, [r7, #24]
 8008ac4:	f7f7 fba1 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_NONE);
 8008ac8:	2300      	movs	r3, #0
 8008aca:	e003      	b.n	8008ad4 <OS_TCBInit+0x1c8>
    }
    OS_EXIT_CRITICAL();
 8008acc:	69b8      	ldr	r0, [r7, #24]
 8008ace:	f7f7 fb9c 	bl	800020a <OS_CPU_SR_Restore>
    return (OS_ERR_TASK_NO_MORE_TCB);
 8008ad2:	2342      	movs	r3, #66	@ 0x42
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3720      	adds	r7, #32
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	20006d10 	.word	0x20006d10
 8008ae0:	0800d370 	.word	0x0800d370
 8008ae4:	20006d1c 	.word	0x20006d1c
 8008ae8:	20006d18 	.word	0x20006d18
 8008aec:	20006af8 	.word	0x20006af8
 8008af0:	20006afc 	.word	0x20006afc
 8008af4:	20006b05 	.word	0x20006b05

08008af8 <OSFlagCreate>:
*********************************************************************************************************
*/

OS_FLAG_GRP  *OSFlagCreate (OS_FLAGS  flags,
                            INT8U    *perr)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b084      	sub	sp, #16
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	4603      	mov	r3, r0
 8008b00:	6039      	str	r1, [r7, #0]
 8008b02:	80fb      	strh	r3, [r7, #6]
    OS_FLAG_GRP *pgrp;
#if OS_CRITICAL_METHOD == 3u                        /* Allocate storage for CPU status register        */
    OS_CPU_SR    cpu_sr = 0u;
 8008b04:	2300      	movs	r3, #0
 8008b06:	60fb      	str	r3, [r7, #12]
        *perr = OS_ERR_ILLEGAL_CREATE_RUN_TIME;
        return ((OS_FLAG_GRP *)0);
    }
#endif

    if (OSIntNesting > 0u) {                        /* See if called from ISR ...                      */
 8008b08:	4b1a      	ldr	r3, [pc, #104]	@ (8008b74 <OSFlagCreate+0x7c>)
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d004      	beq.n	8008b1a <OSFlagCreate+0x22>
        *perr = OS_ERR_CREATE_ISR;                  /* ... can't CREATE from an ISR                    */
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	2210      	movs	r2, #16
 8008b14:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAG_GRP *)0);
 8008b16:	2300      	movs	r3, #0
 8008b18:	e028      	b.n	8008b6c <OSFlagCreate+0x74>
    }
    OS_ENTER_CRITICAL();
 8008b1a:	2040      	movs	r0, #64	@ 0x40
 8008b1c:	f7f7 fb67 	bl	80001ee <OS_CPU_SR_Save>
 8008b20:	60f8      	str	r0, [r7, #12]
    pgrp = OSFlagFreeList;                          /* Get next free event flag                        */
 8008b22:	4b15      	ldr	r3, [pc, #84]	@ (8008b78 <OSFlagCreate+0x80>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	60bb      	str	r3, [r7, #8]
    if (pgrp != (OS_FLAG_GRP *)0) {                 /* See if we have event flag groups available      */
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d017      	beq.n	8008b5e <OSFlagCreate+0x66>
                                                    /* Adjust free list                                */
        OSFlagFreeList       = (OS_FLAG_GRP *)OSFlagFreeList->OSFlagWaitList;
 8008b2e:	4b12      	ldr	r3, [pc, #72]	@ (8008b78 <OSFlagCreate+0x80>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	4a10      	ldr	r2, [pc, #64]	@ (8008b78 <OSFlagCreate+0x80>)
 8008b36:	6013      	str	r3, [r2, #0]
        pgrp->OSFlagType     = OS_EVENT_TYPE_FLAG;  /* Set to event flag group type                    */
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	2205      	movs	r2, #5
 8008b3c:	701a      	strb	r2, [r3, #0]
        pgrp->OSFlagFlags    = flags;               /* Set to desired initial value                    */
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	88fa      	ldrh	r2, [r7, #6]
 8008b42:	811a      	strh	r2, [r3, #8]
        pgrp->OSFlagWaitList = (void *)0;           /* Clear list of tasks waiting on flags            */
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	2200      	movs	r2, #0
 8008b48:	605a      	str	r2, [r3, #4]
#if OS_FLAG_NAME_EN > 0u
        pgrp->OSFlagName     = (INT8U *)(void *)"?";
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	4a0b      	ldr	r2, [pc, #44]	@ (8008b7c <OSFlagCreate+0x84>)
 8008b4e:	60da      	str	r2, [r3, #12]
#endif
        OS_TRACE_FLAG_CREATE(pgrp, pgrp->OSFlagName);
        OS_EXIT_CRITICAL();
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f7f7 fb5a 	bl	800020a <OS_CPU_SR_Restore>
        *perr                = OS_ERR_NONE;
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	701a      	strb	r2, [r3, #0]
 8008b5c:	e005      	b.n	8008b6a <OSFlagCreate+0x72>
    } else {
        OS_EXIT_CRITICAL();
 8008b5e:	68f8      	ldr	r0, [r7, #12]
 8008b60:	f7f7 fb53 	bl	800020a <OS_CPU_SR_Restore>
        *perr                = OS_ERR_FLAG_GRP_DEPLETED;
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	2272      	movs	r2, #114	@ 0x72
 8008b68:	701a      	strb	r2, [r3, #0]
    }
    return (pgrp);                                  /* Return pointer to event flag group              */
 8008b6a:	68bb      	ldr	r3, [r7, #8]
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}
 8008b74:	20006af4 	.word	0x20006af4
 8008b78:	200068e0 	.word	0x200068e0
 8008b7c:	0800d394 	.word	0x0800d394

08008b80 <OSFlagPend>:
OS_FLAGS  OSFlagPend (OS_FLAG_GRP  *pgrp,
                      OS_FLAGS      flags,
                      INT8U         wait_type,
                      INT32U        timeout,
                      INT8U        *perr)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b090      	sub	sp, #64	@ 0x40
 8008b84:	af02      	add	r7, sp, #8
 8008b86:	60f8      	str	r0, [r7, #12]
 8008b88:	607b      	str	r3, [r7, #4]
 8008b8a:	460b      	mov	r3, r1
 8008b8c:	817b      	strh	r3, [r7, #10]
 8008b8e:	4613      	mov	r3, r2
 8008b90:	727b      	strb	r3, [r7, #9]
    OS_FLAGS      flags_rdy;
    INT8U         result;
    INT8U         pend_stat;
    BOOLEAN       consume;
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register */
    OS_CPU_SR     cpu_sr = 0u;
 8008b92:	2300      	movs	r3, #0
 8008b94:	633b      	str	r3, [r7, #48]	@ 0x30
        return ((OS_FLAGS)0);
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (pgrp == (OS_FLAG_GRP *)0) {                        /* Validate 'pgrp'                          */
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d104      	bne.n	8008ba6 <OSFlagPend+0x26>
        *perr = OS_ERR_FLAG_INVALID_PGRP;
 8008b9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b9e:	226e      	movs	r2, #110	@ 0x6e
 8008ba0:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAGS)0);
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	e176      	b.n	8008e94 <OSFlagPend+0x314>
    }
#endif

    OS_TRACE_FLAG_PEND_ENTER(pgrp, flags, timeout, wait_type);

    if (OSIntNesting > 0u) {                               /* See if called from ISR ...               */
 8008ba6:	4b9f      	ldr	r3, [pc, #636]	@ (8008e24 <OSFlagPend+0x2a4>)
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d004      	beq.n	8008bb8 <OSFlagPend+0x38>
        *perr = OS_ERR_PEND_ISR;                           /* ... can't PEND from an ISR               */
 8008bae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bb0:	2202      	movs	r2, #2
 8008bb2:	701a      	strb	r2, [r3, #0]
        OS_TRACE_FLAG_PEND_EXIT(*perr);
        return ((OS_FLAGS)0);
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	e16d      	b.n	8008e94 <OSFlagPend+0x314>
    }
    if (OSLockNesting > 0u) {                              /* See if called with scheduler locked ...  */
 8008bb8:	4b9b      	ldr	r3, [pc, #620]	@ (8008e28 <OSFlagPend+0x2a8>)
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d004      	beq.n	8008bca <OSFlagPend+0x4a>
        *perr = OS_ERR_PEND_LOCKED;                        /* ... can't PEND when locked               */
 8008bc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bc2:	220d      	movs	r2, #13
 8008bc4:	701a      	strb	r2, [r3, #0]
        OS_TRACE_FLAG_PEND_EXIT(*perr);
        return ((OS_FLAGS)0);
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	e164      	b.n	8008e94 <OSFlagPend+0x314>
    }
    if (pgrp->OSFlagType != OS_EVENT_TYPE_FLAG) {          /* Validate event block type                */
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	2b05      	cmp	r3, #5
 8008bd0:	d004      	beq.n	8008bdc <OSFlagPend+0x5c>
        *perr = OS_ERR_EVENT_TYPE;
 8008bd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	701a      	strb	r2, [r3, #0]
        OS_TRACE_FLAG_PEND_EXIT(*perr);
        return ((OS_FLAGS)0);
 8008bd8:	2300      	movs	r3, #0
 8008bda:	e15b      	b.n	8008e94 <OSFlagPend+0x314>
    }
    result = (INT8U)(wait_type & OS_FLAG_CONSUME);
 8008bdc:	7a7b      	ldrb	r3, [r7, #9]
 8008bde:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008be2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (result != (INT8U)0) {                              /* See if we need to consume the flags      */
 8008be6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d007      	beq.n	8008bfe <OSFlagPend+0x7e>
        wait_type &= (INT8U)~(INT8U)OS_FLAG_CONSUME;
 8008bee:	7a7b      	ldrb	r3, [r7, #9]
 8008bf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bf4:	727b      	strb	r3, [r7, #9]
        consume    = OS_TRUE;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8008bfc:	e002      	b.n	8008c04 <OSFlagPend+0x84>
    } else {
        consume    = OS_FALSE;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    OS_ENTER_CRITICAL();
 8008c04:	2040      	movs	r0, #64	@ 0x40
 8008c06:	f7f7 faf2 	bl	80001ee <OS_CPU_SR_Save>
 8008c0a:	6338      	str	r0, [r7, #48]	@ 0x30
    switch (wait_type) {
 8008c0c:	7a7b      	ldrb	r3, [r7, #9]
 8008c0e:	2b03      	cmp	r3, #3
 8008c10:	f200 80ca 	bhi.w	8008da8 <OSFlagPend+0x228>
 8008c14:	a201      	add	r2, pc, #4	@ (adr r2, 8008c1c <OSFlagPend+0x9c>)
 8008c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c1a:	bf00      	nop
 8008c1c:	08008ceb 	.word	0x08008ceb
 8008c20:	08008d4b 	.word	0x08008d4b
 8008c24:	08008c2d 	.word	0x08008c2d
 8008c28:	08008c8d 	.word	0x08008c8d
        case OS_FLAG_WAIT_SET_ALL:                         /* See if all required flags are set        */
             flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & flags);   /* Extract only the bits we want     */
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	891a      	ldrh	r2, [r3, #8]
 8008c30:	897b      	ldrh	r3, [r7, #10]
 8008c32:	4013      	ands	r3, r2
 8008c34:	85bb      	strh	r3, [r7, #44]	@ 0x2c
             if (flags_rdy == flags) {                     /* Must match ALL the bits that we want     */
 8008c36:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008c38:	897b      	ldrh	r3, [r7, #10]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d118      	bne.n	8008c70 <OSFlagPend+0xf0>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
 8008c3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	d108      	bne.n	8008c58 <OSFlagPend+0xd8>
                     pgrp->OSFlagFlags &= (OS_FLAGS)~flags_rdy;   /* Clear ONLY the flags we wanted    */
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	891a      	ldrh	r2, [r3, #8]
 8008c4a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008c4c:	43db      	mvns	r3, r3
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	4013      	ands	r3, r2
 8008c52:	b29a      	uxth	r2, r3
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	811a      	strh	r2, [r3, #8]
                 }
                 OSTCBCur->OSTCBFlagsRdy = flags_rdy;      /* Save flags that were ready               */
 8008c58:	4b74      	ldr	r3, [pc, #464]	@ (8008e2c <OSFlagPend+0x2ac>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008c5e:	861a      	strh	r2, [r3, #48]	@ 0x30
                 OS_EXIT_CRITICAL();                       /* Yes, condition met, return to caller     */
 8008c60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008c62:	f7f7 fad2 	bl	800020a <OS_CPU_SR_Restore>
                 *perr                   = OS_ERR_NONE;
 8008c66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c68:	2200      	movs	r2, #0
 8008c6a:	701a      	strb	r2, [r3, #0]
                 OS_TRACE_FLAG_PEND_EXIT(*perr);
                 return (flags_rdy);
 8008c6c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008c6e:	e111      	b.n	8008e94 <OSFlagPend+0x314>
             } else {                                      /* Block task until events occur or timeout */
                 OS_FlagBlock(pgrp, &node, flags, wait_type, timeout);
 8008c70:	7a78      	ldrb	r0, [r7, #9]
 8008c72:	897a      	ldrh	r2, [r7, #10]
 8008c74:	f107 0114 	add.w	r1, r7, #20
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	9300      	str	r3, [sp, #0]
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	68f8      	ldr	r0, [r7, #12]
 8008c80:	f000 f9fe 	bl	8009080 <OS_FlagBlock>
                 OS_EXIT_CRITICAL();
 8008c84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008c86:	f7f7 fac0 	bl	800020a <OS_CPU_SR_Restore>
             }
             break;
 8008c8a:	e097      	b.n	8008dbc <OSFlagPend+0x23c>

        case OS_FLAG_WAIT_SET_ANY:
             flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & flags);    /* Extract only the bits we want    */
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	891a      	ldrh	r2, [r3, #8]
 8008c90:	897b      	ldrh	r3, [r7, #10]
 8008c92:	4013      	ands	r3, r2
 8008c94:	85bb      	strh	r3, [r7, #44]	@ 0x2c
             if (flags_rdy != (OS_FLAGS)0) {               /* See if any flag set                      */
 8008c96:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d018      	beq.n	8008cce <OSFlagPend+0x14e>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
 8008c9c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d108      	bne.n	8008cb6 <OSFlagPend+0x136>
                     pgrp->OSFlagFlags &= (OS_FLAGS)~flags_rdy;    /* Clear ONLY the flags that we got */
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	891a      	ldrh	r2, [r3, #8]
 8008ca8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008caa:	43db      	mvns	r3, r3
 8008cac:	b29b      	uxth	r3, r3
 8008cae:	4013      	ands	r3, r2
 8008cb0:	b29a      	uxth	r2, r3
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	811a      	strh	r2, [r3, #8]
                 }
                 OSTCBCur->OSTCBFlagsRdy = flags_rdy;      /* Save flags that were ready               */
 8008cb6:	4b5d      	ldr	r3, [pc, #372]	@ (8008e2c <OSFlagPend+0x2ac>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008cbc:	861a      	strh	r2, [r3, #48]	@ 0x30
                 OS_EXIT_CRITICAL();                       /* Yes, condition met, return to caller     */
 8008cbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cc0:	f7f7 faa3 	bl	800020a <OS_CPU_SR_Restore>
                 *perr                   = OS_ERR_NONE;
 8008cc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	701a      	strb	r2, [r3, #0]
                 OS_TRACE_FLAG_PEND_EXIT(*perr);
                 return (flags_rdy);
 8008cca:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008ccc:	e0e2      	b.n	8008e94 <OSFlagPend+0x314>
             } else {                                      /* Block task until events occur or timeout */
                 OS_FlagBlock(pgrp, &node, flags, wait_type, timeout);
 8008cce:	7a78      	ldrb	r0, [r7, #9]
 8008cd0:	897a      	ldrh	r2, [r7, #10]
 8008cd2:	f107 0114 	add.w	r1, r7, #20
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	9300      	str	r3, [sp, #0]
 8008cda:	4603      	mov	r3, r0
 8008cdc:	68f8      	ldr	r0, [r7, #12]
 8008cde:	f000 f9cf 	bl	8009080 <OS_FlagBlock>
                 OS_EXIT_CRITICAL();
 8008ce2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ce4:	f7f7 fa91 	bl	800020a <OS_CPU_SR_Restore>
             }
             break;
 8008ce8:	e068      	b.n	8008dbc <OSFlagPend+0x23c>

#if OS_FLAG_WAIT_CLR_EN > 0u
        case OS_FLAG_WAIT_CLR_ALL:                         /* See if all required flags are cleared    */
             flags_rdy = (OS_FLAGS)~pgrp->OSFlagFlags & flags;    /* Extract only the bits we want     */
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	891b      	ldrh	r3, [r3, #8]
 8008cee:	43db      	mvns	r3, r3
 8008cf0:	b29a      	uxth	r2, r3
 8008cf2:	897b      	ldrh	r3, [r7, #10]
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
             if (flags_rdy == flags) {                     /* Must match ALL the bits that we want     */
 8008cf8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008cfa:	897b      	ldrh	r3, [r7, #10]
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d116      	bne.n	8008d2e <OSFlagPend+0x1ae>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
 8008d00:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d106      	bne.n	8008d16 <OSFlagPend+0x196>
                     pgrp->OSFlagFlags |= flags_rdy;       /* Set ONLY the flags that we wanted        */
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	891a      	ldrh	r2, [r3, #8]
 8008d0c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	b29a      	uxth	r2, r3
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	811a      	strh	r2, [r3, #8]
                 }
                 OSTCBCur->OSTCBFlagsRdy = flags_rdy;      /* Save flags that were ready               */
 8008d16:	4b45      	ldr	r3, [pc, #276]	@ (8008e2c <OSFlagPend+0x2ac>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008d1c:	861a      	strh	r2, [r3, #48]	@ 0x30
                 OS_EXIT_CRITICAL();                       /* Yes, condition met, return to caller     */
 8008d1e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d20:	f7f7 fa73 	bl	800020a <OS_CPU_SR_Restore>
                 *perr                   = OS_ERR_NONE;
 8008d24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d26:	2200      	movs	r2, #0
 8008d28:	701a      	strb	r2, [r3, #0]
                 OS_TRACE_FLAG_PEND_EXIT(*perr);
                 return (flags_rdy);
 8008d2a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008d2c:	e0b2      	b.n	8008e94 <OSFlagPend+0x314>
             } else {                                      /* Block task until events occur or timeout */
                 OS_FlagBlock(pgrp, &node, flags, wait_type, timeout);
 8008d2e:	7a78      	ldrb	r0, [r7, #9]
 8008d30:	897a      	ldrh	r2, [r7, #10]
 8008d32:	f107 0114 	add.w	r1, r7, #20
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	9300      	str	r3, [sp, #0]
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	68f8      	ldr	r0, [r7, #12]
 8008d3e:	f000 f99f 	bl	8009080 <OS_FlagBlock>
                 OS_EXIT_CRITICAL();
 8008d42:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d44:	f7f7 fa61 	bl	800020a <OS_CPU_SR_Restore>
             }
             break;
 8008d48:	e038      	b.n	8008dbc <OSFlagPend+0x23c>

        case OS_FLAG_WAIT_CLR_ANY:
             flags_rdy = (OS_FLAGS)~pgrp->OSFlagFlags & flags;   /* Extract only the bits we want      */
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	891b      	ldrh	r3, [r3, #8]
 8008d4e:	43db      	mvns	r3, r3
 8008d50:	b29a      	uxth	r2, r3
 8008d52:	897b      	ldrh	r3, [r7, #10]
 8008d54:	4013      	ands	r3, r2
 8008d56:	85bb      	strh	r3, [r7, #44]	@ 0x2c
             if (flags_rdy != (OS_FLAGS)0) {               /* See if any flag cleared                  */
 8008d58:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d016      	beq.n	8008d8c <OSFlagPend+0x20c>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
 8008d5e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d106      	bne.n	8008d74 <OSFlagPend+0x1f4>
                     pgrp->OSFlagFlags |= flags_rdy;       /* Set ONLY the flags that we got           */
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	891a      	ldrh	r2, [r3, #8]
 8008d6a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	b29a      	uxth	r2, r3
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	811a      	strh	r2, [r3, #8]
                 }
                 OSTCBCur->OSTCBFlagsRdy = flags_rdy;      /* Save flags that were ready               */
 8008d74:	4b2d      	ldr	r3, [pc, #180]	@ (8008e2c <OSFlagPend+0x2ac>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008d7a:	861a      	strh	r2, [r3, #48]	@ 0x30
                 OS_EXIT_CRITICAL();                       /* Yes, condition met, return to caller     */
 8008d7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d7e:	f7f7 fa44 	bl	800020a <OS_CPU_SR_Restore>
                 *perr                   = OS_ERR_NONE;
 8008d82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d84:	2200      	movs	r2, #0
 8008d86:	701a      	strb	r2, [r3, #0]
                 OS_TRACE_FLAG_PEND_EXIT(*perr);
                 return (flags_rdy);
 8008d88:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008d8a:	e083      	b.n	8008e94 <OSFlagPend+0x314>
             } else {                                      /* Block task until events occur or timeout */
                 OS_FlagBlock(pgrp, &node, flags, wait_type, timeout);
 8008d8c:	7a78      	ldrb	r0, [r7, #9]
 8008d8e:	897a      	ldrh	r2, [r7, #10]
 8008d90:	f107 0114 	add.w	r1, r7, #20
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	9300      	str	r3, [sp, #0]
 8008d98:	4603      	mov	r3, r0
 8008d9a:	68f8      	ldr	r0, [r7, #12]
 8008d9c:	f000 f970 	bl	8009080 <OS_FlagBlock>
                 OS_EXIT_CRITICAL();
 8008da0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008da2:	f7f7 fa32 	bl	800020a <OS_CPU_SR_Restore>
             }
             break;
 8008da6:	e009      	b.n	8008dbc <OSFlagPend+0x23c>
#endif

        default:
             OS_EXIT_CRITICAL();
 8008da8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008daa:	f7f7 fa2e 	bl	800020a <OS_CPU_SR_Restore>
             flags_rdy = (OS_FLAGS)0;
 8008dae:	2300      	movs	r3, #0
 8008db0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
             *perr      = OS_ERR_FLAG_WAIT_TYPE;
 8008db2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008db4:	226f      	movs	r2, #111	@ 0x6f
 8008db6:	701a      	strb	r2, [r3, #0]
             OS_TRACE_FLAG_PEND_EXIT(*perr);
             return (flags_rdy);
 8008db8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008dba:	e06b      	b.n	8008e94 <OSFlagPend+0x314>
    }

    OS_Sched();                                            /* Find next HPT ready to run               */
 8008dbc:	f7ff fc7c 	bl	80086b8 <OS_Sched>
    OS_ENTER_CRITICAL();
 8008dc0:	2040      	movs	r0, #64	@ 0x40
 8008dc2:	f7f7 fa14 	bl	80001ee <OS_CPU_SR_Save>
 8008dc6:	6338      	str	r0, [r7, #48]	@ 0x30
    if (OSTCBCur->OSTCBStatPend != OS_STAT_PEND_OK) {      /* Have we timed-out or aborted?            */
 8008dc8:	4b18      	ldr	r3, [pc, #96]	@ (8008e2c <OSFlagPend+0x2ac>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d02d      	beq.n	8008e30 <OSFlagPend+0x2b0>
        pend_stat                = OSTCBCur->OSTCBStatPend;
 8008dd4:	4b15      	ldr	r3, [pc, #84]	@ (8008e2c <OSFlagPend+0x2ac>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008ddc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
 8008de0:	4b12      	ldr	r3, [pc, #72]	@ (8008e2c <OSFlagPend+0x2ac>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	2200      	movs	r2, #0
 8008de6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        OS_FlagUnlink(&node);
 8008dea:	f107 0314 	add.w	r3, r7, #20
 8008dee:	4618      	mov	r0, r3
 8008df0:	f000 fa4a 	bl	8009288 <OS_FlagUnlink>
        OSTCBCur->OSTCBStat      = OS_STAT_RDY;            /* Yes, make task ready-to-run              */
 8008df4:	4b0d      	ldr	r3, [pc, #52]	@ (8008e2c <OSFlagPend+0x2ac>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        OS_EXIT_CRITICAL();
 8008dfe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e00:	f7f7 fa03 	bl	800020a <OS_CPU_SR_Restore>
        flags_rdy                = (OS_FLAGS)0;
 8008e04:	2300      	movs	r3, #0
 8008e06:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        switch (pend_stat) {
 8008e08:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e0c:	2b02      	cmp	r3, #2
 8008e0e:	d103      	bne.n	8008e18 <OSFlagPend+0x298>
            case OS_STAT_PEND_ABORT:
                 *perr = OS_ERR_PEND_ABORT;                /* Indicate that we aborted   waiting       */
 8008e10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e12:	220e      	movs	r2, #14
 8008e14:	701a      	strb	r2, [r3, #0]
                 break;
 8008e16:	e003      	b.n	8008e20 <OSFlagPend+0x2a0>

            case OS_STAT_PEND_TO:
            default:
                 *perr = OS_ERR_TIMEOUT;                   /* Indicate that we timed-out waiting       */
 8008e18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e1a:	220a      	movs	r2, #10
 8008e1c:	701a      	strb	r2, [r3, #0]
                 break;
 8008e1e:	bf00      	nop
        }
        OS_TRACE_FLAG_PEND_EXIT(*perr);
        return (flags_rdy);
 8008e20:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008e22:	e037      	b.n	8008e94 <OSFlagPend+0x314>
 8008e24:	20006af4 	.word	0x20006af4
 8008e28:	20006af5 	.word	0x20006af5
 8008e2c:	20006d0c 	.word	0x20006d0c
    }
    flags_rdy = OSTCBCur->OSTCBFlagsRdy;
 8008e30:	4b1a      	ldr	r3, [pc, #104]	@ (8008e9c <OSFlagPend+0x31c>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8008e36:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if (consume == OS_TRUE) {                              /* See if we need to consume the flags      */
 8008e38:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	d122      	bne.n	8008e86 <OSFlagPend+0x306>
        switch (wait_type) {
 8008e40:	7a7b      	ldrb	r3, [r7, #9]
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	dc02      	bgt.n	8008e4c <OSFlagPend+0x2cc>
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	da0d      	bge.n	8008e66 <OSFlagPend+0x2e6>
 8008e4a:	e014      	b.n	8008e76 <OSFlagPend+0x2f6>
 8008e4c:	3b02      	subs	r3, #2
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d811      	bhi.n	8008e76 <OSFlagPend+0x2f6>
            case OS_FLAG_WAIT_SET_ALL:
            case OS_FLAG_WAIT_SET_ANY:                     /* Clear ONLY the flags we got              */
                 pgrp->OSFlagFlags &= (OS_FLAGS)~flags_rdy;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	891a      	ldrh	r2, [r3, #8]
 8008e56:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008e58:	43db      	mvns	r3, r3
 8008e5a:	b29b      	uxth	r3, r3
 8008e5c:	4013      	ands	r3, r2
 8008e5e:	b29a      	uxth	r2, r3
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	811a      	strh	r2, [r3, #8]
                 break;
 8008e64:	e00f      	b.n	8008e86 <OSFlagPend+0x306>

#if OS_FLAG_WAIT_CLR_EN > 0u
            case OS_FLAG_WAIT_CLR_ALL:
            case OS_FLAG_WAIT_CLR_ANY:                     /* Set   ONLY the flags we got              */
                 pgrp->OSFlagFlags |=  flags_rdy;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	891a      	ldrh	r2, [r3, #8]
 8008e6a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	b29a      	uxth	r2, r3
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	811a      	strh	r2, [r3, #8]
                 break;
 8008e74:	e007      	b.n	8008e86 <OSFlagPend+0x306>
#endif
            default:
                 OS_EXIT_CRITICAL();
 8008e76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e78:	f7f7 f9c7 	bl	800020a <OS_CPU_SR_Restore>
                 *perr = OS_ERR_FLAG_WAIT_TYPE;
 8008e7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e7e:	226f      	movs	r2, #111	@ 0x6f
 8008e80:	701a      	strb	r2, [r3, #0]
                 OS_TRACE_FLAG_PEND_EXIT(*perr);
                 return ((OS_FLAGS)0);
 8008e82:	2300      	movs	r3, #0
 8008e84:	e006      	b.n	8008e94 <OSFlagPend+0x314>
        }
    }
    OS_EXIT_CRITICAL();
 8008e86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e88:	f7f7 f9bf 	bl	800020a <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;                                   /* Event(s) must have occurred              */
 8008e8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e8e:	2200      	movs	r2, #0
 8008e90:	701a      	strb	r2, [r3, #0]
    OS_TRACE_FLAG_PEND_EXIT(*perr);
    return (flags_rdy);
 8008e92:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3738      	adds	r7, #56	@ 0x38
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	20006d0c 	.word	0x20006d0c

08008ea0 <OSFlagPost>:
*/
OS_FLAGS  OSFlagPost (OS_FLAG_GRP  *pgrp,
                      OS_FLAGS      flags,
                      INT8U         opt,
                      INT8U        *perr)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b08a      	sub	sp, #40	@ 0x28
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	60f8      	str	r0, [r7, #12]
 8008ea8:	607b      	str	r3, [r7, #4]
 8008eaa:	460b      	mov	r3, r1
 8008eac:	817b      	strh	r3, [r7, #10]
 8008eae:	4613      	mov	r3, r2
 8008eb0:	727b      	strb	r3, [r7, #9]
    BOOLEAN       sched;
    OS_FLAGS      flags_cur;
    OS_FLAGS      flags_rdy;
    BOOLEAN       rdy;
#if OS_CRITICAL_METHOD == 3u                         /* Allocate storage for CPU status register       */
    OS_CPU_SR     cpu_sr = 0u;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	61fb      	str	r3, [r7, #28]
        return ((OS_FLAGS)0);
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (pgrp == (OS_FLAG_GRP *)0) {                  /* Validate 'pgrp'                                */
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d104      	bne.n	8008ec6 <OSFlagPost+0x26>
        *perr = OS_ERR_FLAG_INVALID_PGRP;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	226e      	movs	r2, #110	@ 0x6e
 8008ec0:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAGS)0);
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	e0d7      	b.n	8009076 <OSFlagPost+0x1d6>
    }
#endif

    OS_TRACE_FLAG_POST_ENTER(pgrp, flags, opt);

    if (pgrp->OSFlagType != OS_EVENT_TYPE_FLAG) {    /* Make sure we are pointing to an event flag grp */
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	2b05      	cmp	r3, #5
 8008ecc:	d004      	beq.n	8008ed8 <OSFlagPost+0x38>
        *perr = OS_ERR_EVENT_TYPE;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	701a      	strb	r2, [r3, #0]
        OS_TRACE_FLAG_POST_EXIT(*perr);
        return ((OS_FLAGS)0);
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	e0ce      	b.n	8009076 <OSFlagPost+0x1d6>
    }

    OS_ENTER_CRITICAL();
 8008ed8:	2040      	movs	r0, #64	@ 0x40
 8008eda:	f7f7 f988 	bl	80001ee <OS_CPU_SR_Save>
 8008ede:	61f8      	str	r0, [r7, #28]
    switch (opt) {
 8008ee0:	7a7b      	ldrb	r3, [r7, #9]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d002      	beq.n	8008eec <OSFlagPost+0x4c>
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d00a      	beq.n	8008f00 <OSFlagPost+0x60>
 8008eea:	e011      	b.n	8008f10 <OSFlagPost+0x70>
        case OS_FLAG_CLR:
             pgrp->OSFlagFlags &= (OS_FLAGS)~flags;  /* Clear the flags specified in the group         */
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	891a      	ldrh	r2, [r3, #8]
 8008ef0:	897b      	ldrh	r3, [r7, #10]
 8008ef2:	43db      	mvns	r3, r3
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	4013      	ands	r3, r2
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	811a      	strh	r2, [r3, #8]
             break;
 8008efe:	e00f      	b.n	8008f20 <OSFlagPost+0x80>

        case OS_FLAG_SET:
             pgrp->OSFlagFlags |=  flags;            /* Set   the flags specified in the group         */
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	891a      	ldrh	r2, [r3, #8]
 8008f04:	897b      	ldrh	r3, [r7, #10]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	811a      	strh	r2, [r3, #8]
             break;
 8008f0e:	e007      	b.n	8008f20 <OSFlagPost+0x80>

        default:
             OS_EXIT_CRITICAL();                     /* INVALID option                                 */
 8008f10:	69f8      	ldr	r0, [r7, #28]
 8008f12:	f7f7 f97a 	bl	800020a <OS_CPU_SR_Restore>
             *perr = OS_ERR_FLAG_INVALID_OPT;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2271      	movs	r2, #113	@ 0x71
 8008f1a:	701a      	strb	r2, [r3, #0]
             OS_TRACE_FLAG_POST_EXIT(*perr);
             return ((OS_FLAGS)0);
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	e0aa      	b.n	8009076 <OSFlagPost+0x1d6>
    }
    sched = OS_FALSE;                                /* Indicate that we don't need rescheduling       */
 8008f20:	2300      	movs	r3, #0
 8008f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    pnode = (OS_FLAG_NODE *)pgrp->OSFlagWaitList;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (pnode != (OS_FLAG_NODE *)0) {             /* Go through all tasks waiting on event flag(s)  */
 8008f2c:	e088      	b.n	8009040 <OSFlagPost+0x1a0>
        switch (pnode->OSFlagNodeWaitType) {
 8008f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f30:	7c9b      	ldrb	r3, [r3, #18]
 8008f32:	2b03      	cmp	r3, #3
 8008f34:	d872      	bhi.n	800901c <OSFlagPost+0x17c>
 8008f36:	a201      	add	r2, pc, #4	@ (adr r2, 8008f3c <OSFlagPost+0x9c>)
 8008f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f3c:	08008fb1 	.word	0x08008fb1
 8008f40:	08008fe9 	.word	0x08008fe9
 8008f44:	08008f4d 	.word	0x08008f4d
 8008f48:	08008f81 	.word	0x08008f81
            case OS_FLAG_WAIT_SET_ALL:               /* See if all req. flags are set for current node */
                 flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & pnode->OSFlagNodeFlags);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	891a      	ldrh	r2, [r3, #8]
 8008f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f52:	8a1b      	ldrh	r3, [r3, #16]
 8008f54:	4013      	ands	r3, r2
 8008f56:	833b      	strh	r3, [r7, #24]
                 if (flags_rdy == pnode->OSFlagNodeFlags) {   /* Make task RTR, event(s) Rx'd          */
 8008f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f5a:	8a1b      	ldrh	r3, [r3, #16]
 8008f5c:	8b3a      	ldrh	r2, [r7, #24]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d164      	bne.n	800902c <OSFlagPost+0x18c>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy, OS_STAT_PEND_OK);
 8008f62:	8b3b      	ldrh	r3, [r7, #24]
 8008f64:	2200      	movs	r2, #0
 8008f66:	4619      	mov	r1, r3
 8008f68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008f6a:	f000 f93f 	bl	80091ec <OS_FlagTaskRdy>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	75fb      	strb	r3, [r7, #23]
                     if (rdy == OS_TRUE) {
 8008f72:	7dfb      	ldrb	r3, [r7, #23]
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d159      	bne.n	800902c <OSFlagPost+0x18c>
                         sched = OS_TRUE;                     /* When done we will reschedule          */
 8008f78:	2301      	movs	r3, #1
 8008f7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                     }
                 }
                 break;
 8008f7e:	e055      	b.n	800902c <OSFlagPost+0x18c>

            case OS_FLAG_WAIT_SET_ANY:               /* See if any flag set                            */
                 flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & pnode->OSFlagNodeFlags);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	891a      	ldrh	r2, [r3, #8]
 8008f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f86:	8a1b      	ldrh	r3, [r3, #16]
 8008f88:	4013      	ands	r3, r2
 8008f8a:	833b      	strh	r3, [r7, #24]
                 if (flags_rdy != (OS_FLAGS)0) {              /* Make task RTR, event(s) Rx'd          */
 8008f8c:	8b3b      	ldrh	r3, [r7, #24]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d04e      	beq.n	8009030 <OSFlagPost+0x190>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy, OS_STAT_PEND_OK);
 8008f92:	8b3b      	ldrh	r3, [r7, #24]
 8008f94:	2200      	movs	r2, #0
 8008f96:	4619      	mov	r1, r3
 8008f98:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008f9a:	f000 f927 	bl	80091ec <OS_FlagTaskRdy>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	75fb      	strb	r3, [r7, #23]
                     if (rdy == OS_TRUE) {
 8008fa2:	7dfb      	ldrb	r3, [r7, #23]
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d143      	bne.n	8009030 <OSFlagPost+0x190>
                         sched = OS_TRUE;                     /* When done we will reschedule          */
 8008fa8:	2301      	movs	r3, #1
 8008faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                     }
                 }
                 break;
 8008fae:	e03f      	b.n	8009030 <OSFlagPost+0x190>

#if OS_FLAG_WAIT_CLR_EN > 0u
            case OS_FLAG_WAIT_CLR_ALL:               /* See if all req. flags are set for current node */
                 flags_rdy = (OS_FLAGS)~pgrp->OSFlagFlags & pnode->OSFlagNodeFlags;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	891b      	ldrh	r3, [r3, #8]
 8008fb4:	43db      	mvns	r3, r3
 8008fb6:	b29a      	uxth	r2, r3
 8008fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fba:	8a1b      	ldrh	r3, [r3, #16]
 8008fbc:	4013      	ands	r3, r2
 8008fbe:	833b      	strh	r3, [r7, #24]
                 if (flags_rdy == pnode->OSFlagNodeFlags) {   /* Make task RTR, event(s) Rx'd          */
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	8a1b      	ldrh	r3, [r3, #16]
 8008fc4:	8b3a      	ldrh	r2, [r7, #24]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d134      	bne.n	8009034 <OSFlagPost+0x194>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy, OS_STAT_PEND_OK);
 8008fca:	8b3b      	ldrh	r3, [r7, #24]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	4619      	mov	r1, r3
 8008fd0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008fd2:	f000 f90b 	bl	80091ec <OS_FlagTaskRdy>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	75fb      	strb	r3, [r7, #23]
                     if (rdy == OS_TRUE) {
 8008fda:	7dfb      	ldrb	r3, [r7, #23]
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	d129      	bne.n	8009034 <OSFlagPost+0x194>
                         sched = OS_TRUE;                     /* When done we will reschedule          */
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                     }
                 }
                 break;
 8008fe6:	e025      	b.n	8009034 <OSFlagPost+0x194>

            case OS_FLAG_WAIT_CLR_ANY:               /* See if any flag set                            */
                 flags_rdy = (OS_FLAGS)~pgrp->OSFlagFlags & pnode->OSFlagNodeFlags;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	891b      	ldrh	r3, [r3, #8]
 8008fec:	43db      	mvns	r3, r3
 8008fee:	b29a      	uxth	r2, r3
 8008ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff2:	8a1b      	ldrh	r3, [r3, #16]
 8008ff4:	4013      	ands	r3, r2
 8008ff6:	833b      	strh	r3, [r7, #24]
                 if (flags_rdy != (OS_FLAGS)0) {              /* Make task RTR, event(s) Rx'd          */
 8008ff8:	8b3b      	ldrh	r3, [r7, #24]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d01c      	beq.n	8009038 <OSFlagPost+0x198>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy, OS_STAT_PEND_OK);
 8008ffe:	8b3b      	ldrh	r3, [r7, #24]
 8009000:	2200      	movs	r2, #0
 8009002:	4619      	mov	r1, r3
 8009004:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009006:	f000 f8f1 	bl	80091ec <OS_FlagTaskRdy>
 800900a:	4603      	mov	r3, r0
 800900c:	75fb      	strb	r3, [r7, #23]
                     if (rdy == OS_TRUE) {
 800900e:	7dfb      	ldrb	r3, [r7, #23]
 8009010:	2b01      	cmp	r3, #1
 8009012:	d111      	bne.n	8009038 <OSFlagPost+0x198>
                         sched = OS_TRUE;                     /* When done we will reschedule          */
 8009014:	2301      	movs	r3, #1
 8009016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                     }
                 }
                 break;
 800901a:	e00d      	b.n	8009038 <OSFlagPost+0x198>
#endif
            default:
                 OS_EXIT_CRITICAL();
 800901c:	69f8      	ldr	r0, [r7, #28]
 800901e:	f7f7 f8f4 	bl	800020a <OS_CPU_SR_Restore>
                 *perr = OS_ERR_FLAG_WAIT_TYPE;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	226f      	movs	r2, #111	@ 0x6f
 8009026:	701a      	strb	r2, [r3, #0]
                 OS_TRACE_FLAG_POST_EXIT(*perr);
                 return ((OS_FLAGS)0);
 8009028:	2300      	movs	r3, #0
 800902a:	e024      	b.n	8009076 <OSFlagPost+0x1d6>
                 break;
 800902c:	bf00      	nop
 800902e:	e004      	b.n	800903a <OSFlagPost+0x19a>
                 break;
 8009030:	bf00      	nop
 8009032:	e002      	b.n	800903a <OSFlagPost+0x19a>
                 break;
 8009034:	bf00      	nop
 8009036:	e000      	b.n	800903a <OSFlagPost+0x19a>
                 break;
 8009038:	bf00      	nop
        }
        pnode = (OS_FLAG_NODE *)pnode->OSFlagNodeNext; /* Point to next task waiting for event flag(s) */
 800903a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (pnode != (OS_FLAG_NODE *)0) {             /* Go through all tasks waiting on event flag(s)  */
 8009040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009042:	2b00      	cmp	r3, #0
 8009044:	f47f af73 	bne.w	8008f2e <OSFlagPost+0x8e>
    }
    OS_EXIT_CRITICAL();
 8009048:	69f8      	ldr	r0, [r7, #28]
 800904a:	f7f7 f8de 	bl	800020a <OS_CPU_SR_Restore>
    if (sched == OS_TRUE) {
 800904e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009052:	2b01      	cmp	r3, #1
 8009054:	d101      	bne.n	800905a <OSFlagPost+0x1ba>
        OS_Sched();
 8009056:	f7ff fb2f 	bl	80086b8 <OS_Sched>
    }
    OS_ENTER_CRITICAL();
 800905a:	2040      	movs	r0, #64	@ 0x40
 800905c:	f7f7 f8c7 	bl	80001ee <OS_CPU_SR_Save>
 8009060:	61f8      	str	r0, [r7, #28]
    flags_cur = pgrp->OSFlagFlags;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	891b      	ldrh	r3, [r3, #8]
 8009066:	837b      	strh	r3, [r7, #26]
    OS_EXIT_CRITICAL();
 8009068:	69f8      	ldr	r0, [r7, #28]
 800906a:	f7f7 f8ce 	bl	800020a <OS_CPU_SR_Restore>
    *perr     = OS_ERR_NONE;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	701a      	strb	r2, [r3, #0]
    OS_TRACE_FLAG_POST_EXIT(*perr);

    return (flags_cur);
 8009074:	8b7b      	ldrh	r3, [r7, #26]
}
 8009076:	4618      	mov	r0, r3
 8009078:	3728      	adds	r7, #40	@ 0x28
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}
 800907e:	bf00      	nop

08009080 <OS_FlagBlock>:
static  void  OS_FlagBlock (OS_FLAG_GRP  *pgrp,
                            OS_FLAG_NODE *pnode,
                            OS_FLAGS      flags,
                            INT8U         wait_type,
                            INT32U        timeout)
{
 8009080:	b480      	push	{r7}
 8009082:	b087      	sub	sp, #28
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	4611      	mov	r1, r2
 800908c:	461a      	mov	r2, r3
 800908e:	460b      	mov	r3, r1
 8009090:	80fb      	strh	r3, [r7, #6]
 8009092:	4613      	mov	r3, r2
 8009094:	717b      	strb	r3, [r7, #5]
    OS_FLAG_NODE  *pnode_next;
    INT8U          y;


    OSTCBCur->OSTCBStat      |= OS_STAT_FLAG;
 8009096:	4b31      	ldr	r3, [pc, #196]	@ (800915c <OS_FlagBlock+0xdc>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 800909e:	4b2f      	ldr	r3, [pc, #188]	@ (800915c <OS_FlagBlock+0xdc>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f042 0220 	orr.w	r2, r2, #32
 80090a6:	b2d2      	uxtb	r2, r2
 80090a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    OSTCBCur->OSTCBStatPend   = OS_STAT_PEND_OK;
 80090ac:	4b2b      	ldr	r3, [pc, #172]	@ (800915c <OS_FlagBlock+0xdc>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2200      	movs	r2, #0
 80090b2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    OSTCBCur->OSTCBDly        = timeout;              /* Store timeout in task's TCB                   */
 80090b6:	4b29      	ldr	r3, [pc, #164]	@ (800915c <OS_FlagBlock+0xdc>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	6a3a      	ldr	r2, [r7, #32]
 80090bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if OS_TASK_DEL_EN > 0u
    OSTCBCur->OSTCBFlagNode   = pnode;                /* TCB to link to node                           */
 80090be:	4b27      	ldr	r3, [pc, #156]	@ (800915c <OS_FlagBlock+0xdc>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
    pnode->OSFlagNodeFlags    = flags;                /* Save the flags that we need to wait for       */
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	88fa      	ldrh	r2, [r7, #6]
 80090ca:	821a      	strh	r2, [r3, #16]
    pnode->OSFlagNodeWaitType = wait_type;            /* Save the type of wait we are doing            */
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	797a      	ldrb	r2, [r7, #5]
 80090d0:	749a      	strb	r2, [r3, #18]
    pnode->OSFlagNodeTCB      = (void *)OSTCBCur;     /* Link to task's TCB                            */
 80090d2:	4b22      	ldr	r3, [pc, #136]	@ (800915c <OS_FlagBlock+0xdc>)
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	609a      	str	r2, [r3, #8]
    pnode->OSFlagNodeNext     = pgrp->OSFlagWaitList; /* Add node at beginning of event flag wait list */
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	685a      	ldr	r2, [r3, #4]
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	601a      	str	r2, [r3, #0]
    pnode->OSFlagNodePrev     = (void *)0;
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	2200      	movs	r2, #0
 80090e6:	605a      	str	r2, [r3, #4]
    pnode->OSFlagNodeFlagGrp  = (void *)pgrp;         /* Link to Event Flag Group                      */
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	68fa      	ldr	r2, [r7, #12]
 80090ec:	60da      	str	r2, [r3, #12]
    pnode_next                = (OS_FLAG_NODE *)pgrp->OSFlagWaitList;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	617b      	str	r3, [r7, #20]
    if (pnode_next != (void *)0) {                    /* Is this the first NODE to insert?             */
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d002      	beq.n	8009100 <OS_FlagBlock+0x80>
        pnode_next->OSFlagNodePrev = pnode;           /* No, link in doubly linked list                */
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	68ba      	ldr	r2, [r7, #8]
 80090fe:	605a      	str	r2, [r3, #4]
    }
    pgrp->OSFlagWaitList = (void *)pnode;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	605a      	str	r2, [r3, #4]

    y            =  OSTCBCur->OSTCBY;                 /* Suspend current task until flag(s) received   */
 8009106:	4b15      	ldr	r3, [pc, #84]	@ (800915c <OS_FlagBlock+0xdc>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800910e:	74fb      	strb	r3, [r7, #19]
    OSRdyTbl[y] &= (OS_PRIO)~OSTCBCur->OSTCBBitX;
 8009110:	7cfb      	ldrb	r3, [r7, #19]
 8009112:	4a13      	ldr	r2, [pc, #76]	@ (8009160 <OS_FlagBlock+0xe0>)
 8009114:	5cd1      	ldrb	r1, [r2, r3]
 8009116:	4b11      	ldr	r3, [pc, #68]	@ (800915c <OS_FlagBlock+0xdc>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800911e:	43db      	mvns	r3, r3
 8009120:	b2da      	uxtb	r2, r3
 8009122:	7cfb      	ldrb	r3, [r7, #19]
 8009124:	400a      	ands	r2, r1
 8009126:	b2d1      	uxtb	r1, r2
 8009128:	4a0d      	ldr	r2, [pc, #52]	@ (8009160 <OS_FlagBlock+0xe0>)
 800912a:	54d1      	strb	r1, [r2, r3]
    OS_TRACE_TASK_SUSPENDED(OSTCBCur);
    if (OSRdyTbl[y] == 0x00u) {
 800912c:	7cfb      	ldrb	r3, [r7, #19]
 800912e:	4a0c      	ldr	r2, [pc, #48]	@ (8009160 <OS_FlagBlock+0xe0>)
 8009130:	5cd3      	ldrb	r3, [r2, r3]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d10b      	bne.n	800914e <OS_FlagBlock+0xce>
        OSRdyGrp &= (OS_PRIO)~OSTCBCur->OSTCBBitY;
 8009136:	4b09      	ldr	r3, [pc, #36]	@ (800915c <OS_FlagBlock+0xdc>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800913e:	43db      	mvns	r3, r3
 8009140:	b2da      	uxtb	r2, r3
 8009142:	4b08      	ldr	r3, [pc, #32]	@ (8009164 <OS_FlagBlock+0xe4>)
 8009144:	781b      	ldrb	r3, [r3, #0]
 8009146:	4013      	ands	r3, r2
 8009148:	b2da      	uxtb	r2, r3
 800914a:	4b06      	ldr	r3, [pc, #24]	@ (8009164 <OS_FlagBlock+0xe4>)
 800914c:	701a      	strb	r2, [r3, #0]
    }
}
 800914e:	bf00      	nop
 8009150:	371c      	adds	r7, #28
 8009152:	46bd      	mov	sp, r7
 8009154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009158:	4770      	bx	lr
 800915a:	bf00      	nop
 800915c:	20006d0c 	.word	0x20006d0c
 8009160:	20006afc 	.word	0x20006afc
 8009164:	20006af8 	.word	0x20006af8

08009168 <OS_FlagInit>:
* WARNING    : You MUST NOT call this function from your code.  This is an INTERNAL function to uC/OS-II.
*********************************************************************************************************
*/

void  OS_FlagInit (void)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b084      	sub	sp, #16
 800916c:	af00      	add	r7, sp, #0
    INT16U        ix_next;
    OS_FLAG_GRP  *pgrp1;
    OS_FLAG_GRP  *pgrp2;


    OS_MemClr((INT8U *)&OSFlagTbl[0], sizeof(OSFlagTbl));           /* Clear the flag group table      */
 800916e:	2150      	movs	r1, #80	@ 0x50
 8009170:	481b      	ldr	r0, [pc, #108]	@ (80091e0 <OS_FlagInit+0x78>)
 8009172:	f7ff fa87 	bl	8008684 <OS_MemClr>
    for (ix = 0u; ix < (OS_MAX_FLAGS - 1u); ix++) {                 /* Init. list of free EVENT FLAGS  */
 8009176:	2300      	movs	r3, #0
 8009178:	81fb      	strh	r3, [r7, #14]
 800917a:	e018      	b.n	80091ae <OS_FlagInit+0x46>
        ix_next = ix + 1u;
 800917c:	89fb      	ldrh	r3, [r7, #14]
 800917e:	3301      	adds	r3, #1
 8009180:	80fb      	strh	r3, [r7, #6]
        pgrp1 = &OSFlagTbl[ix];
 8009182:	89fb      	ldrh	r3, [r7, #14]
 8009184:	011b      	lsls	r3, r3, #4
 8009186:	4a16      	ldr	r2, [pc, #88]	@ (80091e0 <OS_FlagInit+0x78>)
 8009188:	4413      	add	r3, r2
 800918a:	60bb      	str	r3, [r7, #8]
        pgrp2 = &OSFlagTbl[ix_next];
 800918c:	88fb      	ldrh	r3, [r7, #6]
 800918e:	011b      	lsls	r3, r3, #4
 8009190:	4a13      	ldr	r2, [pc, #76]	@ (80091e0 <OS_FlagInit+0x78>)
 8009192:	4413      	add	r3, r2
 8009194:	603b      	str	r3, [r7, #0]
        pgrp1->OSFlagType     = OS_EVENT_TYPE_UNUSED;
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	2200      	movs	r2, #0
 800919a:	701a      	strb	r2, [r3, #0]
        pgrp1->OSFlagWaitList = (void *)pgrp2;
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	683a      	ldr	r2, [r7, #0]
 80091a0:	605a      	str	r2, [r3, #4]
#if OS_FLAG_NAME_EN > 0u
        pgrp1->OSFlagName     = (INT8U *)(void *)"?";               /* Unknown name                    */
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	4a0f      	ldr	r2, [pc, #60]	@ (80091e4 <OS_FlagInit+0x7c>)
 80091a6:	60da      	str	r2, [r3, #12]
    for (ix = 0u; ix < (OS_MAX_FLAGS - 1u); ix++) {                 /* Init. list of free EVENT FLAGS  */
 80091a8:	89fb      	ldrh	r3, [r7, #14]
 80091aa:	3301      	adds	r3, #1
 80091ac:	81fb      	strh	r3, [r7, #14]
 80091ae:	89fb      	ldrh	r3, [r7, #14]
 80091b0:	2b03      	cmp	r3, #3
 80091b2:	d9e3      	bls.n	800917c <OS_FlagInit+0x14>
#endif
    }
    pgrp1                 = &OSFlagTbl[ix];
 80091b4:	89fb      	ldrh	r3, [r7, #14]
 80091b6:	011b      	lsls	r3, r3, #4
 80091b8:	4a09      	ldr	r2, [pc, #36]	@ (80091e0 <OS_FlagInit+0x78>)
 80091ba:	4413      	add	r3, r2
 80091bc:	60bb      	str	r3, [r7, #8]
    pgrp1->OSFlagType     = OS_EVENT_TYPE_UNUSED;
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	2200      	movs	r2, #0
 80091c2:	701a      	strb	r2, [r3, #0]
    pgrp1->OSFlagWaitList = (void *)0;
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	2200      	movs	r2, #0
 80091c8:	605a      	str	r2, [r3, #4]
#if OS_FLAG_NAME_EN > 0u
    pgrp1->OSFlagName     = (INT8U *)(void *)"?";                   /* Unknown name                    */
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	4a05      	ldr	r2, [pc, #20]	@ (80091e4 <OS_FlagInit+0x7c>)
 80091ce:	60da      	str	r2, [r3, #12]
#endif
    OSFlagFreeList        = &OSFlagTbl[0];
 80091d0:	4b05      	ldr	r3, [pc, #20]	@ (80091e8 <OS_FlagInit+0x80>)
 80091d2:	4a03      	ldr	r2, [pc, #12]	@ (80091e0 <OS_FlagInit+0x78>)
 80091d4:	601a      	str	r2, [r3, #0]
#endif
}
 80091d6:	bf00      	nop
 80091d8:	3710      	adds	r7, #16
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	bf00      	nop
 80091e0:	20006890 	.word	0x20006890
 80091e4:	0800d394 	.word	0x0800d394
 80091e8:	200068e0 	.word	0x200068e0

080091ec <OS_FlagTaskRdy>:
*/

static  BOOLEAN  OS_FlagTaskRdy (OS_FLAG_NODE *pnode,
                                 OS_FLAGS      flags_rdy,
                                 INT8U         pend_stat)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	460b      	mov	r3, r1
 80091f6:	807b      	strh	r3, [r7, #2]
 80091f8:	4613      	mov	r3, r2
 80091fa:	707b      	strb	r3, [r7, #1]
    OS_TCB   *ptcb;
    BOOLEAN   sched;


    ptcb                 = (OS_TCB *)pnode->OSFlagNodeTCB; /* Point to TCB of waiting task             */
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	689b      	ldr	r3, [r3, #8]
 8009200:	60bb      	str	r3, [r7, #8]
    ptcb->OSTCBDly       = 0u;
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	2200      	movs	r2, #0
 8009206:	635a      	str	r2, [r3, #52]	@ 0x34
    ptcb->OSTCBFlagsRdy  = flags_rdy;
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	887a      	ldrh	r2, [r7, #2]
 800920c:	861a      	strh	r2, [r3, #48]	@ 0x30
    ptcb->OSTCBStat     &= (INT8U)~(INT8U)OS_STAT_FLAG;
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009214:	f023 0320 	bic.w	r3, r3, #32
 8009218:	b2da      	uxtb	r2, r3
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    ptcb->OSTCBStatPend  = pend_stat;
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	787a      	ldrb	r2, [r7, #1]
 8009224:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    if (ptcb->OSTCBStat == OS_STAT_RDY) {                  /* Task now ready?                          */
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800922e:	2b00      	cmp	r3, #0
 8009230:	d11b      	bne.n	800926a <OS_FlagTaskRdy+0x7e>
        OSRdyGrp               |= ptcb->OSTCBBitY;         /* Put task into ready list                 */
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8009238:	4b11      	ldr	r3, [pc, #68]	@ (8009280 <OS_FlagTaskRdy+0x94>)
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	4313      	orrs	r3, r2
 800923e:	b2da      	uxtb	r2, r3
 8009240:	4b0f      	ldr	r3, [pc, #60]	@ (8009280 <OS_FlagTaskRdy+0x94>)
 8009242:	701a      	strb	r2, [r3, #0]
        OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800924a:	461a      	mov	r2, r3
 800924c:	4b0d      	ldr	r3, [pc, #52]	@ (8009284 <OS_FlagTaskRdy+0x98>)
 800924e:	5c9a      	ldrb	r2, [r3, r2]
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009256:	68b9      	ldr	r1, [r7, #8]
 8009258:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 800925c:	4313      	orrs	r3, r2
 800925e:	b2da      	uxtb	r2, r3
 8009260:	4b08      	ldr	r3, [pc, #32]	@ (8009284 <OS_FlagTaskRdy+0x98>)
 8009262:	545a      	strb	r2, [r3, r1]
        OS_TRACE_TASK_READY(ptcb);
        sched                   = OS_TRUE;
 8009264:	2301      	movs	r3, #1
 8009266:	73fb      	strb	r3, [r7, #15]
 8009268:	e001      	b.n	800926e <OS_FlagTaskRdy+0x82>
    } else {
        sched                   = OS_FALSE;
 800926a:	2300      	movs	r3, #0
 800926c:	73fb      	strb	r3, [r7, #15]
    }
    OS_FlagUnlink(pnode);
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 f80a 	bl	8009288 <OS_FlagUnlink>
    return (sched);
 8009274:	7bfb      	ldrb	r3, [r7, #15]
}
 8009276:	4618      	mov	r0, r3
 8009278:	3710      	adds	r7, #16
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}
 800927e:	bf00      	nop
 8009280:	20006af8 	.word	0x20006af8
 8009284:	20006afc 	.word	0x20006afc

08009288 <OS_FlagUnlink>:
*              2) This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_FlagUnlink (OS_FLAG_NODE *pnode)
{
 8009288:	b480      	push	{r7}
 800928a:	b087      	sub	sp, #28
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
    OS_FLAG_GRP  *pgrp;
    OS_FLAG_NODE *pnode_prev;
    OS_FLAG_NODE *pnode_next;


    pnode_prev = (OS_FLAG_NODE *)pnode->OSFlagNodePrev;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	617b      	str	r3, [r7, #20]
    pnode_next = (OS_FLAG_NODE *)pnode->OSFlagNodeNext;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	613b      	str	r3, [r7, #16]
    if (pnode_prev == (OS_FLAG_NODE *)0) {                      /* Is it first node in wait list?      */
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d10c      	bne.n	80092bc <OS_FlagUnlink+0x34>
        pgrp                 = (OS_FLAG_GRP *)pnode->OSFlagNodeFlagGrp;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	60fb      	str	r3, [r7, #12]
        pgrp->OSFlagWaitList = (void *)pnode_next;              /*      Update list for new 1st node   */
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	693a      	ldr	r2, [r7, #16]
 80092ac:	605a      	str	r2, [r3, #4]
        if (pnode_next != (OS_FLAG_NODE *)0) {
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d00c      	beq.n	80092ce <OS_FlagUnlink+0x46>
            pnode_next->OSFlagNodePrev = (OS_FLAG_NODE *)0;     /*      Link new 1st node PREV to NULL */
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	2200      	movs	r2, #0
 80092b8:	605a      	str	r2, [r3, #4]
 80092ba:	e008      	b.n	80092ce <OS_FlagUnlink+0x46>
        }
    } else {                                                    /* No,  A node somewhere in the list   */
        pnode_prev->OSFlagNodeNext = pnode_next;                /*      Link around the node to unlink */
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	693a      	ldr	r2, [r7, #16]
 80092c0:	601a      	str	r2, [r3, #0]
        if (pnode_next != (OS_FLAG_NODE *)0) {                  /*      Was this the LAST node?        */
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d002      	beq.n	80092ce <OS_FlagUnlink+0x46>
            pnode_next->OSFlagNodePrev = pnode_prev;            /*      No, Link around current node   */
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	697a      	ldr	r2, [r7, #20]
 80092cc:	605a      	str	r2, [r3, #4]
        }
    }
#if OS_TASK_DEL_EN > 0u
    ptcb                = (OS_TCB *)pnode->OSFlagNodeTCB;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	60bb      	str	r3, [r7, #8]
    ptcb->OSTCBFlagNode = (OS_FLAG_NODE *)0;
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	2200      	movs	r2, #0
 80092d8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
}
 80092da:	bf00      	nop
 80092dc:	371c      	adds	r7, #28
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr
	...

080092e8 <OSMemCreate>:

OS_MEM  *OSMemCreate (void   *addr,
                      INT32U  nblks,
                      INT32U  blksize,
                      INT8U  *perr)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b08a      	sub	sp, #40	@ 0x28
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	60f8      	str	r0, [r7, #12]
 80092f0:	60b9      	str	r1, [r7, #8]
 80092f2:	607a      	str	r2, [r7, #4]
 80092f4:	603b      	str	r3, [r7, #0]
    INT8U     *pblk;
    void     **plink;
    INT32U     loops;
    INT32U     i;
#if OS_CRITICAL_METHOD == 3u                          /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0u;
 80092f6:	2300      	movs	r3, #0
 80092f8:	61bb      	str	r3, [r7, #24]
        return ((OS_MEM *)0);
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (addr == (void *)0) {                          /* Must pass a valid address for the memory part.*/
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d104      	bne.n	800930a <OSMemCreate+0x22>
        *perr = OS_ERR_MEM_INVALID_ADDR;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	2262      	movs	r2, #98	@ 0x62
 8009304:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 8009306:	2300      	movs	r3, #0
 8009308:	e064      	b.n	80093d4 <OSMemCreate+0xec>
    }
    if (((INT32U)addr & (sizeof(void *) - 1u)) != 0u){  /* Must be pointer size aligned                */
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f003 0303 	and.w	r3, r3, #3
 8009310:	2b00      	cmp	r3, #0
 8009312:	d004      	beq.n	800931e <OSMemCreate+0x36>
        *perr = OS_ERR_MEM_INVALID_ADDR;
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	2262      	movs	r2, #98	@ 0x62
 8009318:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 800931a:	2300      	movs	r3, #0
 800931c:	e05a      	b.n	80093d4 <OSMemCreate+0xec>
    }
    if (nblks < 2u) {                                 /* Must have at least 2 blocks per partition     */
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	2b01      	cmp	r3, #1
 8009322:	d804      	bhi.n	800932e <OSMemCreate+0x46>
        *perr = OS_ERR_MEM_INVALID_BLKS;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	225b      	movs	r2, #91	@ 0x5b
 8009328:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 800932a:	2300      	movs	r3, #0
 800932c:	e052      	b.n	80093d4 <OSMemCreate+0xec>
    }
    if (blksize < sizeof(void *)) {                   /* Must contain space for at least a pointer     */
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2b03      	cmp	r3, #3
 8009332:	d804      	bhi.n	800933e <OSMemCreate+0x56>
        *perr = OS_ERR_MEM_INVALID_SIZE;
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	225c      	movs	r2, #92	@ 0x5c
 8009338:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 800933a:	2300      	movs	r3, #0
 800933c:	e04a      	b.n	80093d4 <OSMemCreate+0xec>
    }
#endif
    OS_ENTER_CRITICAL();
 800933e:	2040      	movs	r0, #64	@ 0x40
 8009340:	f7f6 ff55 	bl	80001ee <OS_CPU_SR_Save>
 8009344:	61b8      	str	r0, [r7, #24]
    pmem = OSMemFreeList;                             /* Get next free memory partition                */
 8009346:	4b25      	ldr	r3, [pc, #148]	@ (80093dc <OSMemCreate+0xf4>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	617b      	str	r3, [r7, #20]
    if (OSMemFreeList != (OS_MEM *)0) {               /* See if pool of free partitions was empty      */
 800934c:	4b23      	ldr	r3, [pc, #140]	@ (80093dc <OSMemCreate+0xf4>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d004      	beq.n	800935e <OSMemCreate+0x76>
        OSMemFreeList = (OS_MEM *)OSMemFreeList->OSMemFreeList;
 8009354:	4b21      	ldr	r3, [pc, #132]	@ (80093dc <OSMemCreate+0xf4>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	4a20      	ldr	r2, [pc, #128]	@ (80093dc <OSMemCreate+0xf4>)
 800935c:	6013      	str	r3, [r2, #0]
    }
    OS_EXIT_CRITICAL();
 800935e:	69b8      	ldr	r0, [r7, #24]
 8009360:	f7f6 ff53 	bl	800020a <OS_CPU_SR_Restore>
    if (pmem == (OS_MEM *)0) {                        /* See if we have a memory partition             */
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d104      	bne.n	8009374 <OSMemCreate+0x8c>
        *perr = OS_ERR_MEM_INVALID_PART;
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	225a      	movs	r2, #90	@ 0x5a
 800936e:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 8009370:	2300      	movs	r3, #0
 8009372:	e02f      	b.n	80093d4 <OSMemCreate+0xec>
    }
    plink = (void **)addr;                            /* Create linked list of free memory blocks      */
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	623b      	str	r3, [r7, #32]
    pblk  = (INT8U *)addr;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	627b      	str	r3, [r7, #36]	@ 0x24
    loops  = nblks - 1u;
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	3b01      	subs	r3, #1
 8009380:	613b      	str	r3, [r7, #16]
    for (i = 0u; i < loops; i++) {
 8009382:	2300      	movs	r3, #0
 8009384:	61fb      	str	r3, [r7, #28]
 8009386:	e00b      	b.n	80093a0 <OSMemCreate+0xb8>
        pblk +=  blksize;                             /* Point to the FOLLOWING block                  */
 8009388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	4413      	add	r3, r2
 800938e:	627b      	str	r3, [r7, #36]	@ 0x24
       *plink = (void  *)pblk;                        /* Save pointer to NEXT block in CURRENT block   */
 8009390:	6a3b      	ldr	r3, [r7, #32]
 8009392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009394:	601a      	str	r2, [r3, #0]
        plink = (void **)pblk;                        /* Position to  NEXT      block                  */
 8009396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009398:	623b      	str	r3, [r7, #32]
    for (i = 0u; i < loops; i++) {
 800939a:	69fb      	ldr	r3, [r7, #28]
 800939c:	3301      	adds	r3, #1
 800939e:	61fb      	str	r3, [r7, #28]
 80093a0:	69fa      	ldr	r2, [r7, #28]
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d3ef      	bcc.n	8009388 <OSMemCreate+0xa0>
    }
    *plink              = (void *)0;                  /* Last memory block points to NULL              */
 80093a8:	6a3b      	ldr	r3, [r7, #32]
 80093aa:	2200      	movs	r2, #0
 80093ac:	601a      	str	r2, [r3, #0]
    pmem->OSMemAddr     = addr;                       /* Store start address of memory partition       */
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	601a      	str	r2, [r3, #0]
    pmem->OSMemFreeList = addr;                       /* Initialize pointer to pool of free blocks     */
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	68fa      	ldr	r2, [r7, #12]
 80093b8:	605a      	str	r2, [r3, #4]
    pmem->OSMemNFree    = nblks;                      /* Store number of free blocks in MCB            */
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	68ba      	ldr	r2, [r7, #8]
 80093be:	611a      	str	r2, [r3, #16]
    pmem->OSMemNBlks    = nblks;
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	60da      	str	r2, [r3, #12]
    pmem->OSMemBlkSize  = blksize;                    /* Store block size of each memory blocks        */
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	609a      	str	r2, [r3, #8]

    OS_TRACE_MEM_CREATE(pmem);

    *perr               = OS_ERR_NONE;
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	2200      	movs	r2, #0
 80093d0:	701a      	strb	r2, [r3, #0]
    return (pmem);
 80093d2:	697b      	ldr	r3, [r7, #20]
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3728      	adds	r7, #40	@ 0x28
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}
 80093dc:	20007608 	.word	0x20007608

080093e0 <OSMemGet>:
*********************************************************************************************************
*/

void  *OSMemGet (OS_MEM  *pmem,
                 INT8U   *perr)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
    void      *pblk;
#if OS_CRITICAL_METHOD == 3u                          /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0u;
 80093ea:	2300      	movs	r3, #0
 80093ec:	60fb      	str	r3, [r7, #12]
        return ((void *)0);
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (pmem == (OS_MEM *)0) {                        /* Must point to a valid memory partition        */
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d104      	bne.n	80093fe <OSMemGet+0x1e>
        *perr = OS_ERR_MEM_INVALID_PMEM;
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	2260      	movs	r2, #96	@ 0x60
 80093f8:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
 80093fa:	2300      	movs	r3, #0
 80093fc:	e022      	b.n	8009444 <OSMemGet+0x64>
    }
#endif

    OS_TRACE_MEM_GET_ENTER(pmem);

    OS_ENTER_CRITICAL();
 80093fe:	2040      	movs	r0, #64	@ 0x40
 8009400:	f7f6 fef5 	bl	80001ee <OS_CPU_SR_Save>
 8009404:	60f8      	str	r0, [r7, #12]
    if (pmem->OSMemNFree > 0u) {                      /* See if there are any free memory blocks       */
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	691b      	ldr	r3, [r3, #16]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d013      	beq.n	8009436 <OSMemGet+0x56>
        pblk                = pmem->OSMemFreeList;    /* Yes, point to next free memory block          */
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	60bb      	str	r3, [r7, #8]
        pmem->OSMemFreeList = *(void **)pblk;         /*      Adjust pointer to new free list          */
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	605a      	str	r2, [r3, #4]
        pmem->OSMemNFree--;                           /*      One less memory block in this partition  */
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	691b      	ldr	r3, [r3, #16]
 8009420:	1e5a      	subs	r2, r3, #1
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	611a      	str	r2, [r3, #16]
        OS_EXIT_CRITICAL();
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f7f6 feef 	bl	800020a <OS_CPU_SR_Restore>
        *perr = OS_ERR_NONE;                          /*      No error                                 */
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	2200      	movs	r2, #0
 8009430:	701a      	strb	r2, [r3, #0]
        OS_TRACE_MEM_GET_EXIT(*perr);
        return (pblk);                                /*      Return memory block to caller            */
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	e006      	b.n	8009444 <OSMemGet+0x64>
    }
    OS_EXIT_CRITICAL();
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f7f6 fee7 	bl	800020a <OS_CPU_SR_Restore>
    *perr = OS_ERR_MEM_NO_FREE_BLKS;                  /* No,  Notify caller of empty memory partition  */
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	225d      	movs	r2, #93	@ 0x5d
 8009440:	701a      	strb	r2, [r3, #0]
    OS_TRACE_MEM_GET_EXIT(*perr);
    return ((void *)0);                               /*      Return NULL pointer to caller            */
 8009442:	2300      	movs	r3, #0
}
 8009444:	4618      	mov	r0, r3
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <OSMemPut>:
*********************************************************************************************************
*/

INT8U  OSMemPut (OS_MEM  *pmem,
                 void    *pblk)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8009456:	2300      	movs	r3, #0
 8009458:	60fb      	str	r3, [r7, #12]
#endif


#if OS_ARG_CHK_EN > 0u
    if (pmem == (OS_MEM *)0) {                   /* Must point to a valid memory partition             */
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d101      	bne.n	8009464 <OSMemPut+0x18>
        return (OS_ERR_MEM_INVALID_PMEM);
 8009460:	2360      	movs	r3, #96	@ 0x60
 8009462:	e023      	b.n	80094ac <OSMemPut+0x60>
    }
    if (pblk == (void *)0) {                     /* Must release a valid block                         */
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d101      	bne.n	800946e <OSMemPut+0x22>
        return (OS_ERR_MEM_INVALID_PBLK);
 800946a:	235f      	movs	r3, #95	@ 0x5f
 800946c:	e01e      	b.n	80094ac <OSMemPut+0x60>
    }
#endif

    OS_TRACE_MEM_PUT_ENTER(pmem, pblk);

    OS_ENTER_CRITICAL();
 800946e:	2040      	movs	r0, #64	@ 0x40
 8009470:	f7f6 febd 	bl	80001ee <OS_CPU_SR_Save>
 8009474:	60f8      	str	r0, [r7, #12]
    if (pmem->OSMemNFree >= pmem->OSMemNBlks) {  /* Make sure all blocks not already returned          */
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	691a      	ldr	r2, [r3, #16]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	429a      	cmp	r2, r3
 8009480:	d304      	bcc.n	800948c <OSMemPut+0x40>
        OS_EXIT_CRITICAL();
 8009482:	68f8      	ldr	r0, [r7, #12]
 8009484:	f7f6 fec1 	bl	800020a <OS_CPU_SR_Restore>
        OS_TRACE_MEM_PUT_EXIT(OS_ERR_MEM_FULL);
        return (OS_ERR_MEM_FULL);
 8009488:	235e      	movs	r3, #94	@ 0x5e
 800948a:	e00f      	b.n	80094ac <OSMemPut+0x60>
    }
    *(void **)pblk      = pmem->OSMemFreeList;   /* Insert released block into free block list         */
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	601a      	str	r2, [r3, #0]
    pmem->OSMemFreeList = pblk;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	683a      	ldr	r2, [r7, #0]
 8009498:	605a      	str	r2, [r3, #4]
    pmem->OSMemNFree++;                          /* One more memory block in this partition            */
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	1c5a      	adds	r2, r3, #1
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	611a      	str	r2, [r3, #16]
    OS_EXIT_CRITICAL();
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f7f6 feb0 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_MEM_PUT_EXIT(OS_ERR_NONE);
    return (OS_ERR_NONE);                        /* Notify caller that memory block was released       */
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <OS_MemInit>:
* Note(s)    : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_MemInit (void)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b082      	sub	sp, #8
 80094b8:	af00      	add	r7, sp, #0
#if OS_MAX_MEM_PART >= 2u
    OS_MEM  *pmem;
    INT16U   i;


    OS_MemClr((INT8U *)&OSMemTbl[0], sizeof(OSMemTbl));   /* Clear the memory partition table          */
 80094ba:	2178      	movs	r1, #120	@ 0x78
 80094bc:	481a      	ldr	r0, [pc, #104]	@ (8009528 <OS_MemInit+0x74>)
 80094be:	f7ff f8e1 	bl	8008684 <OS_MemClr>
    for (i = 0u; i < (OS_MAX_MEM_PART - 1u); i++) {       /* Init. list of free memory partitions      */
 80094c2:	2300      	movs	r3, #0
 80094c4:	80fb      	strh	r3, [r7, #6]
 80094c6:	e017      	b.n	80094f8 <OS_MemInit+0x44>
        pmem                = &OSMemTbl[i];               /* Point to memory control block (MCB)       */
 80094c8:	88fa      	ldrh	r2, [r7, #6]
 80094ca:	4613      	mov	r3, r2
 80094cc:	005b      	lsls	r3, r3, #1
 80094ce:	4413      	add	r3, r2
 80094d0:	00db      	lsls	r3, r3, #3
 80094d2:	4a15      	ldr	r2, [pc, #84]	@ (8009528 <OS_MemInit+0x74>)
 80094d4:	4413      	add	r3, r2
 80094d6:	603b      	str	r3, [r7, #0]
        pmem->OSMemFreeList = (void *)&OSMemTbl[i + 1u];  /* Chain list of free partitions             */
 80094d8:	88fb      	ldrh	r3, [r7, #6]
 80094da:	1c5a      	adds	r2, r3, #1
 80094dc:	4613      	mov	r3, r2
 80094de:	005b      	lsls	r3, r3, #1
 80094e0:	4413      	add	r3, r2
 80094e2:	00db      	lsls	r3, r3, #3
 80094e4:	4a10      	ldr	r2, [pc, #64]	@ (8009528 <OS_MemInit+0x74>)
 80094e6:	441a      	add	r2, r3
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	605a      	str	r2, [r3, #4]
#if OS_MEM_NAME_EN > 0u
        pmem->OSMemName  = (INT8U *)(void *)"?";
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	4a0f      	ldr	r2, [pc, #60]	@ (800952c <OS_MemInit+0x78>)
 80094f0:	615a      	str	r2, [r3, #20]
    for (i = 0u; i < (OS_MAX_MEM_PART - 1u); i++) {       /* Init. list of free memory partitions      */
 80094f2:	88fb      	ldrh	r3, [r7, #6]
 80094f4:	3301      	adds	r3, #1
 80094f6:	80fb      	strh	r3, [r7, #6]
 80094f8:	88fb      	ldrh	r3, [r7, #6]
 80094fa:	2b03      	cmp	r3, #3
 80094fc:	d9e4      	bls.n	80094c8 <OS_MemInit+0x14>
#endif
    }
    pmem                = &OSMemTbl[i];
 80094fe:	88fa      	ldrh	r2, [r7, #6]
 8009500:	4613      	mov	r3, r2
 8009502:	005b      	lsls	r3, r3, #1
 8009504:	4413      	add	r3, r2
 8009506:	00db      	lsls	r3, r3, #3
 8009508:	4a07      	ldr	r2, [pc, #28]	@ (8009528 <OS_MemInit+0x74>)
 800950a:	4413      	add	r3, r2
 800950c:	603b      	str	r3, [r7, #0]
    pmem->OSMemFreeList = (void *)0;                      /* Initialize last node                      */
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	2200      	movs	r2, #0
 8009512:	605a      	str	r2, [r3, #4]
#if OS_MEM_NAME_EN > 0u
    pmem->OSMemName = (INT8U *)(void *)"?";
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	4a05      	ldr	r2, [pc, #20]	@ (800952c <OS_MemInit+0x78>)
 8009518:	615a      	str	r2, [r3, #20]
#endif

    OSMemFreeList   = &OSMemTbl[0];                       /* Point to beginning of free list           */
 800951a:	4b05      	ldr	r3, [pc, #20]	@ (8009530 <OS_MemInit+0x7c>)
 800951c:	4a02      	ldr	r2, [pc, #8]	@ (8009528 <OS_MemInit+0x74>)
 800951e:	601a      	str	r2, [r3, #0]
#endif
}
 8009520:	bf00      	nop
 8009522:	3708      	adds	r7, #8
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	2000760c 	.word	0x2000760c
 800952c:	0800d398 	.word	0x0800d398
 8009530:	20007608 	.word	0x20007608

08009534 <OSQCreate>:
*********************************************************************************************************
*/

OS_EVENT  *OSQCreate (void    **start,
                      INT16U    size)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b086      	sub	sp, #24
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	460b      	mov	r3, r1
 800953e:	807b      	strh	r3, [r7, #2]
    OS_EVENT  *pevent;
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8009540:	2300      	movs	r3, #0
 8009542:	613b      	str	r3, [r7, #16]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return ((OS_EVENT *)0);
    }
#endif

    if (OSIntNesting > 0u) {                     /* See if called from ISR ...                         */
 8009544:	4b31      	ldr	r3, [pc, #196]	@ (800960c <OSQCreate+0xd8>)
 8009546:	781b      	ldrb	r3, [r3, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d001      	beq.n	8009550 <OSQCreate+0x1c>
        return ((OS_EVENT *)0);                  /* ... can't CREATE from an ISR                       */
 800954c:	2300      	movs	r3, #0
 800954e:	e059      	b.n	8009604 <OSQCreate+0xd0>
    }
    OS_ENTER_CRITICAL();
 8009550:	2040      	movs	r0, #64	@ 0x40
 8009552:	f7f6 fe4c 	bl	80001ee <OS_CPU_SR_Save>
 8009556:	6138      	str	r0, [r7, #16]
    pevent = OSEventFreeList;                    /* Get next free event control block                  */
 8009558:	4b2d      	ldr	r3, [pc, #180]	@ (8009610 <OSQCreate+0xdc>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	617b      	str	r3, [r7, #20]
    if (OSEventFreeList != (OS_EVENT *)0) {      /* See if pool of free ECB pool was empty             */
 800955e:	4b2c      	ldr	r3, [pc, #176]	@ (8009610 <OSQCreate+0xdc>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d004      	beq.n	8009570 <OSQCreate+0x3c>
        OSEventFreeList = (OS_EVENT *)OSEventFreeList->OSEventPtr;
 8009566:	4b2a      	ldr	r3, [pc, #168]	@ (8009610 <OSQCreate+0xdc>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	4a28      	ldr	r2, [pc, #160]	@ (8009610 <OSQCreate+0xdc>)
 800956e:	6013      	str	r3, [r2, #0]
    }
    OS_EXIT_CRITICAL();
 8009570:	6938      	ldr	r0, [r7, #16]
 8009572:	f7f6 fe4a 	bl	800020a <OS_CPU_SR_Restore>
    if (pevent != (OS_EVENT *)0) {               /* See if we have an event control block              */
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d042      	beq.n	8009602 <OSQCreate+0xce>
        OS_ENTER_CRITICAL();
 800957c:	2040      	movs	r0, #64	@ 0x40
 800957e:	f7f6 fe36 	bl	80001ee <OS_CPU_SR_Save>
 8009582:	6138      	str	r0, [r7, #16]
        pq = OSQFreeList;                        /* Get a free queue control block                     */
 8009584:	4b23      	ldr	r3, [pc, #140]	@ (8009614 <OSQCreate+0xe0>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	60fb      	str	r3, [r7, #12]
        if (pq != (OS_Q *)0) {                   /* Were we able to get a queue control block ?        */
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d02c      	beq.n	80095ea <OSQCreate+0xb6>
            OSQFreeList            = OSQFreeList->OSQPtr; /* Yes, Adjust free list pointer to next free*/
 8009590:	4b20      	ldr	r3, [pc, #128]	@ (8009614 <OSQCreate+0xe0>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a1f      	ldr	r2, [pc, #124]	@ (8009614 <OSQCreate+0xe0>)
 8009598:	6013      	str	r3, [r2, #0]
            OS_EXIT_CRITICAL();
 800959a:	6938      	ldr	r0, [r7, #16]
 800959c:	f7f6 fe35 	bl	800020a <OS_CPU_SR_Restore>
            pq->OSQStart           = start;               /*      Initialize the queue                 */
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	687a      	ldr	r2, [r7, #4]
 80095a4:	605a      	str	r2, [r3, #4]
            pq->OSQEnd             = &start[size];
 80095a6:	887b      	ldrh	r3, [r7, #2]
 80095a8:	009b      	lsls	r3, r3, #2
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	441a      	add	r2, r3
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	609a      	str	r2, [r3, #8]
            pq->OSQIn              = start;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	687a      	ldr	r2, [r7, #4]
 80095b6:	60da      	str	r2, [r3, #12]
            pq->OSQOut             = start;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	611a      	str	r2, [r3, #16]
            pq->OSQSize            = size;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	887a      	ldrh	r2, [r7, #2]
 80095c2:	829a      	strh	r2, [r3, #20]
            pq->OSQEntries         = 0u;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2200      	movs	r2, #0
 80095c8:	82da      	strh	r2, [r3, #22]
            pevent->OSEventType    = OS_EVENT_TYPE_Q;
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	2202      	movs	r2, #2
 80095ce:	701a      	strb	r2, [r3, #0]
            pevent->OSEventCnt     = 0u;
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	2200      	movs	r2, #0
 80095d4:	811a      	strh	r2, [r3, #8]
            pevent->OSEventPtr     = pq;
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	68fa      	ldr	r2, [r7, #12]
 80095da:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_EN > 0u
            pevent->OSEventName    = (INT8U *)(void *)"?";
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	4a0e      	ldr	r2, [pc, #56]	@ (8009618 <OSQCreate+0xe4>)
 80095e0:	615a      	str	r2, [r3, #20]
#endif
            OS_EventWaitListInit(pevent);                 /*      Initialize the wait list             */
 80095e2:	6978      	ldr	r0, [r7, #20]
 80095e4:	f7fe fedd 	bl	80083a2 <OS_EventWaitListInit>
 80095e8:	e00b      	b.n	8009602 <OSQCreate+0xce>

            OS_TRACE_Q_CREATE(pevent, pevent->OSEventName);
        } else {
            pevent->OSEventPtr = (void *)OSEventFreeList; /* No,  Return event control block on error  */
 80095ea:	4b09      	ldr	r3, [pc, #36]	@ (8009610 <OSQCreate+0xdc>)
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	697b      	ldr	r3, [r7, #20]
 80095f0:	605a      	str	r2, [r3, #4]
            OSEventFreeList    = pevent;
 80095f2:	4a07      	ldr	r2, [pc, #28]	@ (8009610 <OSQCreate+0xdc>)
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	6013      	str	r3, [r2, #0]
            OS_EXIT_CRITICAL();
 80095f8:	6938      	ldr	r0, [r7, #16]
 80095fa:	f7f6 fe06 	bl	800020a <OS_CPU_SR_Restore>
            pevent = (OS_EVENT *)0;
 80095fe:	2300      	movs	r3, #0
 8009600:	617b      	str	r3, [r7, #20]
        }
    }
    return (pevent);
 8009602:	697b      	ldr	r3, [r7, #20]
}
 8009604:	4618      	mov	r0, r3
 8009606:	3718      	adds	r7, #24
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}
 800960c:	20006af4 	.word	0x20006af4
 8009610:	2000679c 	.word	0x2000679c
 8009614:	20007684 	.word	0x20007684
 8009618:	0800d39c 	.word	0x0800d39c

0800961c <OSQPend>:
*/

void  *OSQPend (OS_EVENT  *pevent,
                INT32U     timeout,
                INT8U     *perr)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b088      	sub	sp, #32
 8009620:	af00      	add	r7, sp, #0
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	607a      	str	r2, [r7, #4]
    void      *pmsg;
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8009628:	2300      	movs	r3, #0
 800962a:	61bb      	str	r3, [r7, #24]
        return ((void *)0);
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (pevent == (OS_EVENT *)0) {               /* Validate 'pevent'                                  */
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d104      	bne.n	800963c <OSQPend+0x20>
        *perr = OS_ERR_PEVENT_NULL;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2204      	movs	r2, #4
 8009636:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
 8009638:	2300      	movs	r3, #0
 800963a:	e0a5      	b.n	8009788 <OSQPend+0x16c>
    }
#endif

    OS_TRACE_Q_PEND_ENTER(pevent, timeout);

    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {/* Validate event block type                          */
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	2b02      	cmp	r3, #2
 8009642:	d004      	beq.n	800964e <OSQPend+0x32>
        *perr = OS_ERR_EVENT_TYPE;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2201      	movs	r2, #1
 8009648:	701a      	strb	r2, [r3, #0]
        OS_TRACE_Q_PEND_EXIT(*perr);
        return ((void *)0);
 800964a:	2300      	movs	r3, #0
 800964c:	e09c      	b.n	8009788 <OSQPend+0x16c>
    }
    if (OSIntNesting > 0u) {                     /* See if called from ISR ...                         */
 800964e:	4b50      	ldr	r3, [pc, #320]	@ (8009790 <OSQPend+0x174>)
 8009650:	781b      	ldrb	r3, [r3, #0]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d004      	beq.n	8009660 <OSQPend+0x44>
        *perr = OS_ERR_PEND_ISR;                 /* ... can't PEND from an ISR                         */
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2202      	movs	r2, #2
 800965a:	701a      	strb	r2, [r3, #0]
        OS_TRACE_Q_PEND_EXIT(*perr);
        return ((void *)0);
 800965c:	2300      	movs	r3, #0
 800965e:	e093      	b.n	8009788 <OSQPend+0x16c>
    }
    if (OSLockNesting > 0u) {                    /* See if called with scheduler locked ...            */
 8009660:	4b4c      	ldr	r3, [pc, #304]	@ (8009794 <OSQPend+0x178>)
 8009662:	781b      	ldrb	r3, [r3, #0]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d004      	beq.n	8009672 <OSQPend+0x56>
        *perr = OS_ERR_PEND_LOCKED;              /* ... can't PEND when locked                         */
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	220d      	movs	r2, #13
 800966c:	701a      	strb	r2, [r3, #0]
        OS_TRACE_Q_PEND_EXIT(*perr);
        return ((void *)0);
 800966e:	2300      	movs	r3, #0
 8009670:	e08a      	b.n	8009788 <OSQPend+0x16c>
    }
    OS_ENTER_CRITICAL();
 8009672:	2040      	movs	r0, #64	@ 0x40
 8009674:	f7f6 fdbb 	bl	80001ee <OS_CPU_SR_Save>
 8009678:	61b8      	str	r0, [r7, #24]
    pq = (OS_Q *)pevent->OSEventPtr;             /* Point at queue control block                       */
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	617b      	str	r3, [r7, #20]
    if (pq->OSQEntries > 0u) {                   /* See if any messages in the queue                   */
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	8adb      	ldrh	r3, [r3, #22]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d01e      	beq.n	80096c6 <OSQPend+0xaa>
        pmsg = *pq->OSQOut++;                    /* Yes, extract oldest message from the queue         */
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	691b      	ldr	r3, [r3, #16]
 800968c:	1d19      	adds	r1, r3, #4
 800968e:	697a      	ldr	r2, [r7, #20]
 8009690:	6111      	str	r1, [r2, #16]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	61fb      	str	r3, [r7, #28]
        pq->OSQEntries--;                        /* Update the number of entries in the queue          */
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	8adb      	ldrh	r3, [r3, #22]
 800969a:	3b01      	subs	r3, #1
 800969c:	b29a      	uxth	r2, r3
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	82da      	strh	r2, [r3, #22]
        if (pq->OSQOut == pq->OSQEnd) {          /* Wrap OUT pointer if we are at the end of the queue */
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	691a      	ldr	r2, [r3, #16]
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d103      	bne.n	80096b6 <OSQPend+0x9a>
            pq->OSQOut = pq->OSQStart;
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	685a      	ldr	r2, [r3, #4]
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	611a      	str	r2, [r3, #16]
        }
        OS_EXIT_CRITICAL();
 80096b6:	69b8      	ldr	r0, [r7, #24]
 80096b8:	f7f6 fda7 	bl	800020a <OS_CPU_SR_Restore>
        *perr = OS_ERR_NONE;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2200      	movs	r2, #0
 80096c0:	701a      	strb	r2, [r3, #0]
        OS_TRACE_Q_PEND_EXIT(*perr);
        return (pmsg);                           /* Return message received                            */
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	e060      	b.n	8009788 <OSQPend+0x16c>
    }
    OSTCBCur->OSTCBStat     |= OS_STAT_Q;        /* Task will have to pend for a message to be posted  */
 80096c6:	4b34      	ldr	r3, [pc, #208]	@ (8009798 <OSQPend+0x17c>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80096ce:	4b32      	ldr	r3, [pc, #200]	@ (8009798 <OSQPend+0x17c>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f042 0204 	orr.w	r2, r2, #4
 80096d6:	b2d2      	uxtb	r2, r2
 80096d8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
 80096dc:	4b2e      	ldr	r3, [pc, #184]	@ (8009798 <OSQPend+0x17c>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	2200      	movs	r2, #0
 80096e2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    OSTCBCur->OSTCBDly       = timeout;          /* Load timeout into TCB                              */
 80096e6:	4b2c      	ldr	r3, [pc, #176]	@ (8009798 <OSQPend+0x17c>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	68ba      	ldr	r2, [r7, #8]
 80096ec:	635a      	str	r2, [r3, #52]	@ 0x34
    OS_EventTaskWait(pevent);                    /* Suspend task until event or timeout occurs         */
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f7fe fd88 	bl	8008204 <OS_EventTaskWait>
    OS_EXIT_CRITICAL();
 80096f4:	69b8      	ldr	r0, [r7, #24]
 80096f6:	f7f6 fd88 	bl	800020a <OS_CPU_SR_Restore>
    OS_Sched();                                  /* Find next highest priority task ready to run       */
 80096fa:	f7fe ffdd 	bl	80086b8 <OS_Sched>
    OS_ENTER_CRITICAL();
 80096fe:	2040      	movs	r0, #64	@ 0x40
 8009700:	f7f6 fd75 	bl	80001ee <OS_CPU_SR_Save>
 8009704:	61b8      	str	r0, [r7, #24]
    switch (OSTCBCur->OSTCBStatPend) {                /* See if we timed-out or aborted                */
 8009706:	4b24      	ldr	r3, [pc, #144]	@ (8009798 <OSQPend+0x17c>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800970e:	2b00      	cmp	r3, #0
 8009710:	d002      	beq.n	8009718 <OSQPend+0xfc>
 8009712:	2b02      	cmp	r3, #2
 8009714:	d008      	beq.n	8009728 <OSQPend+0x10c>
 8009716:	e00d      	b.n	8009734 <OSQPend+0x118>
        case OS_STAT_PEND_OK:                         /* Extract message from TCB (Put there by QPost) */
             pmsg =  OSTCBCur->OSTCBMsg;
 8009718:	4b1f      	ldr	r3, [pc, #124]	@ (8009798 <OSQPend+0x17c>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800971e:	61fb      	str	r3, [r7, #28]
            *perr =  OS_ERR_NONE;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2200      	movs	r2, #0
 8009724:	701a      	strb	r2, [r3, #0]
             break;
 8009726:	e011      	b.n	800974c <OSQPend+0x130>

        case OS_STAT_PEND_ABORT:
             pmsg = (void *)0;
 8009728:	2300      	movs	r3, #0
 800972a:	61fb      	str	r3, [r7, #28]
            *perr =  OS_ERR_PEND_ABORT;               /* Indicate that we aborted                      */
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	220e      	movs	r2, #14
 8009730:	701a      	strb	r2, [r3, #0]
             break;
 8009732:	e00b      	b.n	800974c <OSQPend+0x130>

        case OS_STAT_PEND_TO:
        default:
             OS_EventTaskRemove(OSTCBCur, pevent);
 8009734:	4b18      	ldr	r3, [pc, #96]	@ (8009798 <OSQPend+0x17c>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68f9      	ldr	r1, [r7, #12]
 800973a:	4618      	mov	r0, r3
 800973c:	f7fe fdba 	bl	80082b4 <OS_EventTaskRemove>
             pmsg = (void *)0;
 8009740:	2300      	movs	r3, #0
 8009742:	61fb      	str	r3, [r7, #28]
            *perr =  OS_ERR_TIMEOUT;                  /* Indicate that we didn't get event within TO   */
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	220a      	movs	r2, #10
 8009748:	701a      	strb	r2, [r3, #0]
             break;
 800974a:	bf00      	nop
    }
    OSTCBCur->OSTCBStat          =  OS_STAT_RDY;      /* Set   task  status to ready                   */
 800974c:	4b12      	ldr	r3, [pc, #72]	@ (8009798 <OSQPend+0x17c>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2200      	movs	r2, #0
 8009752:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    OSTCBCur->OSTCBStatPend      =  OS_STAT_PEND_OK;  /* Clear pend  status                            */
 8009756:	4b10      	ldr	r3, [pc, #64]	@ (8009798 <OSQPend+0x17c>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	2200      	movs	r2, #0
 800975c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;    /* Clear event pointers                          */
 8009760:	4b0d      	ldr	r3, [pc, #52]	@ (8009798 <OSQPend+0x17c>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	2200      	movs	r2, #0
 8009766:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0u)
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)0;
 8009768:	4b0b      	ldr	r3, [pc, #44]	@ (8009798 <OSQPend+0x17c>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	2200      	movs	r2, #0
 800976e:	621a      	str	r2, [r3, #32]
    OSTCBCur->OSTCBEventMultiRdy = (OS_EVENT  *)0;
 8009770:	4b09      	ldr	r3, [pc, #36]	@ (8009798 <OSQPend+0x17c>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	2200      	movs	r2, #0
 8009776:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
    OSTCBCur->OSTCBMsg           = (void      *)0;    /* Clear  received message                       */
 8009778:	4b07      	ldr	r3, [pc, #28]	@ (8009798 <OSQPend+0x17c>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	2200      	movs	r2, #0
 800977e:	629a      	str	r2, [r3, #40]	@ 0x28
    OS_EXIT_CRITICAL();
 8009780:	69b8      	ldr	r0, [r7, #24]
 8009782:	f7f6 fd42 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_Q_PEND_EXIT(*perr);

    return (pmsg);                                    /* Return received message                       */
 8009786:	69fb      	ldr	r3, [r7, #28]
}
 8009788:	4618      	mov	r0, r3
 800978a:	3720      	adds	r7, #32
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	20006af4 	.word	0x20006af4
 8009794:	20006af5 	.word	0x20006af5
 8009798:	20006d0c 	.word	0x20006d0c

0800979c <OSQPost>:
*/

#if OS_Q_POST_EN > 0u
INT8U  OSQPost (OS_EVENT  *pevent,
                void      *pmsg)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b084      	sub	sp, #16
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	6039      	str	r1, [r7, #0]
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3u                           /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0u;
 80097a6:	2300      	movs	r3, #0
 80097a8:	60fb      	str	r3, [r7, #12]
#endif


#if OS_ARG_CHK_EN > 0u
    if (pevent == (OS_EVENT *)0) {                     /* Validate 'pevent'                            */
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d101      	bne.n	80097b4 <OSQPost+0x18>
        return (OS_ERR_PEVENT_NULL);
 80097b0:	2304      	movs	r3, #4
 80097b2:	e043      	b.n	800983c <OSQPost+0xa0>
    }
#endif

    OS_TRACE_Q_POST_ENTER(pevent);

    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {      /* Validate event block type                    */
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	2b02      	cmp	r3, #2
 80097ba:	d001      	beq.n	80097c0 <OSQPost+0x24>
        OS_TRACE_Q_POST_EXIT(OS_ERR_EVENT_TYPE);
        return (OS_ERR_EVENT_TYPE);
 80097bc:	2301      	movs	r3, #1
 80097be:	e03d      	b.n	800983c <OSQPost+0xa0>
    }
    OS_ENTER_CRITICAL();
 80097c0:	2040      	movs	r0, #64	@ 0x40
 80097c2:	f7f6 fd14 	bl	80001ee <OS_CPU_SR_Save>
 80097c6:	60f8      	str	r0, [r7, #12]
    if (pevent->OSEventGrp != 0u) {                    /* See if any task pending on queue             */
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	7a9b      	ldrb	r3, [r3, #10]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d00c      	beq.n	80097ea <OSQPost+0x4e>
                                                       /* Ready highest priority task waiting on event */
        (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_Q, OS_STAT_PEND_OK);
 80097d0:	2300      	movs	r3, #0
 80097d2:	2204      	movs	r2, #4
 80097d4:	6839      	ldr	r1, [r7, #0]
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f7fe fc9e 	bl	8008118 <OS_EventTaskRdy>
        OS_EXIT_CRITICAL();
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	f7f6 fd14 	bl	800020a <OS_CPU_SR_Restore>
        OS_Sched();                                    /* Find highest priority task ready to run      */
 80097e2:	f7fe ff69 	bl	80086b8 <OS_Sched>
        OS_TRACE_Q_POST_EXIT(OS_ERR_NONE);
        return (OS_ERR_NONE);
 80097e6:	2300      	movs	r3, #0
 80097e8:	e028      	b.n	800983c <OSQPost+0xa0>
    }
    pq = (OS_Q *)pevent->OSEventPtr;                   /* Point to queue control block                 */
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	60bb      	str	r3, [r7, #8]
    if (pq->OSQEntries >= pq->OSQSize) {               /* Make sure queue is not full                  */
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	8ada      	ldrh	r2, [r3, #22]
 80097f4:	68bb      	ldr	r3, [r7, #8]
 80097f6:	8a9b      	ldrh	r3, [r3, #20]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d304      	bcc.n	8009806 <OSQPost+0x6a>
        OS_EXIT_CRITICAL();
 80097fc:	68f8      	ldr	r0, [r7, #12]
 80097fe:	f7f6 fd04 	bl	800020a <OS_CPU_SR_Restore>
        OS_TRACE_Q_POST_EXIT(OS_ERR_Q_FULL);
        return (OS_ERR_Q_FULL);
 8009802:	231e      	movs	r3, #30
 8009804:	e01a      	b.n	800983c <OSQPost+0xa0>
    }
    *pq->OSQIn++ = pmsg;                               /* Insert message into queue                    */
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	1d19      	adds	r1, r3, #4
 800980c:	68ba      	ldr	r2, [r7, #8]
 800980e:	60d1      	str	r1, [r2, #12]
 8009810:	683a      	ldr	r2, [r7, #0]
 8009812:	601a      	str	r2, [r3, #0]
    pq->OSQEntries++;                                  /* Update the nbr of entries in the queue       */
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	8adb      	ldrh	r3, [r3, #22]
 8009818:	3301      	adds	r3, #1
 800981a:	b29a      	uxth	r2, r3
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	82da      	strh	r2, [r3, #22]
    if (pq->OSQIn == pq->OSQEnd) {                     /* Wrap IN ptr if we are at end of queue        */
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	68da      	ldr	r2, [r3, #12]
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	429a      	cmp	r2, r3
 800982a:	d103      	bne.n	8009834 <OSQPost+0x98>
        pq->OSQIn = pq->OSQStart;
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	685a      	ldr	r2, [r3, #4]
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	60da      	str	r2, [r3, #12]
    }
    OS_EXIT_CRITICAL();
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f7f6 fce8 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_Q_POST_EXIT(OS_ERR_NONE);

    return (OS_ERR_NONE);
 800983a:	2300      	movs	r3, #0
}
 800983c:	4618      	mov	r0, r3
 800983e:	3710      	adds	r7, #16
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}

08009844 <OS_QInit>:
* Note(s)    : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_QInit (void)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
    OS_Q    *pq1;
    OS_Q    *pq2;



    OS_MemClr((INT8U *)&OSQTbl[0], sizeof(OSQTbl));  /* Clear the queue table                          */
 800984a:	2160      	movs	r1, #96	@ 0x60
 800984c:	4819      	ldr	r0, [pc, #100]	@ (80098b4 <OS_QInit+0x70>)
 800984e:	f7fe ff19 	bl	8008684 <OS_MemClr>
    for (ix = 0u; ix < (OS_MAX_QS - 1u); ix++) {     /* Init. list of free QUEUE control blocks        */
 8009852:	2300      	movs	r3, #0
 8009854:	81fb      	strh	r3, [r7, #14]
 8009856:	e018      	b.n	800988a <OS_QInit+0x46>
        ix_next = ix + 1u;
 8009858:	89fb      	ldrh	r3, [r7, #14]
 800985a:	3301      	adds	r3, #1
 800985c:	80fb      	strh	r3, [r7, #6]
        pq1 = &OSQTbl[ix];
 800985e:	89fa      	ldrh	r2, [r7, #14]
 8009860:	4613      	mov	r3, r2
 8009862:	005b      	lsls	r3, r3, #1
 8009864:	4413      	add	r3, r2
 8009866:	00db      	lsls	r3, r3, #3
 8009868:	4a12      	ldr	r2, [pc, #72]	@ (80098b4 <OS_QInit+0x70>)
 800986a:	4413      	add	r3, r2
 800986c:	60bb      	str	r3, [r7, #8]
        pq2 = &OSQTbl[ix_next];
 800986e:	88fa      	ldrh	r2, [r7, #6]
 8009870:	4613      	mov	r3, r2
 8009872:	005b      	lsls	r3, r3, #1
 8009874:	4413      	add	r3, r2
 8009876:	00db      	lsls	r3, r3, #3
 8009878:	4a0e      	ldr	r2, [pc, #56]	@ (80098b4 <OS_QInit+0x70>)
 800987a:	4413      	add	r3, r2
 800987c:	603b      	str	r3, [r7, #0]
        pq1->OSQPtr = pq2;
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	683a      	ldr	r2, [r7, #0]
 8009882:	601a      	str	r2, [r3, #0]
    for (ix = 0u; ix < (OS_MAX_QS - 1u); ix++) {     /* Init. list of free QUEUE control blocks        */
 8009884:	89fb      	ldrh	r3, [r7, #14]
 8009886:	3301      	adds	r3, #1
 8009888:	81fb      	strh	r3, [r7, #14]
 800988a:	89fb      	ldrh	r3, [r7, #14]
 800988c:	2b02      	cmp	r3, #2
 800988e:	d9e3      	bls.n	8009858 <OS_QInit+0x14>
    }
    pq1         = &OSQTbl[ix];
 8009890:	89fa      	ldrh	r2, [r7, #14]
 8009892:	4613      	mov	r3, r2
 8009894:	005b      	lsls	r3, r3, #1
 8009896:	4413      	add	r3, r2
 8009898:	00db      	lsls	r3, r3, #3
 800989a:	4a06      	ldr	r2, [pc, #24]	@ (80098b4 <OS_QInit+0x70>)
 800989c:	4413      	add	r3, r2
 800989e:	60bb      	str	r3, [r7, #8]
    pq1->OSQPtr = (OS_Q *)0;
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	2200      	movs	r2, #0
 80098a4:	601a      	str	r2, [r3, #0]
    OSQFreeList = &OSQTbl[0];
 80098a6:	4b04      	ldr	r3, [pc, #16]	@ (80098b8 <OS_QInit+0x74>)
 80098a8:	4a02      	ldr	r2, [pc, #8]	@ (80098b4 <OS_QInit+0x70>)
 80098aa:	601a      	str	r2, [r3, #0]
#endif
}
 80098ac:	bf00      	nop
 80098ae:	3710      	adds	r7, #16
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}
 80098b4:	20007688 	.word	0x20007688
 80098b8:	20007684 	.word	0x20007684

080098bc <OSSemCreate>:
*              == (void *)0  if no event control blocks were available
*********************************************************************************************************
*/

OS_EVENT  *OSSemCreate (INT16U cnt)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	4603      	mov	r3, r0
 80098c4:	80fb      	strh	r3, [r7, #6]
    OS_EVENT  *pevent;
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0u;
 80098c6:	2300      	movs	r3, #0
 80098c8:	60fb      	str	r3, [r7, #12]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return ((OS_EVENT *)0);
    }
#endif

    if (OSIntNesting > 0u) {                               /* See if called from ISR ...               */
 80098ca:	4b18      	ldr	r3, [pc, #96]	@ (800992c <OSSemCreate+0x70>)
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d001      	beq.n	80098d6 <OSSemCreate+0x1a>
        return ((OS_EVENT *)0);                            /* ... can't CREATE from an ISR             */
 80098d2:	2300      	movs	r3, #0
 80098d4:	e025      	b.n	8009922 <OSSemCreate+0x66>
    }
    OS_ENTER_CRITICAL();
 80098d6:	2040      	movs	r0, #64	@ 0x40
 80098d8:	f7f6 fc89 	bl	80001ee <OS_CPU_SR_Save>
 80098dc:	60f8      	str	r0, [r7, #12]
    pevent = OSEventFreeList;                              /* Get next free event control block        */
 80098de:	4b14      	ldr	r3, [pc, #80]	@ (8009930 <OSSemCreate+0x74>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	60bb      	str	r3, [r7, #8]
    if (OSEventFreeList != (OS_EVENT *)0) {                /* See if pool of free ECB pool was empty   */
 80098e4:	4b12      	ldr	r3, [pc, #72]	@ (8009930 <OSSemCreate+0x74>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d004      	beq.n	80098f6 <OSSemCreate+0x3a>
        OSEventFreeList = (OS_EVENT *)OSEventFreeList->OSEventPtr;
 80098ec:	4b10      	ldr	r3, [pc, #64]	@ (8009930 <OSSemCreate+0x74>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	4a0f      	ldr	r2, [pc, #60]	@ (8009930 <OSSemCreate+0x74>)
 80098f4:	6013      	str	r3, [r2, #0]
    }
    OS_EXIT_CRITICAL();
 80098f6:	68f8      	ldr	r0, [r7, #12]
 80098f8:	f7f6 fc87 	bl	800020a <OS_CPU_SR_Restore>
    if (pevent != (OS_EVENT *)0) {                         /* Get an event control block               */
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d00e      	beq.n	8009920 <OSSemCreate+0x64>
        pevent->OSEventType    = OS_EVENT_TYPE_SEM;
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	2203      	movs	r2, #3
 8009906:	701a      	strb	r2, [r3, #0]
        pevent->OSEventCnt     = cnt;                      /* Set semaphore value                      */
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	88fa      	ldrh	r2, [r7, #6]
 800990c:	811a      	strh	r2, [r3, #8]
        pevent->OSEventPtr     = (void *)0;                /* Unlink from ECB free list                */
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	2200      	movs	r2, #0
 8009912:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_EN > 0u
        pevent->OSEventName    = (INT8U *)(void *)"?";
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	4a07      	ldr	r2, [pc, #28]	@ (8009934 <OSSemCreate+0x78>)
 8009918:	615a      	str	r2, [r3, #20]
#endif
        OS_EventWaitListInit(pevent);                      /* Initialize to 'nobody waiting' on sem.   */
 800991a:	68b8      	ldr	r0, [r7, #8]
 800991c:	f7fe fd41 	bl	80083a2 <OS_EventWaitListInit>

        OS_TRACE_SEM_CREATE(pevent, pevent->OSEventName);
    }
    return (pevent);
 8009920:	68bb      	ldr	r3, [r7, #8]
}
 8009922:	4618      	mov	r0, r3
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	20006af4 	.word	0x20006af4
 8009930:	2000679c 	.word	0x2000679c
 8009934:	0800d3a0 	.word	0x0800d3a0

08009938 <OSSemPend>:
*/

void  OSSemPend (OS_EVENT  *pevent,
                 INT32U     timeout,
                 INT8U     *perr)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b086      	sub	sp, #24
 800993c:	af00      	add	r7, sp, #0
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	607a      	str	r2, [r7, #4]
#if OS_CRITICAL_METHOD == 3u                          /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0u;
 8009944:	2300      	movs	r3, #0
 8009946:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d103      	bne.n	8009956 <OSSemPend+0x1e>
        *perr = OS_ERR_PEVENT_NULL;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2204      	movs	r2, #4
 8009952:	701a      	strb	r2, [r3, #0]
        return;
 8009954:	e080      	b.n	8009a58 <OSSemPend+0x120>
    }
#endif

    OS_TRACE_SEM_PEND_ENTER(pevent, timeout);

    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {   /* Validate event block type                     */
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	2b03      	cmp	r3, #3
 800995c:	d003      	beq.n	8009966 <OSSemPend+0x2e>
        *perr = OS_ERR_EVENT_TYPE;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2201      	movs	r2, #1
 8009962:	701a      	strb	r2, [r3, #0]
        OS_TRACE_SEM_PEND_EXIT(*perr);
        return;
 8009964:	e078      	b.n	8009a58 <OSSemPend+0x120>
    }
    if (OSIntNesting > 0u) {                          /* See if called from ISR ...                    */
 8009966:	4b3e      	ldr	r3, [pc, #248]	@ (8009a60 <OSSemPend+0x128>)
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d003      	beq.n	8009976 <OSSemPend+0x3e>
        *perr = OS_ERR_PEND_ISR;                      /* ... can't PEND from an ISR                    */
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2202      	movs	r2, #2
 8009972:	701a      	strb	r2, [r3, #0]
        OS_TRACE_SEM_PEND_EXIT(*perr);
        return;
 8009974:	e070      	b.n	8009a58 <OSSemPend+0x120>
    }
    if (OSLockNesting > 0u) {                         /* See if called with scheduler locked ...       */
 8009976:	4b3b      	ldr	r3, [pc, #236]	@ (8009a64 <OSSemPend+0x12c>)
 8009978:	781b      	ldrb	r3, [r3, #0]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d003      	beq.n	8009986 <OSSemPend+0x4e>
        *perr = OS_ERR_PEND_LOCKED;                   /* ... can't PEND when locked                    */
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	220d      	movs	r2, #13
 8009982:	701a      	strb	r2, [r3, #0]
        OS_TRACE_SEM_PEND_EXIT(*perr);
        return;
 8009984:	e068      	b.n	8009a58 <OSSemPend+0x120>
    }
    OS_ENTER_CRITICAL();
 8009986:	2040      	movs	r0, #64	@ 0x40
 8009988:	f7f6 fc31 	bl	80001ee <OS_CPU_SR_Save>
 800998c:	6178      	str	r0, [r7, #20]
    if (pevent->OSEventCnt > 0u) {                    /* If sem. is positive, resource available ...   */
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	891b      	ldrh	r3, [r3, #8]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d00c      	beq.n	80099b0 <OSSemPend+0x78>
        pevent->OSEventCnt--;                         /* ... decrement semaphore only if positive.     */
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	891b      	ldrh	r3, [r3, #8]
 800999a:	3b01      	subs	r3, #1
 800999c:	b29a      	uxth	r2, r3
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	811a      	strh	r2, [r3, #8]
        OS_EXIT_CRITICAL();
 80099a2:	6978      	ldr	r0, [r7, #20]
 80099a4:	f7f6 fc31 	bl	800020a <OS_CPU_SR_Restore>
        *perr = OS_ERR_NONE;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2200      	movs	r2, #0
 80099ac:	701a      	strb	r2, [r3, #0]
        OS_TRACE_SEM_PEND_EXIT(*perr);
        return;
 80099ae:	e053      	b.n	8009a58 <OSSemPend+0x120>
    }
                                                      /* Otherwise, must wait until event occurs       */
    OSTCBCur->OSTCBStat     |= OS_STAT_SEM;           /* Resource not available, pend on semaphore     */
 80099b0:	4b2d      	ldr	r3, [pc, #180]	@ (8009a68 <OSSemPend+0x130>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80099b8:	4b2b      	ldr	r3, [pc, #172]	@ (8009a68 <OSSemPend+0x130>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f042 0201 	orr.w	r2, r2, #1
 80099c0:	b2d2      	uxtb	r2, r2
 80099c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
 80099c6:	4b28      	ldr	r3, [pc, #160]	@ (8009a68 <OSSemPend+0x130>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	2200      	movs	r2, #0
 80099cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    OSTCBCur->OSTCBDly       = timeout;               /* Store pend timeout in TCB                     */
 80099d0:	4b25      	ldr	r3, [pc, #148]	@ (8009a68 <OSSemPend+0x130>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	68ba      	ldr	r2, [r7, #8]
 80099d6:	635a      	str	r2, [r3, #52]	@ 0x34
    OS_EventTaskWait(pevent);                         /* Suspend task until event or timeout occurs    */
 80099d8:	68f8      	ldr	r0, [r7, #12]
 80099da:	f7fe fc13 	bl	8008204 <OS_EventTaskWait>
    OS_EXIT_CRITICAL();
 80099de:	6978      	ldr	r0, [r7, #20]
 80099e0:	f7f6 fc13 	bl	800020a <OS_CPU_SR_Restore>
    OS_Sched();                                       /* Find next highest priority task ready         */
 80099e4:	f7fe fe68 	bl	80086b8 <OS_Sched>
    OS_ENTER_CRITICAL();
 80099e8:	2040      	movs	r0, #64	@ 0x40
 80099ea:	f7f6 fc00 	bl	80001ee <OS_CPU_SR_Save>
 80099ee:	6178      	str	r0, [r7, #20]
    switch (OSTCBCur->OSTCBStatPend) {                /* See if we timed-out or aborted                */
 80099f0:	4b1d      	ldr	r3, [pc, #116]	@ (8009a68 <OSSemPend+0x130>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d002      	beq.n	8009a02 <OSSemPend+0xca>
 80099fc:	2b02      	cmp	r3, #2
 80099fe:	d004      	beq.n	8009a0a <OSSemPend+0xd2>
 8009a00:	e007      	b.n	8009a12 <OSSemPend+0xda>
        case OS_STAT_PEND_OK:
             *perr = OS_ERR_NONE;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2200      	movs	r2, #0
 8009a06:	701a      	strb	r2, [r3, #0]
             break;
 8009a08:	e00d      	b.n	8009a26 <OSSemPend+0xee>

        case OS_STAT_PEND_ABORT:
             *perr = OS_ERR_PEND_ABORT;               /* Indicate that we aborted                      */
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	220e      	movs	r2, #14
 8009a0e:	701a      	strb	r2, [r3, #0]
             break;
 8009a10:	e009      	b.n	8009a26 <OSSemPend+0xee>

        case OS_STAT_PEND_TO:
        default:
             OS_EventTaskRemove(OSTCBCur, pevent);
 8009a12:	4b15      	ldr	r3, [pc, #84]	@ (8009a68 <OSSemPend+0x130>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	68f9      	ldr	r1, [r7, #12]
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f7fe fc4b 	bl	80082b4 <OS_EventTaskRemove>
             *perr = OS_ERR_TIMEOUT;                  /* Indicate that we didn't get event within TO   */
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	220a      	movs	r2, #10
 8009a22:	701a      	strb	r2, [r3, #0]
             break;
 8009a24:	bf00      	nop
    }
    OSTCBCur->OSTCBStat          =  OS_STAT_RDY;      /* Set   task  status to ready                   */
 8009a26:	4b10      	ldr	r3, [pc, #64]	@ (8009a68 <OSSemPend+0x130>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    OSTCBCur->OSTCBStatPend      =  OS_STAT_PEND_OK;  /* Clear pend  status                            */
 8009a30:	4b0d      	ldr	r3, [pc, #52]	@ (8009a68 <OSSemPend+0x130>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2200      	movs	r2, #0
 8009a36:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;    /* Clear event pointers                          */
 8009a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8009a68 <OSSemPend+0x130>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0u)
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)0;
 8009a42:	4b09      	ldr	r3, [pc, #36]	@ (8009a68 <OSSemPend+0x130>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	2200      	movs	r2, #0
 8009a48:	621a      	str	r2, [r3, #32]
    OSTCBCur->OSTCBEventMultiRdy = (OS_EVENT  *)0;
 8009a4a:	4b07      	ldr	r3, [pc, #28]	@ (8009a68 <OSSemPend+0x130>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
    OS_EXIT_CRITICAL();
 8009a52:	6978      	ldr	r0, [r7, #20]
 8009a54:	f7f6 fbd9 	bl	800020a <OS_CPU_SR_Restore>

    OS_TRACE_SEM_PEND_EXIT(*perr);
}
 8009a58:	3718      	adds	r7, #24
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}
 8009a5e:	bf00      	nop
 8009a60:	20006af4 	.word	0x20006af4
 8009a64:	20006af5 	.word	0x20006af5
 8009a68:	20006d0c 	.word	0x20006d0c

08009a6c <OSSemPost>:
*              OS_ERR_PEVENT_NULL  If 'pevent' is a NULL pointer.
*********************************************************************************************************
*/

INT8U  OSSemPost (OS_EVENT *pevent)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b084      	sub	sp, #16
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
#if OS_CRITICAL_METHOD == 3u                          /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0u;
 8009a74:	2300      	movs	r3, #0
 8009a76:	60fb      	str	r3, [r7, #12]
#endif


#if OS_ARG_CHK_EN > 0u
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d101      	bne.n	8009a82 <OSSemPost+0x16>
        return (OS_ERR_PEVENT_NULL);
 8009a7e:	2304      	movs	r3, #4
 8009a80:	e02f      	b.n	8009ae2 <OSSemPost+0x76>
    }
#endif

    OS_TRACE_SEM_POST_ENTER(pevent);

    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {   /* Validate event block type                     */
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	2b03      	cmp	r3, #3
 8009a88:	d001      	beq.n	8009a8e <OSSemPost+0x22>
        OS_TRACE_SEM_POST_EXIT(OS_ERR_EVENT_TYPE);
        return (OS_ERR_EVENT_TYPE);
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	e029      	b.n	8009ae2 <OSSemPost+0x76>
    }
    OS_ENTER_CRITICAL();
 8009a8e:	2040      	movs	r0, #64	@ 0x40
 8009a90:	f7f6 fbad 	bl	80001ee <OS_CPU_SR_Save>
 8009a94:	60f8      	str	r0, [r7, #12]
    if (pevent->OSEventGrp != 0u) {                   /* See if any task waiting for semaphore         */
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	7a9b      	ldrb	r3, [r3, #10]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d00c      	beq.n	8009ab8 <OSSemPost+0x4c>
                                                      /* Ready HPT waiting on event                    */
        (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_SEM, OS_STAT_PEND_OK);
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	2100      	movs	r1, #0
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f7fe fb37 	bl	8008118 <OS_EventTaskRdy>
        OS_EXIT_CRITICAL();
 8009aaa:	68f8      	ldr	r0, [r7, #12]
 8009aac:	f7f6 fbad 	bl	800020a <OS_CPU_SR_Restore>
        OS_Sched();                                   /* Find HPT ready to run                         */
 8009ab0:	f7fe fe02 	bl	80086b8 <OS_Sched>
        OS_TRACE_SEM_POST_EXIT(OS_ERR_NONE);
        return (OS_ERR_NONE);
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	e014      	b.n	8009ae2 <OSSemPost+0x76>
    }
    if (pevent->OSEventCnt < 65535u) {                /* Make sure semaphore will not overflow         */
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	891b      	ldrh	r3, [r3, #8]
 8009abc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d00a      	beq.n	8009ada <OSSemPost+0x6e>
        pevent->OSEventCnt++;                         /* Increment semaphore count to register event   */
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	891b      	ldrh	r3, [r3, #8]
 8009ac8:	3301      	adds	r3, #1
 8009aca:	b29a      	uxth	r2, r3
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	811a      	strh	r2, [r3, #8]
        OS_EXIT_CRITICAL();
 8009ad0:	68f8      	ldr	r0, [r7, #12]
 8009ad2:	f7f6 fb9a 	bl	800020a <OS_CPU_SR_Restore>
        OS_TRACE_SEM_POST_EXIT(OS_ERR_NONE);
        return (OS_ERR_NONE);
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	e003      	b.n	8009ae2 <OSSemPost+0x76>
    }
    OS_EXIT_CRITICAL();                               /* Semaphore value has reached its maximum       */
 8009ada:	68f8      	ldr	r0, [r7, #12]
 8009adc:	f7f6 fb95 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_SEM_POST_EXIT(OS_ERR_SEM_OVF);

    return (OS_ERR_SEM_OVF);
 8009ae0:	2333      	movs	r3, #51	@ 0x33
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3710      	adds	r7, #16
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
	...

08009aec <OSTaskCreateExt>:
                        INT16U   id,
                        OS_STK  *pbos,
                        INT32U   stk_size,
                        void    *pext,
                        INT16U   opt)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b08c      	sub	sp, #48	@ 0x30
 8009af0:	af04      	add	r7, sp, #16
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	60b9      	str	r1, [r7, #8]
 8009af6:	607a      	str	r2, [r7, #4]
 8009af8:	70fb      	strb	r3, [r7, #3]
    OS_STK     *psp;
    INT8U       err;
#if OS_CRITICAL_METHOD == 3u                 /* Allocate storage for CPU status register               */
    OS_CPU_SR   cpu_sr = 0u;
 8009afa:	2300      	movs	r3, #0
 8009afc:	61fb      	str	r3, [r7, #28]
        return (OS_ERR_ILLEGAL_CREATE_RUN_TIME);
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (prio > OS_LOWEST_PRIO) {             /* Make sure priority is within allowable range           */
 8009afe:	78fb      	ldrb	r3, [r7, #3]
 8009b00:	2b3f      	cmp	r3, #63	@ 0x3f
 8009b02:	d901      	bls.n	8009b08 <OSTaskCreateExt+0x1c>
        return (OS_ERR_PRIO_INVALID);
 8009b04:	232a      	movs	r3, #42	@ 0x2a
 8009b06:	e052      	b.n	8009bae <OSTaskCreateExt+0xc2>
    }
#endif
    OS_ENTER_CRITICAL();
 8009b08:	2040      	movs	r0, #64	@ 0x40
 8009b0a:	f7f6 fb70 	bl	80001ee <OS_CPU_SR_Save>
 8009b0e:	61f8      	str	r0, [r7, #28]
    if (OSIntNesting > 0u) {                 /* Make sure we don't create the task from within an ISR  */
 8009b10:	4b29      	ldr	r3, [pc, #164]	@ (8009bb8 <OSTaskCreateExt+0xcc>)
 8009b12:	781b      	ldrb	r3, [r3, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d004      	beq.n	8009b22 <OSTaskCreateExt+0x36>
        OS_EXIT_CRITICAL();
 8009b18:	69f8      	ldr	r0, [r7, #28]
 8009b1a:	f7f6 fb76 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_CREATE_ISR);
 8009b1e:	233c      	movs	r3, #60	@ 0x3c
 8009b20:	e045      	b.n	8009bae <OSTaskCreateExt+0xc2>
    }
    if (OSTCBPrioTbl[prio] == (OS_TCB *)0) { /* Make sure task doesn't already exist at this priority  */
 8009b22:	78fb      	ldrb	r3, [r7, #3]
 8009b24:	4a25      	ldr	r2, [pc, #148]	@ (8009bbc <OSTaskCreateExt+0xd0>)
 8009b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d13b      	bne.n	8009ba6 <OSTaskCreateExt+0xba>
        OSTCBPrioTbl[prio] = OS_TCB_RESERVED;/* Reserve the priority to prevent others from doing ...  */
 8009b2e:	78fb      	ldrb	r3, [r7, #3]
 8009b30:	4a22      	ldr	r2, [pc, #136]	@ (8009bbc <OSTaskCreateExt+0xd0>)
 8009b32:	2101      	movs	r1, #1
 8009b34:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                             /* ... the same thing until task is created.              */
        OS_EXIT_CRITICAL();
 8009b38:	69f8      	ldr	r0, [r7, #28]
 8009b3a:	f7f6 fb66 	bl	800020a <OS_CPU_SR_Restore>

#if (OS_TASK_STAT_STK_CHK_EN > 0u)
        OS_TaskStkClr(pbos, stk_size, opt);                    /* Clear the task stack (if needed)     */
 8009b3e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8009b40:	461a      	mov	r2, r3
 8009b42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b46:	f000 fa8f 	bl	800a068 <OS_TaskStkClr>
#endif

        psp = OSTaskStkInit(task, p_arg, ptos, opt);           /* Initialize the task's stack          */
 8009b4a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8009b4c:	687a      	ldr	r2, [r7, #4]
 8009b4e:	68b9      	ldr	r1, [r7, #8]
 8009b50:	68f8      	ldr	r0, [r7, #12]
 8009b52:	f7fd fe1d 	bl	8007790 <OSTaskStkInit>
 8009b56:	61b8      	str	r0, [r7, #24]
        err = OS_TCBInit(prio, psp, pbos, id, stk_size, pext, opt);
 8009b58:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009b5a:	78f8      	ldrb	r0, [r7, #3]
 8009b5c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8009b5e:	9302      	str	r3, [sp, #8]
 8009b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b62:	9301      	str	r3, [sp, #4]
 8009b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b66:	9300      	str	r3, [sp, #0]
 8009b68:	4613      	mov	r3, r2
 8009b6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b6c:	69b9      	ldr	r1, [r7, #24]
 8009b6e:	f7fe fecd 	bl	800890c <OS_TCBInit>
 8009b72:	4603      	mov	r3, r0
 8009b74:	75fb      	strb	r3, [r7, #23]
        if (err == OS_ERR_NONE) {
 8009b76:	7dfb      	ldrb	r3, [r7, #23]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d106      	bne.n	8009b8a <OSTaskCreateExt+0x9e>
            OS_TRACE_TASK_CREATE(OSTCBPrioTbl[prio]);
            if (OSRunning == OS_TRUE) {                        /* Find HPT if multitasking has started */
 8009b7c:	4b10      	ldr	r3, [pc, #64]	@ (8009bc0 <OSTaskCreateExt+0xd4>)
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d10e      	bne.n	8009ba2 <OSTaskCreateExt+0xb6>
                OS_Sched();
 8009b84:	f7fe fd98 	bl	80086b8 <OS_Sched>
 8009b88:	e00b      	b.n	8009ba2 <OSTaskCreateExt+0xb6>
            }
        } else {
            OS_ENTER_CRITICAL();
 8009b8a:	2040      	movs	r0, #64	@ 0x40
 8009b8c:	f7f6 fb2f 	bl	80001ee <OS_CPU_SR_Save>
 8009b90:	61f8      	str	r0, [r7, #28]
            OSTCBPrioTbl[prio] = (OS_TCB *)0;                  /* Make this priority avail. to others  */
 8009b92:	78fb      	ldrb	r3, [r7, #3]
 8009b94:	4a09      	ldr	r2, [pc, #36]	@ (8009bbc <OSTaskCreateExt+0xd0>)
 8009b96:	2100      	movs	r1, #0
 8009b98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            OS_EXIT_CRITICAL();
 8009b9c:	69f8      	ldr	r0, [r7, #28]
 8009b9e:	f7f6 fb34 	bl	800020a <OS_CPU_SR_Restore>
        }
        return (err);
 8009ba2:	7dfb      	ldrb	r3, [r7, #23]
 8009ba4:	e003      	b.n	8009bae <OSTaskCreateExt+0xc2>
    }
    OS_EXIT_CRITICAL();
 8009ba6:	69f8      	ldr	r0, [r7, #28]
 8009ba8:	f7f6 fb2f 	bl	800020a <OS_CPU_SR_Restore>
    return (OS_ERR_PRIO_EXIST);
 8009bac:	2328      	movs	r3, #40	@ 0x28
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3720      	adds	r7, #32
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	bf00      	nop
 8009bb8:	20006af4 	.word	0x20006af4
 8009bbc:	20006d1c 	.word	0x20006d1c
 8009bc0:	20006b04 	.word	0x20006b04

08009bc4 <OSTaskDel>:
*********************************************************************************************************
*/

#if OS_TASK_DEL_EN > 0u
INT8U  OSTaskDel (INT8U prio)
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b086      	sub	sp, #24
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	4603      	mov	r3, r0
 8009bcc:	71fb      	strb	r3, [r7, #7]
#if (OS_FLAG_EN > 0u) && (OS_MAX_FLAGS > 0u)
    OS_FLAG_NODE *pnode;
#endif
    OS_TCB       *ptcb;
#if OS_CRITICAL_METHOD == 3u                            /* Allocate storage for CPU status register    */
    OS_CPU_SR     cpu_sr = 0u;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	617b      	str	r3, [r7, #20]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return (OS_ERR_ILLEGAL_DEL_RUN_TIME);
    }
#endif

    if (OSIntNesting > 0u) {                            /* See if trying to delete from ISR            */
 8009bd2:	4b6d      	ldr	r3, [pc, #436]	@ (8009d88 <OSTaskDel+0x1c4>)
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d001      	beq.n	8009bde <OSTaskDel+0x1a>
        return (OS_ERR_TASK_DEL_ISR);
 8009bda:	2340      	movs	r3, #64	@ 0x40
 8009bdc:	e0d0      	b.n	8009d80 <OSTaskDel+0x1bc>
    }
    if (prio == OS_TASK_IDLE_PRIO) {                    /* Not allowed to delete idle task             */
 8009bde:	79fb      	ldrb	r3, [r7, #7]
 8009be0:	2b3f      	cmp	r3, #63	@ 0x3f
 8009be2:	d101      	bne.n	8009be8 <OSTaskDel+0x24>
        return (OS_ERR_TASK_DEL_IDLE);
 8009be4:	233e      	movs	r3, #62	@ 0x3e
 8009be6:	e0cb      	b.n	8009d80 <OSTaskDel+0x1bc>
    }
#if OS_ARG_CHK_EN > 0u
    if (prio >= OS_LOWEST_PRIO) {                       /* Task priority valid ?                       */
 8009be8:	79fb      	ldrb	r3, [r7, #7]
 8009bea:	2b3e      	cmp	r3, #62	@ 0x3e
 8009bec:	d904      	bls.n	8009bf8 <OSTaskDel+0x34>
        if (prio != OS_PRIO_SELF) {
 8009bee:	79fb      	ldrb	r3, [r7, #7]
 8009bf0:	2bff      	cmp	r3, #255	@ 0xff
 8009bf2:	d001      	beq.n	8009bf8 <OSTaskDel+0x34>
            return (OS_ERR_PRIO_INVALID);
 8009bf4:	232a      	movs	r3, #42	@ 0x2a
 8009bf6:	e0c3      	b.n	8009d80 <OSTaskDel+0x1bc>
        }
    }
#endif

    OS_ENTER_CRITICAL();
 8009bf8:	2040      	movs	r0, #64	@ 0x40
 8009bfa:	f7f6 faf8 	bl	80001ee <OS_CPU_SR_Save>
 8009bfe:	6178      	str	r0, [r7, #20]
    if (prio == OS_PRIO_SELF) {                         /* See if requesting to delete self            */
 8009c00:	79fb      	ldrb	r3, [r7, #7]
 8009c02:	2bff      	cmp	r3, #255	@ 0xff
 8009c04:	d104      	bne.n	8009c10 <OSTaskDel+0x4c>
        prio = OSTCBCur->OSTCBPrio;                     /* Set priority to delete to current           */
 8009c06:	4b61      	ldr	r3, [pc, #388]	@ (8009d8c <OSTaskDel+0x1c8>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009c0e:	71fb      	strb	r3, [r7, #7]
    }
    ptcb = OSTCBPrioTbl[prio];
 8009c10:	79fb      	ldrb	r3, [r7, #7]
 8009c12:	4a5f      	ldr	r2, [pc, #380]	@ (8009d90 <OSTaskDel+0x1cc>)
 8009c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009c18:	613b      	str	r3, [r7, #16]
    if (ptcb == (OS_TCB *)0) {                          /* Task to delete must exist                   */
 8009c1a:	693b      	ldr	r3, [r7, #16]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d104      	bne.n	8009c2a <OSTaskDel+0x66>
        OS_EXIT_CRITICAL();
 8009c20:	6978      	ldr	r0, [r7, #20]
 8009c22:	f7f6 faf2 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
 8009c26:	2343      	movs	r3, #67	@ 0x43
 8009c28:	e0aa      	b.n	8009d80 <OSTaskDel+0x1bc>
    }
    if (ptcb == OS_TCB_RESERVED) {                      /* Must not be assigned to Mutex               */
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d104      	bne.n	8009c3a <OSTaskDel+0x76>
        OS_EXIT_CRITICAL();
 8009c30:	6978      	ldr	r0, [r7, #20]
 8009c32:	f7f6 faea 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_DEL);
 8009c36:	233d      	movs	r3, #61	@ 0x3d
 8009c38:	e0a2      	b.n	8009d80 <OSTaskDel+0x1bc>
    }

    OSRdyTbl[ptcb->OSTCBY] &= (OS_PRIO)~ptcb->OSTCBBitX;
 8009c3a:	693b      	ldr	r3, [r7, #16]
 8009c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c40:	461a      	mov	r2, r3
 8009c42:	4b54      	ldr	r3, [pc, #336]	@ (8009d94 <OSTaskDel+0x1d0>)
 8009c44:	5c9a      	ldrb	r2, [r3, r2]
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c4c:	43db      	mvns	r3, r3
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	6939      	ldr	r1, [r7, #16]
 8009c52:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 8009c56:	4013      	ands	r3, r2
 8009c58:	b2da      	uxtb	r2, r3
 8009c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8009d94 <OSTaskDel+0x1d0>)
 8009c5c:	545a      	strb	r2, [r3, r1]
    OS_TRACE_TASK_SUSPENDED(ptcb);
    if (OSRdyTbl[ptcb->OSTCBY] == 0u) {                 /* Make task not ready                         */
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c64:	461a      	mov	r2, r3
 8009c66:	4b4b      	ldr	r3, [pc, #300]	@ (8009d94 <OSTaskDel+0x1d0>)
 8009c68:	5c9b      	ldrb	r3, [r3, r2]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d10a      	bne.n	8009c84 <OSTaskDel+0xc0>
        OSRdyGrp           &= (OS_PRIO)~ptcb->OSTCBBitY;
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009c74:	43db      	mvns	r3, r3
 8009c76:	b2da      	uxtb	r2, r3
 8009c78:	4b47      	ldr	r3, [pc, #284]	@ (8009d98 <OSTaskDel+0x1d4>)
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	4013      	ands	r3, r2
 8009c7e:	b2da      	uxtb	r2, r3
 8009c80:	4b45      	ldr	r3, [pc, #276]	@ (8009d98 <OSTaskDel+0x1d4>)
 8009c82:	701a      	strb	r2, [r3, #0]
    }

#if (OS_EVENT_EN)
    if (ptcb->OSTCBEventPtr != (OS_EVENT *)0) {
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	69db      	ldr	r3, [r3, #28]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d005      	beq.n	8009c98 <OSTaskDel+0xd4>
        OS_EventTaskRemove(ptcb, ptcb->OSTCBEventPtr);  /* Remove this task from any event   wait list */
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	69db      	ldr	r3, [r3, #28]
 8009c90:	4619      	mov	r1, r3
 8009c92:	6938      	ldr	r0, [r7, #16]
 8009c94:	f7fe fb0e 	bl	80082b4 <OS_EventTaskRemove>
    }
#if (OS_EVENT_MULTI_EN > 0u)
    if (ptcb->OSTCBEventMultiPtr != (OS_EVENT **)0) {   /* Remove this task from any events' wait lists*/
 8009c98:	693b      	ldr	r3, [r7, #16]
 8009c9a:	6a1b      	ldr	r3, [r3, #32]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d005      	beq.n	8009cac <OSTaskDel+0xe8>
        OS_EventTaskRemoveMulti(ptcb, ptcb->OSTCBEventMultiPtr);
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	6a1b      	ldr	r3, [r3, #32]
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	6938      	ldr	r0, [r7, #16]
 8009ca8:	f7fe fb37 	bl	800831a <OS_EventTaskRemoveMulti>
    }
#endif
#endif

#if (OS_FLAG_EN > 0u) && (OS_MAX_FLAGS > 0u)
    pnode = ptcb->OSTCBFlagNode;
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cb0:	60fb      	str	r3, [r7, #12]
    if (pnode != (OS_FLAG_NODE *)0) {                   /* If task is waiting on event flag            */
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d002      	beq.n	8009cbe <OSTaskDel+0xfa>
        OS_FlagUnlink(pnode);                           /* Remove from wait list                       */
 8009cb8:	68f8      	ldr	r0, [r7, #12]
 8009cba:	f7ff fae5 	bl	8009288 <OS_FlagUnlink>
    }
#endif

    ptcb->OSTCBDly      = 0u;                           /* Prevent OSTimeTick() from updating          */
 8009cbe:	693b      	ldr	r3, [r7, #16]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	635a      	str	r2, [r3, #52]	@ 0x34
    ptcb->OSTCBStat     = OS_STAT_RDY;                  /* Prevent task from being resumed             */
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    ptcb->OSTCBStatPend = OS_STAT_PEND_OK;
 8009ccc:	693b      	ldr	r3, [r7, #16]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    if (OSLockNesting < 255u) {                         /* Make sure we don't context switch           */
 8009cd4:	4b31      	ldr	r3, [pc, #196]	@ (8009d9c <OSTaskDel+0x1d8>)
 8009cd6:	781b      	ldrb	r3, [r3, #0]
 8009cd8:	2bff      	cmp	r3, #255	@ 0xff
 8009cda:	d005      	beq.n	8009ce8 <OSTaskDel+0x124>
        OSLockNesting++;
 8009cdc:	4b2f      	ldr	r3, [pc, #188]	@ (8009d9c <OSTaskDel+0x1d8>)
 8009cde:	781b      	ldrb	r3, [r3, #0]
 8009ce0:	3301      	adds	r3, #1
 8009ce2:	b2da      	uxtb	r2, r3
 8009ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8009d9c <OSTaskDel+0x1d8>)
 8009ce6:	701a      	strb	r2, [r3, #0]
    }
    OS_EXIT_CRITICAL();                                 /* Enabling INT. ignores next instruc.         */
 8009ce8:	6978      	ldr	r0, [r7, #20]
 8009cea:	f7f6 fa8e 	bl	800020a <OS_CPU_SR_Restore>
    OS_Dummy();                                         /* ... Dummy ensures that INTs will be         */
 8009cee:	f7fe fa0b 	bl	8008108 <OS_Dummy>
    OS_ENTER_CRITICAL();                                /* ... disabled HERE!                          */
 8009cf2:	2040      	movs	r0, #64	@ 0x40
 8009cf4:	f7f6 fa7b 	bl	80001ee <OS_CPU_SR_Save>
 8009cf8:	6178      	str	r0, [r7, #20]
    if (OSLockNesting > 0u) {                           /* Remove context switch lock                  */
 8009cfa:	4b28      	ldr	r3, [pc, #160]	@ (8009d9c <OSTaskDel+0x1d8>)
 8009cfc:	781b      	ldrb	r3, [r3, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d005      	beq.n	8009d0e <OSTaskDel+0x14a>
        OSLockNesting--;
 8009d02:	4b26      	ldr	r3, [pc, #152]	@ (8009d9c <OSTaskDel+0x1d8>)
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	3b01      	subs	r3, #1
 8009d08:	b2da      	uxtb	r2, r3
 8009d0a:	4b24      	ldr	r3, [pc, #144]	@ (8009d9c <OSTaskDel+0x1d8>)
 8009d0c:	701a      	strb	r2, [r3, #0]
    }
    OSTaskDelHook(ptcb);                                /* Call user defined hook                      */
 8009d0e:	6938      	ldr	r0, [r7, #16]
 8009d10:	f7fd fd1c 	bl	800774c <OSTaskDelHook>
#if defined(OS_TLS_TBL_SIZE) && (OS_TLS_TBL_SIZE > 0u)
    OS_TLS_TaskDel(ptcb);                               /* Call TLS hook                               */
#endif
#endif

    OSTaskCtr--;                                        /* One less task being managed                 */
 8009d14:	4b22      	ldr	r3, [pc, #136]	@ (8009da0 <OSTaskDel+0x1dc>)
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	3b01      	subs	r3, #1
 8009d1a:	b2da      	uxtb	r2, r3
 8009d1c:	4b20      	ldr	r3, [pc, #128]	@ (8009da0 <OSTaskDel+0x1dc>)
 8009d1e:	701a      	strb	r2, [r3, #0]
    OSTCBPrioTbl[prio] = (OS_TCB *)0;                   /* Clear old priority entry                    */
 8009d20:	79fb      	ldrb	r3, [r7, #7]
 8009d22:	4a1b      	ldr	r2, [pc, #108]	@ (8009d90 <OSTaskDel+0x1cc>)
 8009d24:	2100      	movs	r1, #0
 8009d26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    if (ptcb->OSTCBPrev == (OS_TCB *)0) {               /* Remove from TCB chain                       */
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	699b      	ldr	r3, [r3, #24]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d108      	bne.n	8009d44 <OSTaskDel+0x180>
        ptcb->OSTCBNext->OSTCBPrev = (OS_TCB *)0;
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	695b      	ldr	r3, [r3, #20]
 8009d36:	2200      	movs	r2, #0
 8009d38:	619a      	str	r2, [r3, #24]
        OSTCBList                  = ptcb->OSTCBNext;
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	695b      	ldr	r3, [r3, #20]
 8009d3e:	4a19      	ldr	r2, [pc, #100]	@ (8009da4 <OSTaskDel+0x1e0>)
 8009d40:	6013      	str	r3, [r2, #0]
 8009d42:	e009      	b.n	8009d58 <OSTaskDel+0x194>
    } else {
        ptcb->OSTCBPrev->OSTCBNext = ptcb->OSTCBNext;
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	699b      	ldr	r3, [r3, #24]
 8009d48:	693a      	ldr	r2, [r7, #16]
 8009d4a:	6952      	ldr	r2, [r2, #20]
 8009d4c:	615a      	str	r2, [r3, #20]
        ptcb->OSTCBNext->OSTCBPrev = ptcb->OSTCBPrev;
 8009d4e:	693b      	ldr	r3, [r7, #16]
 8009d50:	695b      	ldr	r3, [r3, #20]
 8009d52:	693a      	ldr	r2, [r7, #16]
 8009d54:	6992      	ldr	r2, [r2, #24]
 8009d56:	619a      	str	r2, [r3, #24]
    }
    ptcb->OSTCBNext     = OSTCBFreeList;                /* Return TCB to free TCB list                 */
 8009d58:	4b13      	ldr	r3, [pc, #76]	@ (8009da8 <OSTaskDel+0x1e4>)
 8009d5a:	681a      	ldr	r2, [r3, #0]
 8009d5c:	693b      	ldr	r3, [r7, #16]
 8009d5e:	615a      	str	r2, [r3, #20]
    OSTCBFreeList       = ptcb;
 8009d60:	4a11      	ldr	r2, [pc, #68]	@ (8009da8 <OSTaskDel+0x1e4>)
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	6013      	str	r3, [r2, #0]
#if OS_TASK_NAME_EN > 0u
    ptcb->OSTCBTaskName = (INT8U *)(void *)"?";
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	4a10      	ldr	r2, [pc, #64]	@ (8009dac <OSTaskDel+0x1e8>)
 8009d6a:	655a      	str	r2, [r3, #84]	@ 0x54
#endif
    OS_EXIT_CRITICAL();
 8009d6c:	6978      	ldr	r0, [r7, #20]
 8009d6e:	f7f6 fa4c 	bl	800020a <OS_CPU_SR_Restore>
    if (OSRunning == OS_TRUE) {
 8009d72:	4b0f      	ldr	r3, [pc, #60]	@ (8009db0 <OSTaskDel+0x1ec>)
 8009d74:	781b      	ldrb	r3, [r3, #0]
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d101      	bne.n	8009d7e <OSTaskDel+0x1ba>
        OS_Sched();                                     /* Find new highest priority task              */
 8009d7a:	f7fe fc9d 	bl	80086b8 <OS_Sched>
    }
    return (OS_ERR_NONE);
 8009d7e:	2300      	movs	r3, #0
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3718      	adds	r7, #24
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	20006af4 	.word	0x20006af4
 8009d8c:	20006d0c 	.word	0x20006d0c
 8009d90:	20006d1c 	.word	0x20006d1c
 8009d94:	20006afc 	.word	0x20006afc
 8009d98:	20006af8 	.word	0x20006af8
 8009d9c:	20006af5 	.word	0x20006af5
 8009da0:	20006b05 	.word	0x20006b05
 8009da4:	20006d18 	.word	0x20006d18
 8009da8:	20006d10 	.word	0x20006d10
 8009dac:	0800d3a4 	.word	0x0800d3a4
 8009db0:	20006b04 	.word	0x20006b04

08009db4 <OSTaskNameSet>:
*/
#if OS_TASK_NAME_EN > 0u
void  OSTaskNameSet (INT8U   prio,
                     INT8U  *pname,
                     INT8U  *perr)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b086      	sub	sp, #24
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	4603      	mov	r3, r0
 8009dbc:	60b9      	str	r1, [r7, #8]
 8009dbe:	607a      	str	r2, [r7, #4]
 8009dc0:	73fb      	strb	r3, [r7, #15]
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3u                         /* Allocate storage for CPU status register       */
    OS_CPU_SR  cpu_sr = 0u;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (prio > OS_LOWEST_PRIO) {                     /* Task priority valid ?                          */
 8009dc6:	7bfb      	ldrb	r3, [r7, #15]
 8009dc8:	2b3f      	cmp	r3, #63	@ 0x3f
 8009dca:	d906      	bls.n	8009dda <OSTaskNameSet+0x26>
        if (prio != OS_PRIO_SELF) {
 8009dcc:	7bfb      	ldrb	r3, [r7, #15]
 8009dce:	2bff      	cmp	r3, #255	@ 0xff
 8009dd0:	d003      	beq.n	8009dda <OSTaskNameSet+0x26>
            *perr = OS_ERR_PRIO_INVALID;             /* No                                             */
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	222a      	movs	r2, #42	@ 0x2a
 8009dd6:	701a      	strb	r2, [r3, #0]
            return;
 8009dd8:	e03c      	b.n	8009e54 <OSTaskNameSet+0xa0>
        }
    }
    if (pname == (INT8U *)0) {                       /* Is 'pname' a NULL pointer?                     */
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d103      	bne.n	8009de8 <OSTaskNameSet+0x34>
        *perr = OS_ERR_PNAME_NULL;                   /* Yes                                            */
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	220c      	movs	r2, #12
 8009de4:	701a      	strb	r2, [r3, #0]
        return;
 8009de6:	e035      	b.n	8009e54 <OSTaskNameSet+0xa0>
    }
#endif
    if (OSIntNesting > 0u) {                         /* See if trying to call from an ISR              */
 8009de8:	4b1c      	ldr	r3, [pc, #112]	@ (8009e5c <OSTaskNameSet+0xa8>)
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d003      	beq.n	8009df8 <OSTaskNameSet+0x44>
        *perr = OS_ERR_NAME_SET_ISR;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2212      	movs	r2, #18
 8009df4:	701a      	strb	r2, [r3, #0]
        return;
 8009df6:	e02d      	b.n	8009e54 <OSTaskNameSet+0xa0>
    }
    OS_ENTER_CRITICAL();
 8009df8:	2040      	movs	r0, #64	@ 0x40
 8009dfa:	f7f6 f9f8 	bl	80001ee <OS_CPU_SR_Save>
 8009dfe:	6178      	str	r0, [r7, #20]
    if (prio == OS_PRIO_SELF) {                      /* See if caller desires to set it's own name     */
 8009e00:	7bfb      	ldrb	r3, [r7, #15]
 8009e02:	2bff      	cmp	r3, #255	@ 0xff
 8009e04:	d104      	bne.n	8009e10 <OSTaskNameSet+0x5c>
        prio = OSTCBCur->OSTCBPrio;
 8009e06:	4b16      	ldr	r3, [pc, #88]	@ (8009e60 <OSTaskNameSet+0xac>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009e0e:	73fb      	strb	r3, [r7, #15]
    }
    ptcb = OSTCBPrioTbl[prio];
 8009e10:	7bfb      	ldrb	r3, [r7, #15]
 8009e12:	4a14      	ldr	r2, [pc, #80]	@ (8009e64 <OSTaskNameSet+0xb0>)
 8009e14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009e18:	613b      	str	r3, [r7, #16]
    if (ptcb == (OS_TCB *)0) {                       /* Does task exist?                               */
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d106      	bne.n	8009e2e <OSTaskNameSet+0x7a>
        OS_EXIT_CRITICAL();                          /* No                                             */
 8009e20:	6978      	ldr	r0, [r7, #20]
 8009e22:	f7f6 f9f2 	bl	800020a <OS_CPU_SR_Restore>
        *perr = OS_ERR_TASK_NOT_EXIST;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2243      	movs	r2, #67	@ 0x43
 8009e2a:	701a      	strb	r2, [r3, #0]
        return;
 8009e2c:	e012      	b.n	8009e54 <OSTaskNameSet+0xa0>
    }
    if (ptcb == OS_TCB_RESERVED) {                   /* Task assigned to a Mutex?                      */
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	2b01      	cmp	r3, #1
 8009e32:	d106      	bne.n	8009e42 <OSTaskNameSet+0x8e>
        OS_EXIT_CRITICAL();                          /* Yes                                            */
 8009e34:	6978      	ldr	r0, [r7, #20]
 8009e36:	f7f6 f9e8 	bl	800020a <OS_CPU_SR_Restore>
        *perr = OS_ERR_TASK_NOT_EXIST;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2243      	movs	r2, #67	@ 0x43
 8009e3e:	701a      	strb	r2, [r3, #0]
        return;
 8009e40:	e008      	b.n	8009e54 <OSTaskNameSet+0xa0>
    }
    ptcb->OSTCBTaskName = pname;
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	68ba      	ldr	r2, [r7, #8]
 8009e46:	655a      	str	r2, [r3, #84]	@ 0x54
    OS_TRACE_TASK_NAME_SET(ptcb);
    OS_EXIT_CRITICAL();
 8009e48:	6978      	ldr	r0, [r7, #20]
 8009e4a:	f7f6 f9de 	bl	800020a <OS_CPU_SR_Restore>
    *perr               = OS_ERR_NONE;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2200      	movs	r2, #0
 8009e52:	701a      	strb	r2, [r3, #0]
}
 8009e54:	3718      	adds	r7, #24
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}
 8009e5a:	bf00      	nop
 8009e5c:	20006af4 	.word	0x20006af4
 8009e60:	20006d0c 	.word	0x20006d0c
 8009e64:	20006d1c 	.word	0x20006d1c

08009e68 <OSTaskStkChk>:
*********************************************************************************************************
*/
#if (OS_TASK_STAT_STK_CHK_EN > 0u) && (OS_TASK_CREATE_EXT_EN > 0u)
INT8U  OSTaskStkChk (INT8U         prio,
                     OS_STK_DATA  *p_stk_data)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b088      	sub	sp, #32
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	4603      	mov	r3, r0
 8009e70:	6039      	str	r1, [r7, #0]
 8009e72:	71fb      	strb	r3, [r7, #7]
    OS_TCB    *ptcb;
    OS_STK    *pchk;
    INT32U     nfree;
    INT32U     size;
#if OS_CRITICAL_METHOD == 3u                           /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0u;
 8009e74:	2300      	movs	r3, #0
 8009e76:	617b      	str	r3, [r7, #20]
#endif



#if OS_ARG_CHK_EN > 0u
    if (prio > OS_LOWEST_PRIO) {                       /* Make sure task priority is valid             */
 8009e78:	79fb      	ldrb	r3, [r7, #7]
 8009e7a:	2b3f      	cmp	r3, #63	@ 0x3f
 8009e7c:	d904      	bls.n	8009e88 <OSTaskStkChk+0x20>
        if (prio != OS_PRIO_SELF) {
 8009e7e:	79fb      	ldrb	r3, [r7, #7]
 8009e80:	2bff      	cmp	r3, #255	@ 0xff
 8009e82:	d001      	beq.n	8009e88 <OSTaskStkChk+0x20>
            return (OS_ERR_PRIO_INVALID);
 8009e84:	232a      	movs	r3, #42	@ 0x2a
 8009e86:	e054      	b.n	8009f32 <OSTaskStkChk+0xca>
        }
    }
    if (p_stk_data == (OS_STK_DATA *)0) {              /* Validate 'p_stk_data'                        */
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d101      	bne.n	8009e92 <OSTaskStkChk+0x2a>
        return (OS_ERR_PDATA_NULL);
 8009e8e:	2309      	movs	r3, #9
 8009e90:	e04f      	b.n	8009f32 <OSTaskStkChk+0xca>
    }
#endif
    p_stk_data->OSFree = 0u;                           /* Assume failure, set to 0 size                */
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	2200      	movs	r2, #0
 8009e96:	601a      	str	r2, [r3, #0]
    p_stk_data->OSUsed = 0u;
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	605a      	str	r2, [r3, #4]
    OS_ENTER_CRITICAL();
 8009e9e:	2040      	movs	r0, #64	@ 0x40
 8009ea0:	f7f6 f9a5 	bl	80001ee <OS_CPU_SR_Save>
 8009ea4:	6178      	str	r0, [r7, #20]
    if (prio == OS_PRIO_SELF) {                        /* See if check for SELF                        */
 8009ea6:	79fb      	ldrb	r3, [r7, #7]
 8009ea8:	2bff      	cmp	r3, #255	@ 0xff
 8009eaa:	d104      	bne.n	8009eb6 <OSTaskStkChk+0x4e>
        prio = OSTCBCur->OSTCBPrio;
 8009eac:	4b23      	ldr	r3, [pc, #140]	@ (8009f3c <OSTaskStkChk+0xd4>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009eb4:	71fb      	strb	r3, [r7, #7]
    }
    ptcb = OSTCBPrioTbl[prio];
 8009eb6:	79fb      	ldrb	r3, [r7, #7]
 8009eb8:	4a21      	ldr	r2, [pc, #132]	@ (8009f40 <OSTaskStkChk+0xd8>)
 8009eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ebe:	613b      	str	r3, [r7, #16]
    if (ptcb == (OS_TCB *)0) {                         /* Make sure task exist                         */
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d104      	bne.n	8009ed0 <OSTaskStkChk+0x68>
        OS_EXIT_CRITICAL();
 8009ec6:	6978      	ldr	r0, [r7, #20]
 8009ec8:	f7f6 f99f 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
 8009ecc:	2343      	movs	r3, #67	@ 0x43
 8009ece:	e030      	b.n	8009f32 <OSTaskStkChk+0xca>
    }
    if (ptcb == OS_TCB_RESERVED) {
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d104      	bne.n	8009ee0 <OSTaskStkChk+0x78>
        OS_EXIT_CRITICAL();
 8009ed6:	6978      	ldr	r0, [r7, #20]
 8009ed8:	f7f6 f997 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
 8009edc:	2343      	movs	r3, #67	@ 0x43
 8009ede:	e028      	b.n	8009f32 <OSTaskStkChk+0xca>
    }
    if ((ptcb->OSTCBOpt & OS_TASK_OPT_STK_CHK) == 0u) { /* Make sure stack checking option is set      */
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	8a1b      	ldrh	r3, [r3, #16]
 8009ee4:	f003 0301 	and.w	r3, r3, #1
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d104      	bne.n	8009ef6 <OSTaskStkChk+0x8e>
        OS_EXIT_CRITICAL();
 8009eec:	6978      	ldr	r0, [r7, #20]
 8009eee:	f7f6 f98c 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_OPT);
 8009ef2:	2345      	movs	r3, #69	@ 0x45
 8009ef4:	e01d      	b.n	8009f32 <OSTaskStkChk+0xca>
    }
    nfree = 0u;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	61bb      	str	r3, [r7, #24]
    size  = ptcb->OSTCBStkSize;
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	68db      	ldr	r3, [r3, #12]
 8009efe:	60fb      	str	r3, [r7, #12]
    pchk  = ptcb->OSTCBStkBottom;
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	61fb      	str	r3, [r7, #28]
    OS_EXIT_CRITICAL();
 8009f06:	6978      	ldr	r0, [r7, #20]
 8009f08:	f7f6 f97f 	bl	800020a <OS_CPU_SR_Restore>
#if OS_STK_GROWTH == 1u
    while (*pchk++ == (OS_STK)0) {                    /* Compute the number of zero entries on the stk */
 8009f0c:	e002      	b.n	8009f14 <OSTaskStkChk+0xac>
        nfree++;
 8009f0e:	69bb      	ldr	r3, [r7, #24]
 8009f10:	3301      	adds	r3, #1
 8009f12:	61bb      	str	r3, [r7, #24]
    while (*pchk++ == (OS_STK)0) {                    /* Compute the number of zero entries on the stk */
 8009f14:	69fb      	ldr	r3, [r7, #28]
 8009f16:	1d1a      	adds	r2, r3, #4
 8009f18:	61fa      	str	r2, [r7, #28]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d0f6      	beq.n	8009f0e <OSTaskStkChk+0xa6>
#else
    while (*pchk-- == (OS_STK)0) {
        nfree++;
    }
#endif
    p_stk_data->OSFree = nfree;                       /* Store   number of free entries on the stk     */
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	69ba      	ldr	r2, [r7, #24]
 8009f24:	601a      	str	r2, [r3, #0]
    p_stk_data->OSUsed = size - nfree;                /* Compute number of entries used on the stk     */
 8009f26:	68fa      	ldr	r2, [r7, #12]
 8009f28:	69bb      	ldr	r3, [r7, #24]
 8009f2a:	1ad2      	subs	r2, r2, r3
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	605a      	str	r2, [r3, #4]
    return (OS_ERR_NONE);
 8009f30:	2300      	movs	r3, #0
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3720      	adds	r7, #32
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}
 8009f3a:	bf00      	nop
 8009f3c:	20006d0c 	.word	0x20006d0c
 8009f40:	20006d1c 	.word	0x20006d1c

08009f44 <OSTaskSuspend>:
*********************************************************************************************************
*/

#if OS_TASK_SUSPEND_EN > 0u
INT8U  OSTaskSuspend (INT8U prio)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b086      	sub	sp, #24
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	71fb      	strb	r3, [r7, #7]
    BOOLEAN    self;
    OS_TCB    *ptcb;
    INT8U      y;
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	613b      	str	r3, [r7, #16]
#endif



#if OS_ARG_CHK_EN > 0u
    if (prio == OS_TASK_IDLE_PRIO) {                            /* Not allowed to suspend idle task    */
 8009f52:	79fb      	ldrb	r3, [r7, #7]
 8009f54:	2b3f      	cmp	r3, #63	@ 0x3f
 8009f56:	d101      	bne.n	8009f5c <OSTaskSuspend+0x18>
        return (OS_ERR_TASK_SUSPEND_IDLE);
 8009f58:	2347      	movs	r3, #71	@ 0x47
 8009f5a:	e06a      	b.n	800a032 <OSTaskSuspend+0xee>
    }
    if (prio >= OS_LOWEST_PRIO) {                               /* Task priority valid ?               */
 8009f5c:	79fb      	ldrb	r3, [r7, #7]
 8009f5e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f60:	d904      	bls.n	8009f6c <OSTaskSuspend+0x28>
        if (prio != OS_PRIO_SELF) {
 8009f62:	79fb      	ldrb	r3, [r7, #7]
 8009f64:	2bff      	cmp	r3, #255	@ 0xff
 8009f66:	d001      	beq.n	8009f6c <OSTaskSuspend+0x28>
            return (OS_ERR_PRIO_INVALID);
 8009f68:	232a      	movs	r3, #42	@ 0x2a
 8009f6a:	e062      	b.n	800a032 <OSTaskSuspend+0xee>
        }
    }
#endif
    OS_ENTER_CRITICAL();
 8009f6c:	2040      	movs	r0, #64	@ 0x40
 8009f6e:	f7f6 f93e 	bl	80001ee <OS_CPU_SR_Save>
 8009f72:	6138      	str	r0, [r7, #16]
    if (prio == OS_PRIO_SELF) {                                 /* See if suspend SELF                 */
 8009f74:	79fb      	ldrb	r3, [r7, #7]
 8009f76:	2bff      	cmp	r3, #255	@ 0xff
 8009f78:	d107      	bne.n	8009f8a <OSTaskSuspend+0x46>
        prio = OSTCBCur->OSTCBPrio;
 8009f7a:	4b30      	ldr	r3, [pc, #192]	@ (800a03c <OSTaskSuspend+0xf8>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009f82:	71fb      	strb	r3, [r7, #7]
        self = OS_TRUE;
 8009f84:	2301      	movs	r3, #1
 8009f86:	75fb      	strb	r3, [r7, #23]
 8009f88:	e00b      	b.n	8009fa2 <OSTaskSuspend+0x5e>
    } else if (prio == OSTCBCur->OSTCBPrio) {                   /* See if suspending self              */
 8009f8a:	4b2c      	ldr	r3, [pc, #176]	@ (800a03c <OSTaskSuspend+0xf8>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009f92:	79fa      	ldrb	r2, [r7, #7]
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d102      	bne.n	8009f9e <OSTaskSuspend+0x5a>
        self = OS_TRUE;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	75fb      	strb	r3, [r7, #23]
 8009f9c:	e001      	b.n	8009fa2 <OSTaskSuspend+0x5e>
    } else {
        self = OS_FALSE;                                        /* No suspending another task          */
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	75fb      	strb	r3, [r7, #23]
    }
    ptcb = OSTCBPrioTbl[prio];
 8009fa2:	79fb      	ldrb	r3, [r7, #7]
 8009fa4:	4a26      	ldr	r2, [pc, #152]	@ (800a040 <OSTaskSuspend+0xfc>)
 8009fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009faa:	60fb      	str	r3, [r7, #12]
    if (ptcb == (OS_TCB *)0) {                                  /* Task to suspend must exist          */
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d104      	bne.n	8009fbc <OSTaskSuspend+0x78>
        OS_EXIT_CRITICAL();
 8009fb2:	6938      	ldr	r0, [r7, #16]
 8009fb4:	f7f6 f929 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_SUSPEND_PRIO);
 8009fb8:	2348      	movs	r3, #72	@ 0x48
 8009fba:	e03a      	b.n	800a032 <OSTaskSuspend+0xee>
    }
    if (ptcb == OS_TCB_RESERVED) {                              /* See if assigned to Mutex            */
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	d104      	bne.n	8009fcc <OSTaskSuspend+0x88>
        OS_EXIT_CRITICAL();
 8009fc2:	6938      	ldr	r0, [r7, #16]
 8009fc4:	f7f6 f921 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
 8009fc8:	2343      	movs	r3, #67	@ 0x43
 8009fca:	e032      	b.n	800a032 <OSTaskSuspend+0xee>
    }
    y            = ptcb->OSTCBY;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009fd2:	72fb      	strb	r3, [r7, #11]
    OSRdyTbl[y] &= (OS_PRIO)~ptcb->OSTCBBitX;                   /* Make task not ready                 */
 8009fd4:	7afb      	ldrb	r3, [r7, #11]
 8009fd6:	4a1b      	ldr	r2, [pc, #108]	@ (800a044 <OSTaskSuspend+0x100>)
 8009fd8:	5cd1      	ldrb	r1, [r2, r3]
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009fe0:	43db      	mvns	r3, r3
 8009fe2:	b2da      	uxtb	r2, r3
 8009fe4:	7afb      	ldrb	r3, [r7, #11]
 8009fe6:	400a      	ands	r2, r1
 8009fe8:	b2d1      	uxtb	r1, r2
 8009fea:	4a16      	ldr	r2, [pc, #88]	@ (800a044 <OSTaskSuspend+0x100>)
 8009fec:	54d1      	strb	r1, [r2, r3]
    if (OSRdyTbl[y] == 0u) {
 8009fee:	7afb      	ldrb	r3, [r7, #11]
 8009ff0:	4a14      	ldr	r2, [pc, #80]	@ (800a044 <OSTaskSuspend+0x100>)
 8009ff2:	5cd3      	ldrb	r3, [r2, r3]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d10a      	bne.n	800a00e <OSTaskSuspend+0xca>
        OSRdyGrp &= (OS_PRIO)~ptcb->OSTCBBitY;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009ffe:	43db      	mvns	r3, r3
 800a000:	b2da      	uxtb	r2, r3
 800a002:	4b11      	ldr	r3, [pc, #68]	@ (800a048 <OSTaskSuspend+0x104>)
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	4013      	ands	r3, r2
 800a008:	b2da      	uxtb	r2, r3
 800a00a:	4b0f      	ldr	r3, [pc, #60]	@ (800a048 <OSTaskSuspend+0x104>)
 800a00c:	701a      	strb	r2, [r3, #0]
    }
    ptcb->OSTCBStat |= OS_STAT_SUSPEND;                         /* Status of task is 'SUSPENDED'       */
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a014:	f043 0308 	orr.w	r3, r3, #8
 800a018:	b2da      	uxtb	r2, r3
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    OS_EXIT_CRITICAL();
 800a020:	6938      	ldr	r0, [r7, #16]
 800a022:	f7f6 f8f2 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_TASK_SUSPEND(ptcb);
    OS_TRACE_TASK_SUSPENDED(ptcb);
    if (self == OS_TRUE) {                                      /* Context switch only if SELF         */
 800a026:	7dfb      	ldrb	r3, [r7, #23]
 800a028:	2b01      	cmp	r3, #1
 800a02a:	d101      	bne.n	800a030 <OSTaskSuspend+0xec>
        OS_Sched();                                             /* Find new highest priority task      */
 800a02c:	f7fe fb44 	bl	80086b8 <OS_Sched>
    }
    return (OS_ERR_NONE);
 800a030:	2300      	movs	r3, #0
}
 800a032:	4618      	mov	r0, r3
 800a034:	3718      	adds	r7, #24
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	20006d0c 	.word	0x20006d0c
 800a040:	20006d1c 	.word	0x20006d1c
 800a044:	20006afc 	.word	0x20006afc
 800a048:	20006af8 	.word	0x20006af8

0800a04c <OS_TaskReturn>:
* Note(s)    : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_TaskReturn (void)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	af00      	add	r7, sp, #0
    OSTaskReturnHook(OSTCBCur);                   /* Call hook to let user decide on what to do        */
 800a050:	4b04      	ldr	r3, [pc, #16]	@ (800a064 <OS_TaskReturn+0x18>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4618      	mov	r0, r3
 800a056:	f7fd fb8a 	bl	800776e <OSTaskReturnHook>

#if OS_TASK_DEL_EN > 0u
    (void)OSTaskDel(OS_PRIO_SELF);                /* Delete task if it accidentally returns!           */
 800a05a:	20ff      	movs	r0, #255	@ 0xff
 800a05c:	f7ff fdb2 	bl	8009bc4 <OSTaskDel>
#else
    for (;;) {
        OSTimeDly(OS_TICKS_PER_SEC);
    }
#endif
}
 800a060:	bf00      	nop
 800a062:	bd80      	pop	{r7, pc}
 800a064:	20006d0c 	.word	0x20006d0c

0800a068 <OS_TaskStkClr>:
*/
#if (OS_TASK_STAT_STK_CHK_EN > 0u) && (OS_TASK_CREATE_EXT_EN > 0u)
void  OS_TaskStkClr (OS_STK  *pbos,
                     INT32U   size,
                     INT16U   opt)
{
 800a068:	b480      	push	{r7}
 800a06a:	b085      	sub	sp, #20
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60f8      	str	r0, [r7, #12]
 800a070:	60b9      	str	r1, [r7, #8]
 800a072:	4613      	mov	r3, r2
 800a074:	80fb      	strh	r3, [r7, #6]
    if ((opt & OS_TASK_OPT_STK_CHK) != 0x0000u) {      /* See if stack checking has been enabled       */
 800a076:	88fb      	ldrh	r3, [r7, #6]
 800a078:	f003 0301 	and.w	r3, r3, #1
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d010      	beq.n	800a0a2 <OS_TaskStkClr+0x3a>
        if ((opt & OS_TASK_OPT_STK_CLR) != 0x0000u) {  /* See if stack needs to be cleared             */
 800a080:	88fb      	ldrh	r3, [r7, #6]
 800a082:	f003 0302 	and.w	r3, r3, #2
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00b      	beq.n	800a0a2 <OS_TaskStkClr+0x3a>
#if OS_STK_GROWTH == 1u
            while (size > 0u) {                        /* Stack grows from HIGH to LOW memory          */
 800a08a:	e007      	b.n	800a09c <OS_TaskStkClr+0x34>
                size--;
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	3b01      	subs	r3, #1
 800a090:	60bb      	str	r3, [r7, #8]
                *pbos++ = (OS_STK)0;                   /* Clear from bottom of stack and up!           */
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	1d1a      	adds	r2, r3, #4
 800a096:	60fa      	str	r2, [r7, #12]
 800a098:	2200      	movs	r2, #0
 800a09a:	601a      	str	r2, [r3, #0]
            while (size > 0u) {                        /* Stack grows from HIGH to LOW memory          */
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d1f4      	bne.n	800a08c <OS_TaskStkClr+0x24>
                *pbos-- = (OS_STK)0;                   /* Clear from bottom of stack and down          */
            }
#endif
        }
    }
}
 800a0a2:	bf00      	nop
 800a0a4:	3714      	adds	r7, #20
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ac:	4770      	bx	lr
	...

0800a0b0 <OSTimeDly>:
* Returns    : none
*********************************************************************************************************
*/

void  OSTimeDly (INT32U ticks)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
    INT8U      y;
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	60fb      	str	r3, [r7, #12]
#endif



    if (OSIntNesting > 0u) {                     /* See if trying to call from an ISR                  */
 800a0bc:	4b21      	ldr	r3, [pc, #132]	@ (800a144 <OSTimeDly+0x94>)
 800a0be:	781b      	ldrb	r3, [r3, #0]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d138      	bne.n	800a136 <OSTimeDly+0x86>
        return;
    }
    if (OSLockNesting > 0u) {                    /* See if called with scheduler locked                */
 800a0c4:	4b20      	ldr	r3, [pc, #128]	@ (800a148 <OSTimeDly+0x98>)
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d136      	bne.n	800a13a <OSTimeDly+0x8a>
        return;
    }
    if (ticks > 0u) {                            /* 0 means no delay!                                  */
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d034      	beq.n	800a13c <OSTimeDly+0x8c>
        OS_ENTER_CRITICAL();
 800a0d2:	2040      	movs	r0, #64	@ 0x40
 800a0d4:	f7f6 f88b 	bl	80001ee <OS_CPU_SR_Save>
 800a0d8:	60f8      	str	r0, [r7, #12]
        y            =  OSTCBCur->OSTCBY;        /* Delay current task                                 */
 800a0da:	4b1c      	ldr	r3, [pc, #112]	@ (800a14c <OSTimeDly+0x9c>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a0e2:	72fb      	strb	r3, [r7, #11]
        OSRdyTbl[y] &= (OS_PRIO)~OSTCBCur->OSTCBBitX;
 800a0e4:	7afb      	ldrb	r3, [r7, #11]
 800a0e6:	4a1a      	ldr	r2, [pc, #104]	@ (800a150 <OSTimeDly+0xa0>)
 800a0e8:	5cd1      	ldrb	r1, [r2, r3]
 800a0ea:	4b18      	ldr	r3, [pc, #96]	@ (800a14c <OSTimeDly+0x9c>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a0f2:	43db      	mvns	r3, r3
 800a0f4:	b2da      	uxtb	r2, r3
 800a0f6:	7afb      	ldrb	r3, [r7, #11]
 800a0f8:	400a      	ands	r2, r1
 800a0fa:	b2d1      	uxtb	r1, r2
 800a0fc:	4a14      	ldr	r2, [pc, #80]	@ (800a150 <OSTimeDly+0xa0>)
 800a0fe:	54d1      	strb	r1, [r2, r3]
        OS_TRACE_TASK_SUSPENDED(OSTCBCur);
        if (OSRdyTbl[y] == 0u) {
 800a100:	7afb      	ldrb	r3, [r7, #11]
 800a102:	4a13      	ldr	r2, [pc, #76]	@ (800a150 <OSTimeDly+0xa0>)
 800a104:	5cd3      	ldrb	r3, [r2, r3]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d10b      	bne.n	800a122 <OSTimeDly+0x72>
            OSRdyGrp &= (OS_PRIO)~OSTCBCur->OSTCBBitY;
 800a10a:	4b10      	ldr	r3, [pc, #64]	@ (800a14c <OSTimeDly+0x9c>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a112:	43db      	mvns	r3, r3
 800a114:	b2da      	uxtb	r2, r3
 800a116:	4b0f      	ldr	r3, [pc, #60]	@ (800a154 <OSTimeDly+0xa4>)
 800a118:	781b      	ldrb	r3, [r3, #0]
 800a11a:	4013      	ands	r3, r2
 800a11c:	b2da      	uxtb	r2, r3
 800a11e:	4b0d      	ldr	r3, [pc, #52]	@ (800a154 <OSTimeDly+0xa4>)
 800a120:	701a      	strb	r2, [r3, #0]
        }
        OSTCBCur->OSTCBDly = ticks;              /* Load ticks in TCB                                  */
 800a122:	4b0a      	ldr	r3, [pc, #40]	@ (800a14c <OSTimeDly+0x9c>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	687a      	ldr	r2, [r7, #4]
 800a128:	635a      	str	r2, [r3, #52]	@ 0x34
        OS_TRACE_TASK_DLY(ticks);
        OS_EXIT_CRITICAL();
 800a12a:	68f8      	ldr	r0, [r7, #12]
 800a12c:	f7f6 f86d 	bl	800020a <OS_CPU_SR_Restore>
        OS_Sched();                              /* Find next task to run!                             */
 800a130:	f7fe fac2 	bl	80086b8 <OS_Sched>
 800a134:	e002      	b.n	800a13c <OSTimeDly+0x8c>
        return;
 800a136:	bf00      	nop
 800a138:	e000      	b.n	800a13c <OSTimeDly+0x8c>
        return;
 800a13a:	bf00      	nop
    }
}
 800a13c:	3710      	adds	r7, #16
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}
 800a142:	bf00      	nop
 800a144:	20006af4 	.word	0x20006af4
 800a148:	20006af5 	.word	0x20006af5
 800a14c:	20006d0c 	.word	0x20006d0c
 800a150:	20006afc 	.word	0x20006afc
 800a154:	20006af8 	.word	0x20006af8

0800a158 <OSTimeDlyHMSM>:
#if OS_TIME_DLY_HMSM_EN > 0u
INT8U  OSTimeDlyHMSM (INT8U   hours,
                      INT8U   minutes,
                      INT8U   seconds,
                      INT16U  ms)
{
 800a158:	b590      	push	{r4, r7, lr}
 800a15a:	b085      	sub	sp, #20
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	4604      	mov	r4, r0
 800a160:	4608      	mov	r0, r1
 800a162:	4611      	mov	r1, r2
 800a164:	461a      	mov	r2, r3
 800a166:	4623      	mov	r3, r4
 800a168:	71fb      	strb	r3, [r7, #7]
 800a16a:	4603      	mov	r3, r0
 800a16c:	71bb      	strb	r3, [r7, #6]
 800a16e:	460b      	mov	r3, r1
 800a170:	717b      	strb	r3, [r7, #5]
 800a172:	4613      	mov	r3, r2
 800a174:	807b      	strh	r3, [r7, #2]
    INT32U ticks;


    if (OSIntNesting > 0u) {                     /* See if trying to call from an ISR                  */
 800a176:	4b27      	ldr	r3, [pc, #156]	@ (800a214 <OSTimeDlyHMSM+0xbc>)
 800a178:	781b      	ldrb	r3, [r3, #0]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d001      	beq.n	800a182 <OSTimeDlyHMSM+0x2a>
        return (OS_ERR_TIME_DLY_ISR);
 800a17e:	2355      	movs	r3, #85	@ 0x55
 800a180:	e043      	b.n	800a20a <OSTimeDlyHMSM+0xb2>
    }
    if (OSLockNesting > 0u) {                    /* See if called with scheduler locked                */
 800a182:	4b25      	ldr	r3, [pc, #148]	@ (800a218 <OSTimeDlyHMSM+0xc0>)
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d001      	beq.n	800a18e <OSTimeDlyHMSM+0x36>
        return (OS_ERR_SCHED_LOCKED);
 800a18a:	2332      	movs	r3, #50	@ 0x32
 800a18c:	e03d      	b.n	800a20a <OSTimeDlyHMSM+0xb2>
    }
#if OS_ARG_CHK_EN > 0u
    if (hours == 0u) {
 800a18e:	79fb      	ldrb	r3, [r7, #7]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d10a      	bne.n	800a1aa <OSTimeDlyHMSM+0x52>
        if (minutes == 0u) {
 800a194:	79bb      	ldrb	r3, [r7, #6]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d107      	bne.n	800a1aa <OSTimeDlyHMSM+0x52>
            if (seconds == 0u) {
 800a19a:	797b      	ldrb	r3, [r7, #5]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d104      	bne.n	800a1aa <OSTimeDlyHMSM+0x52>
                if (ms == 0u) {
 800a1a0:	887b      	ldrh	r3, [r7, #2]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d101      	bne.n	800a1aa <OSTimeDlyHMSM+0x52>
                    return (OS_ERR_TIME_ZERO_DLY);
 800a1a6:	2354      	movs	r3, #84	@ 0x54
 800a1a8:	e02f      	b.n	800a20a <OSTimeDlyHMSM+0xb2>
                }
            }
        }
    }
    if (minutes > 59u) {
 800a1aa:	79bb      	ldrb	r3, [r7, #6]
 800a1ac:	2b3b      	cmp	r3, #59	@ 0x3b
 800a1ae:	d901      	bls.n	800a1b4 <OSTimeDlyHMSM+0x5c>
        return (OS_ERR_TIME_INVALID_MINUTES);    /* Validate arguments to be within range              */
 800a1b0:	2351      	movs	r3, #81	@ 0x51
 800a1b2:	e02a      	b.n	800a20a <OSTimeDlyHMSM+0xb2>
    }
    if (seconds > 59u) {
 800a1b4:	797b      	ldrb	r3, [r7, #5]
 800a1b6:	2b3b      	cmp	r3, #59	@ 0x3b
 800a1b8:	d901      	bls.n	800a1be <OSTimeDlyHMSM+0x66>
        return (OS_ERR_TIME_INVALID_SECONDS);
 800a1ba:	2352      	movs	r3, #82	@ 0x52
 800a1bc:	e025      	b.n	800a20a <OSTimeDlyHMSM+0xb2>
    }
    if (ms > 999u) {
 800a1be:	887b      	ldrh	r3, [r7, #2]
 800a1c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a1c4:	d301      	bcc.n	800a1ca <OSTimeDlyHMSM+0x72>
        return (OS_ERR_TIME_INVALID_MS);
 800a1c6:	2353      	movs	r3, #83	@ 0x53
 800a1c8:	e01f      	b.n	800a20a <OSTimeDlyHMSM+0xb2>
    }
#endif
                                                 /* Compute the total number of clock ticks required.. */
                                                 /* .. (rounded to the nearest tick)                   */
    ticks = ((INT32U)hours * 3600uL + (INT32U)minutes * 60uL + (INT32U)seconds) * OS_TICKS_PER_SEC
 800a1ca:	79fb      	ldrb	r3, [r7, #7]
 800a1cc:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800a1d0:	fb02 f103 	mul.w	r1, r2, r3
 800a1d4:	79ba      	ldrb	r2, [r7, #6]
 800a1d6:	4613      	mov	r3, r2
 800a1d8:	011b      	lsls	r3, r3, #4
 800a1da:	1a9b      	subs	r3, r3, r2
 800a1dc:	009b      	lsls	r3, r3, #2
 800a1de:	18ca      	adds	r2, r1, r3
 800a1e0:	797b      	ldrb	r3, [r7, #5]
 800a1e2:	4413      	add	r3, r2
 800a1e4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a1e8:	fb03 f202 	mul.w	r2, r3, r2
          + OS_TICKS_PER_SEC * ((INT32U)ms + 500uL / OS_TICKS_PER_SEC) / 1000uL;
 800a1ec:	887b      	ldrh	r3, [r7, #2]
 800a1ee:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800a1f2:	fb01 f303 	mul.w	r3, r1, r3
 800a1f6:	4909      	ldr	r1, [pc, #36]	@ (800a21c <OSTimeDlyHMSM+0xc4>)
 800a1f8:	fba1 1303 	umull	r1, r3, r1, r3
 800a1fc:	099b      	lsrs	r3, r3, #6
    ticks = ((INT32U)hours * 3600uL + (INT32U)minutes * 60uL + (INT32U)seconds) * OS_TICKS_PER_SEC
 800a1fe:	4413      	add	r3, r2
 800a200:	60fb      	str	r3, [r7, #12]
    OSTimeDly(ticks);
 800a202:	68f8      	ldr	r0, [r7, #12]
 800a204:	f7ff ff54 	bl	800a0b0 <OSTimeDly>
    return (OS_ERR_NONE);
 800a208:	2300      	movs	r3, #0
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3714      	adds	r7, #20
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd90      	pop	{r4, r7, pc}
 800a212:	bf00      	nop
 800a214:	20006af4 	.word	0x20006af4
 800a218:	20006af5 	.word	0x20006af5
 800a21c:	10624dd3 	.word	0x10624dd3

0800a220 <OSTimeGet>:
*********************************************************************************************************
*/

#if OS_TIME_GET_SET_EN > 0u
INT32U  OSTimeGet (void)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b082      	sub	sp, #8
 800a224:	af00      	add	r7, sp, #0
    INT32U     ticks;
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 800a226:	2300      	movs	r3, #0
 800a228:	607b      	str	r3, [r7, #4]
#endif



    OS_ENTER_CRITICAL();
 800a22a:	2040      	movs	r0, #64	@ 0x40
 800a22c:	f7f5 ffdf 	bl	80001ee <OS_CPU_SR_Save>
 800a230:	6078      	str	r0, [r7, #4]
    ticks = OSTime;
 800a232:	4b05      	ldr	r3, [pc, #20]	@ (800a248 <OSTimeGet+0x28>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	603b      	str	r3, [r7, #0]
    OS_EXIT_CRITICAL();
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7f5 ffe6 	bl	800020a <OS_CPU_SR_Restore>
    return (ticks);
 800a23e:	683b      	ldr	r3, [r7, #0]
}
 800a240:	4618      	mov	r0, r3
 800a242:	3708      	adds	r7, #8
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}
 800a248:	200076ec 	.word	0x200076ec

0800a24c <OSTmrSignal>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
INT8U  OSTmrSignal (void)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b082      	sub	sp, #8
 800a250:	af00      	add	r7, sp, #0
    INT8U  err;


    err = OSSemPost(OSTmrSemSignal);
 800a252:	4b06      	ldr	r3, [pc, #24]	@ (800a26c <OSTmrSignal+0x20>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4618      	mov	r0, r3
 800a258:	f7ff fc08 	bl	8009a6c <OSSemPost>
 800a25c:	4603      	mov	r3, r0
 800a25e:	71fb      	strb	r3, [r7, #7]
    return (err);
 800a260:	79fb      	ldrb	r3, [r7, #7]
}
 800a262:	4618      	mov	r0, r3
 800a264:	3708      	adds	r7, #8
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	bf00      	nop
 800a26c:	200076fc 	.word	0x200076fc

0800a270 <OSTmr_Init>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
void  OSTmr_Init (void)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b086      	sub	sp, #24
 800a274:	af00      	add	r7, sp, #0
    INT16U   ix_next;
    OS_TMR  *ptmr1;
    OS_TMR  *ptmr2;


    OS_MemClr((INT8U *)&OSTmrTbl[0],      sizeof(OSTmrTbl));            /* Clear all the TMRs                         */
 800a276:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800a27a:	4838      	ldr	r0, [pc, #224]	@ (800a35c <OSTmr_Init+0xec>)
 800a27c:	f7fe fa02 	bl	8008684 <OS_MemClr>
    OS_MemClr((INT8U *)&OSTmrWheelTbl[0], sizeof(OSTmrWheelTbl));       /* Clear the timer wheel                      */
 800a280:	2138      	movs	r1, #56	@ 0x38
 800a282:	4837      	ldr	r0, [pc, #220]	@ (800a360 <OSTmr_Init+0xf0>)
 800a284:	f7fe f9fe 	bl	8008684 <OS_MemClr>

    for (ix = 0u; ix < (OS_TMR_CFG_MAX - 1u); ix++) {                   /* Init. list of free TMRs                    */
 800a288:	2300      	movs	r3, #0
 800a28a:	82fb      	strh	r3, [r7, #22]
 800a28c:	e022      	b.n	800a2d4 <OSTmr_Init+0x64>
        ix_next = ix + 1u;
 800a28e:	8afb      	ldrh	r3, [r7, #22]
 800a290:	3301      	adds	r3, #1
 800a292:	81fb      	strh	r3, [r7, #14]
        ptmr1 = &OSTmrTbl[ix];
 800a294:	8afa      	ldrh	r2, [r7, #22]
 800a296:	4613      	mov	r3, r2
 800a298:	009b      	lsls	r3, r3, #2
 800a29a:	4413      	add	r3, r2
 800a29c:	00db      	lsls	r3, r3, #3
 800a29e:	4a2f      	ldr	r2, [pc, #188]	@ (800a35c <OSTmr_Init+0xec>)
 800a2a0:	4413      	add	r3, r2
 800a2a2:	613b      	str	r3, [r7, #16]
        ptmr2 = &OSTmrTbl[ix_next];
 800a2a4:	89fa      	ldrh	r2, [r7, #14]
 800a2a6:	4613      	mov	r3, r2
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	4413      	add	r3, r2
 800a2ac:	00db      	lsls	r3, r3, #3
 800a2ae:	4a2b      	ldr	r2, [pc, #172]	@ (800a35c <OSTmr_Init+0xec>)
 800a2b0:	4413      	add	r3, r2
 800a2b2:	60bb      	str	r3, [r7, #8]
        ptmr1->OSTmrType    = OS_TMR_TYPE;
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	2264      	movs	r2, #100	@ 0x64
 800a2b8:	701a      	strb	r2, [r3, #0]
        ptmr1->OSTmrState   = OS_TMR_STATE_UNUSED;                      /* Indicate that timer is inactive            */
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
        ptmr1->OSTmrNext    = (void *)ptmr2;                            /* Link to next timer                         */
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	68ba      	ldr	r2, [r7, #8]
 800a2c6:	60da      	str	r2, [r3, #12]
#if OS_TMR_CFG_NAME_EN > 0u
        ptmr1->OSTmrName    = (INT8U *)(void *)"?";
 800a2c8:	693b      	ldr	r3, [r7, #16]
 800a2ca:	4a26      	ldr	r2, [pc, #152]	@ (800a364 <OSTmr_Init+0xf4>)
 800a2cc:	621a      	str	r2, [r3, #32]
    for (ix = 0u; ix < (OS_TMR_CFG_MAX - 1u); ix++) {                   /* Init. list of free TMRs                    */
 800a2ce:	8afb      	ldrh	r3, [r7, #22]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	82fb      	strh	r3, [r7, #22]
 800a2d4:	8afb      	ldrh	r3, [r7, #22]
 800a2d6:	2b0e      	cmp	r3, #14
 800a2d8:	d9d9      	bls.n	800a28e <OSTmr_Init+0x1e>
#endif
    }
    ptmr1               = &OSTmrTbl[ix];
 800a2da:	8afa      	ldrh	r2, [r7, #22]
 800a2dc:	4613      	mov	r3, r2
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	4413      	add	r3, r2
 800a2e2:	00db      	lsls	r3, r3, #3
 800a2e4:	4a1d      	ldr	r2, [pc, #116]	@ (800a35c <OSTmr_Init+0xec>)
 800a2e6:	4413      	add	r3, r2
 800a2e8:	613b      	str	r3, [r7, #16]
    ptmr1->OSTmrType    = OS_TMR_TYPE;
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	2264      	movs	r2, #100	@ 0x64
 800a2ee:	701a      	strb	r2, [r3, #0]
    ptmr1->OSTmrState   = OS_TMR_STATE_UNUSED;                          /* Indicate that timer is inactive            */
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    ptmr1->OSTmrNext    = (void *)0;                                    /* Last OS_TMR                                */
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	60da      	str	r2, [r3, #12]
#if OS_TMR_CFG_NAME_EN > 0u
    ptmr1->OSTmrName    = (INT8U *)(void *)"?";
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	4a18      	ldr	r2, [pc, #96]	@ (800a364 <OSTmr_Init+0xf4>)
 800a302:	621a      	str	r2, [r3, #32]
#endif
    OSTmrTime           = 0u;
 800a304:	4b18      	ldr	r3, [pc, #96]	@ (800a368 <OSTmr_Init+0xf8>)
 800a306:	2200      	movs	r2, #0
 800a308:	601a      	str	r2, [r3, #0]
    OSTmrUsed           = 0u;
 800a30a:	4b18      	ldr	r3, [pc, #96]	@ (800a36c <OSTmr_Init+0xfc>)
 800a30c:	2200      	movs	r2, #0
 800a30e:	801a      	strh	r2, [r3, #0]
    OSTmrFree           = OS_TMR_CFG_MAX;
 800a310:	4b17      	ldr	r3, [pc, #92]	@ (800a370 <OSTmr_Init+0x100>)
 800a312:	2210      	movs	r2, #16
 800a314:	801a      	strh	r2, [r3, #0]
    OSTmrFreeList       = &OSTmrTbl[0];
 800a316:	4b17      	ldr	r3, [pc, #92]	@ (800a374 <OSTmr_Init+0x104>)
 800a318:	4a10      	ldr	r2, [pc, #64]	@ (800a35c <OSTmr_Init+0xec>)
 800a31a:	601a      	str	r2, [r3, #0]
    OSTmrSem            = OSSemCreate(1u);
 800a31c:	2001      	movs	r0, #1
 800a31e:	f7ff facd 	bl	80098bc <OSSemCreate>
 800a322:	4603      	mov	r3, r0
 800a324:	4a14      	ldr	r2, [pc, #80]	@ (800a378 <OSTmr_Init+0x108>)
 800a326:	6013      	str	r3, [r2, #0]
    OSTmrSemSignal      = OSSemCreate(0u);
 800a328:	2000      	movs	r0, #0
 800a32a:	f7ff fac7 	bl	80098bc <OSSemCreate>
 800a32e:	4603      	mov	r3, r0
 800a330:	4a12      	ldr	r2, [pc, #72]	@ (800a37c <OSTmr_Init+0x10c>)
 800a332:	6013      	str	r3, [r2, #0]

#if OS_EVENT_NAME_EN > 0u                                               /* Assign names to semaphores                 */
    OSEventNameSet(OSTmrSem,       (INT8U *)(void *)"uC/OS-II TmrLock",   &err);
 800a334:	4b10      	ldr	r3, [pc, #64]	@ (800a378 <OSTmr_Init+0x108>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	1dfa      	adds	r2, r7, #7
 800a33a:	4911      	ldr	r1, [pc, #68]	@ (800a380 <OSTmr_Init+0x110>)
 800a33c:	4618      	mov	r0, r3
 800a33e:	f7fd fcf3 	bl	8007d28 <OSEventNameSet>
    OSEventNameSet(OSTmrSemSignal, (INT8U *)(void *)"uC/OS-II TmrSignal", &err);
 800a342:	4b0e      	ldr	r3, [pc, #56]	@ (800a37c <OSTmr_Init+0x10c>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	1dfa      	adds	r2, r7, #7
 800a348:	490e      	ldr	r1, [pc, #56]	@ (800a384 <OSTmr_Init+0x114>)
 800a34a:	4618      	mov	r0, r3
 800a34c:	f7fd fcec 	bl	8007d28 <OSEventNameSet>
#endif

    OSTmr_InitTask();
 800a350:	f000 f81a 	bl	800a388 <OSTmr_InitTask>
}
 800a354:	bf00      	nop
 800a356:	3718      	adds	r7, #24
 800a358:	46bd      	mov	sp, r7
 800a35a:	bd80      	pop	{r7, pc}
 800a35c:	20007700 	.word	0x20007700
 800a360:	20007b84 	.word	0x20007b84
 800a364:	0800d3a8 	.word	0x0800d3a8
 800a368:	200076f4 	.word	0x200076f4
 800a36c:	200076f2 	.word	0x200076f2
 800a370:	200076f0 	.word	0x200076f0
 800a374:	20007980 	.word	0x20007980
 800a378:	200076f8 	.word	0x200076f8
 800a37c:	200076fc 	.word	0x200076fc
 800a380:	0800d3ac 	.word	0x0800d3ac
 800a384:	0800d3c0 	.word	0x0800d3c0

0800a388 <OSTmr_InitTask>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
static  void  OSTmr_InitTask (void)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b088      	sub	sp, #32
 800a38c:	af06      	add	r7, sp, #24
#endif


#if OS_TASK_CREATE_EXT_EN > 0u
    #if OS_STK_GROWTH == 1u
    (void)OSTaskCreateExt(OSTmr_Task,
 800a38e:	2303      	movs	r3, #3
 800a390:	9304      	str	r3, [sp, #16]
 800a392:	2300      	movs	r3, #0
 800a394:	9303      	str	r3, [sp, #12]
 800a396:	2380      	movs	r3, #128	@ 0x80
 800a398:	9302      	str	r3, [sp, #8]
 800a39a:	4b0a      	ldr	r3, [pc, #40]	@ (800a3c4 <OSTmr_InitTask+0x3c>)
 800a39c:	9301      	str	r3, [sp, #4]
 800a39e:	f64f 73fd 	movw	r3, #65533	@ 0xfffd
 800a3a2:	9300      	str	r3, [sp, #0]
 800a3a4:	233d      	movs	r3, #61	@ 0x3d
 800a3a6:	4a08      	ldr	r2, [pc, #32]	@ (800a3c8 <OSTmr_InitTask+0x40>)
 800a3a8:	2100      	movs	r1, #0
 800a3aa:	4808      	ldr	r0, [pc, #32]	@ (800a3cc <OSTmr_InitTask+0x44>)
 800a3ac:	f7ff fb9e 	bl	8009aec <OSTaskCreateExt>
                       OS_TASK_TMR_PRIO);
    #endif
#endif

#if OS_TASK_NAME_EN > 0u
    OSTaskNameSet(OS_TASK_TMR_PRIO, (INT8U *)(void *)"uC/OS-II Tmr", &err);
 800a3b0:	1dfb      	adds	r3, r7, #7
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	4906      	ldr	r1, [pc, #24]	@ (800a3d0 <OSTmr_InitTask+0x48>)
 800a3b6:	203d      	movs	r0, #61	@ 0x3d
 800a3b8:	f7ff fcfc 	bl	8009db4 <OSTaskNameSet>
#endif
}
 800a3bc:	bf00      	nop
 800a3be:	3708      	adds	r7, #8
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}
 800a3c4:	20007984 	.word	0x20007984
 800a3c8:	20007b80 	.word	0x20007b80
 800a3cc:	0800a555 	.word	0x0800a555
 800a3d0:	0800d3d4 	.word	0x0800d3d4

0800a3d4 <OSTmr_Link>:
*/

#if OS_TMR_EN > 0u
static  void  OSTmr_Link (OS_TMR  *ptmr,
                          INT8U    type)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b087      	sub	sp, #28
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	460b      	mov	r3, r1
 800a3de:	70fb      	strb	r3, [r7, #3]
    OS_TMR       *ptmr1;
    OS_TMR_WHEEL *pspoke;
    INT16U        spoke;


    ptmr->OSTmrState = OS_TMR_STATE_RUNNING;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2203      	movs	r2, #3
 800a3e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    if (type == OS_TMR_LINK_PERIODIC) {                            /* Determine when timer will expire                */
 800a3e8:	78fb      	ldrb	r3, [r7, #3]
 800a3ea:	2b01      	cmp	r3, #1
 800a3ec:	d107      	bne.n	800a3fe <OSTmr_Link+0x2a>
        ptmr->OSTmrMatch = ptmr->OSTmrPeriod + OSTmrTime;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	69da      	ldr	r2, [r3, #28]
 800a3f2:	4b2b      	ldr	r3, [pc, #172]	@ (800a4a0 <OSTmr_Link+0xcc>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	441a      	add	r2, r3
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	615a      	str	r2, [r3, #20]
 800a3fc:	e012      	b.n	800a424 <OSTmr_Link+0x50>
    } else {
        if (ptmr->OSTmrDly == 0u) {
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	699b      	ldr	r3, [r3, #24]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d107      	bne.n	800a416 <OSTmr_Link+0x42>
            ptmr->OSTmrMatch = ptmr->OSTmrPeriod + OSTmrTime;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	69da      	ldr	r2, [r3, #28]
 800a40a:	4b25      	ldr	r3, [pc, #148]	@ (800a4a0 <OSTmr_Link+0xcc>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	441a      	add	r2, r3
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	615a      	str	r2, [r3, #20]
 800a414:	e006      	b.n	800a424 <OSTmr_Link+0x50>
        } else {
            ptmr->OSTmrMatch = ptmr->OSTmrDly    + OSTmrTime;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	699a      	ldr	r2, [r3, #24]
 800a41a:	4b21      	ldr	r3, [pc, #132]	@ (800a4a0 <OSTmr_Link+0xcc>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	441a      	add	r2, r3
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	615a      	str	r2, [r3, #20]
        }
    }
    spoke  = (INT16U)(ptmr->OSTmrMatch % OS_TMR_CFG_WHEEL_SIZE);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	695a      	ldr	r2, [r3, #20]
 800a428:	4b1e      	ldr	r3, [pc, #120]	@ (800a4a4 <OSTmr_Link+0xd0>)
 800a42a:	fba3 1302 	umull	r1, r3, r3, r2
 800a42e:	1ad1      	subs	r1, r2, r3
 800a430:	0849      	lsrs	r1, r1, #1
 800a432:	440b      	add	r3, r1
 800a434:	0899      	lsrs	r1, r3, #2
 800a436:	460b      	mov	r3, r1
 800a438:	00db      	lsls	r3, r3, #3
 800a43a:	1a5b      	subs	r3, r3, r1
 800a43c:	1ad1      	subs	r1, r2, r3
 800a43e:	460b      	mov	r3, r1
 800a440:	82fb      	strh	r3, [r7, #22]
    pspoke = &OSTmrWheelTbl[spoke];
 800a442:	8afb      	ldrh	r3, [r7, #22]
 800a444:	00db      	lsls	r3, r3, #3
 800a446:	4a18      	ldr	r2, [pc, #96]	@ (800a4a8 <OSTmr_Link+0xd4>)
 800a448:	4413      	add	r3, r2
 800a44a:	613b      	str	r3, [r7, #16]

    if (pspoke->OSTmrFirst == (OS_TMR *)0) {                       /* Link into timer wheel                           */
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d109      	bne.n	800a468 <OSTmr_Link+0x94>
        pspoke->OSTmrFirst   = ptmr;
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	687a      	ldr	r2, [r7, #4]
 800a458:	601a      	str	r2, [r3, #0]
        ptmr->OSTmrNext      = (OS_TMR *)0;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2200      	movs	r2, #0
 800a45e:	60da      	str	r2, [r3, #12]
        pspoke->OSTmrEntries = 1u;
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	2201      	movs	r2, #1
 800a464:	809a      	strh	r2, [r3, #4]
 800a466:	e011      	b.n	800a48c <OSTmr_Link+0xb8>
    } else {
        ptmr1                = pspoke->OSTmrFirst;                 /* Point to first timer in the spoke               */
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	60fb      	str	r3, [r7, #12]
        pspoke->OSTmrFirst   = ptmr;
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	687a      	ldr	r2, [r7, #4]
 800a472:	601a      	str	r2, [r3, #0]
        ptmr->OSTmrNext      = (void *)ptmr1;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	68fa      	ldr	r2, [r7, #12]
 800a478:	60da      	str	r2, [r3, #12]
        ptmr1->OSTmrPrev     = (void *)ptmr;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	687a      	ldr	r2, [r7, #4]
 800a47e:	611a      	str	r2, [r3, #16]
        pspoke->OSTmrEntries++;
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	889b      	ldrh	r3, [r3, #4]
 800a484:	3301      	adds	r3, #1
 800a486:	b29a      	uxth	r2, r3
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	809a      	strh	r2, [r3, #4]
    }
    ptmr->OSTmrPrev = (void *)0;                                   /* Timer always inserted as first node in list     */
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2200      	movs	r2, #0
 800a490:	611a      	str	r2, [r3, #16]
}
 800a492:	bf00      	nop
 800a494:	371c      	adds	r7, #28
 800a496:	46bd      	mov	sp, r7
 800a498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49c:	4770      	bx	lr
 800a49e:	bf00      	nop
 800a4a0:	200076f4 	.word	0x200076f4
 800a4a4:	24924925 	.word	0x24924925
 800a4a8:	20007b84 	.word	0x20007b84

0800a4ac <OSTmr_Unlink>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
static  void  OSTmr_Unlink (OS_TMR *ptmr)
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	b087      	sub	sp, #28
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
    OS_TMR        *ptmr2;
    OS_TMR_WHEEL  *pspoke;
    INT16U         spoke;


    spoke  = (INT16U)(ptmr->OSTmrMatch % OS_TMR_CFG_WHEEL_SIZE);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	695a      	ldr	r2, [r3, #20]
 800a4b8:	4b24      	ldr	r3, [pc, #144]	@ (800a54c <OSTmr_Unlink+0xa0>)
 800a4ba:	fba3 1302 	umull	r1, r3, r3, r2
 800a4be:	1ad1      	subs	r1, r2, r3
 800a4c0:	0849      	lsrs	r1, r1, #1
 800a4c2:	440b      	add	r3, r1
 800a4c4:	0899      	lsrs	r1, r3, #2
 800a4c6:	460b      	mov	r3, r1
 800a4c8:	00db      	lsls	r3, r3, #3
 800a4ca:	1a5b      	subs	r3, r3, r1
 800a4cc:	1ad1      	subs	r1, r2, r3
 800a4ce:	460b      	mov	r3, r1
 800a4d0:	82fb      	strh	r3, [r7, #22]
    pspoke = &OSTmrWheelTbl[spoke];
 800a4d2:	8afb      	ldrh	r3, [r7, #22]
 800a4d4:	00db      	lsls	r3, r3, #3
 800a4d6:	4a1e      	ldr	r2, [pc, #120]	@ (800a550 <OSTmr_Unlink+0xa4>)
 800a4d8:	4413      	add	r3, r2
 800a4da:	613b      	str	r3, [r7, #16]

    if (pspoke->OSTmrFirst == ptmr) {                       /* See if timer to remove is at the beginning of list     */
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	687a      	ldr	r2, [r7, #4]
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d10c      	bne.n	800a500 <OSTmr_Unlink+0x54>
        ptmr1              = (OS_TMR *)ptmr->OSTmrNext;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	68db      	ldr	r3, [r3, #12]
 800a4ea:	60fb      	str	r3, [r7, #12]
        pspoke->OSTmrFirst = (OS_TMR *)ptmr1;
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	68fa      	ldr	r2, [r7, #12]
 800a4f0:	601a      	str	r2, [r3, #0]
        if (ptmr1 != (OS_TMR *)0) {
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d012      	beq.n	800a51e <OSTmr_Unlink+0x72>
            ptmr1->OSTmrPrev = (void *)0;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	611a      	str	r2, [r3, #16]
 800a4fe:	e00e      	b.n	800a51e <OSTmr_Unlink+0x72>
        }
    } else {
        ptmr1            = (OS_TMR *)ptmr->OSTmrPrev;       /* Remove timer from somewhere in the list                */
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	691b      	ldr	r3, [r3, #16]
 800a504:	60fb      	str	r3, [r7, #12]
        ptmr2            = (OS_TMR *)ptmr->OSTmrNext;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	68db      	ldr	r3, [r3, #12]
 800a50a:	60bb      	str	r3, [r7, #8]
        ptmr1->OSTmrNext = ptmr2;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	68ba      	ldr	r2, [r7, #8]
 800a510:	60da      	str	r2, [r3, #12]
        if (ptmr2 != (OS_TMR *)0) {
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d002      	beq.n	800a51e <OSTmr_Unlink+0x72>
            ptmr2->OSTmrPrev = (void *)ptmr1;
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	68fa      	ldr	r2, [r7, #12]
 800a51c:	611a      	str	r2, [r3, #16]
        }
    }
    ptmr->OSTmrState = OS_TMR_STATE_STOPPED;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2201      	movs	r2, #1
 800a522:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    ptmr->OSTmrNext  = (void *)0;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2200      	movs	r2, #0
 800a52a:	60da      	str	r2, [r3, #12]
    ptmr->OSTmrPrev  = (void *)0;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2200      	movs	r2, #0
 800a530:	611a      	str	r2, [r3, #16]
    pspoke->OSTmrEntries--;
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	889b      	ldrh	r3, [r3, #4]
 800a536:	3b01      	subs	r3, #1
 800a538:	b29a      	uxth	r2, r3
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	809a      	strh	r2, [r3, #4]
}
 800a53e:	bf00      	nop
 800a540:	371c      	adds	r7, #28
 800a542:	46bd      	mov	sp, r7
 800a544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	24924925 	.word	0x24924925
 800a550:	20007b84 	.word	0x20007b84

0800a554 <OSTmr_Task>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
static  void  OSTmr_Task (void *p_arg)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b088      	sub	sp, #32
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
    INT16U           spoke;


    p_arg = p_arg;                                               /* Prevent compiler warning for not using 'p_arg'    */
    for (;;) {
        OSSemPend(OSTmrSemSignal, 0u, &err);                     /* Wait for signal indicating time to update timers  */
 800a55c:	4b2a      	ldr	r3, [pc, #168]	@ (800a608 <OSTmr_Task+0xb4>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f107 020b 	add.w	r2, r7, #11
 800a564:	2100      	movs	r1, #0
 800a566:	4618      	mov	r0, r3
 800a568:	f7ff f9e6 	bl	8009938 <OSSemPend>
        OSSchedLock();
 800a56c:	f7fd fca0 	bl	8007eb0 <OSSchedLock>
        OSTmrTime++;                                             /* Increment the current time                        */
 800a570:	4b26      	ldr	r3, [pc, #152]	@ (800a60c <OSTmr_Task+0xb8>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	3301      	adds	r3, #1
 800a576:	4a25      	ldr	r2, [pc, #148]	@ (800a60c <OSTmr_Task+0xb8>)
 800a578:	6013      	str	r3, [r2, #0]
        spoke  = (INT16U)(OSTmrTime % OS_TMR_CFG_WHEEL_SIZE);    /* Position on current timer wheel entry             */
 800a57a:	4b24      	ldr	r3, [pc, #144]	@ (800a60c <OSTmr_Task+0xb8>)
 800a57c:	681a      	ldr	r2, [r3, #0]
 800a57e:	4b24      	ldr	r3, [pc, #144]	@ (800a610 <OSTmr_Task+0xbc>)
 800a580:	fba3 1302 	umull	r1, r3, r3, r2
 800a584:	1ad1      	subs	r1, r2, r3
 800a586:	0849      	lsrs	r1, r1, #1
 800a588:	440b      	add	r3, r1
 800a58a:	0899      	lsrs	r1, r3, #2
 800a58c:	460b      	mov	r3, r1
 800a58e:	00db      	lsls	r3, r3, #3
 800a590:	1a5b      	subs	r3, r3, r1
 800a592:	1ad1      	subs	r1, r2, r3
 800a594:	460b      	mov	r3, r1
 800a596:	837b      	strh	r3, [r7, #26]
        pspoke = &OSTmrWheelTbl[spoke];
 800a598:	8b7b      	ldrh	r3, [r7, #26]
 800a59a:	00db      	lsls	r3, r3, #3
 800a59c:	4a1d      	ldr	r2, [pc, #116]	@ (800a614 <OSTmr_Task+0xc0>)
 800a59e:	4413      	add	r3, r2
 800a5a0:	617b      	str	r3, [r7, #20]
        ptmr   = pspoke->OSTmrFirst;
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	61fb      	str	r3, [r7, #28]
        while (ptmr != (OS_TMR *)0) {
 800a5a8:	e027      	b.n	800a5fa <OSTmr_Task+0xa6>
            ptmr_next = (OS_TMR *)ptmr->OSTmrNext;               /* Point to next timer to update because current ... */
 800a5aa:	69fb      	ldr	r3, [r7, #28]
 800a5ac:	68db      	ldr	r3, [r3, #12]
 800a5ae:	613b      	str	r3, [r7, #16]
                                                                 /* ... timer could get unlinked from the wheel.      */
            if (OSTmrTime == ptmr->OSTmrMatch) {                 /* Process each timer that expires                   */
 800a5b0:	69fb      	ldr	r3, [r7, #28]
 800a5b2:	695a      	ldr	r2, [r3, #20]
 800a5b4:	4b15      	ldr	r3, [pc, #84]	@ (800a60c <OSTmr_Task+0xb8>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	429a      	cmp	r2, r3
 800a5ba:	d11c      	bne.n	800a5f6 <OSTmr_Task+0xa2>
                OS_TRACE_TMR_EXPIRED(ptmr);
                OSTmr_Unlink(ptmr);                              /* Remove from current wheel spoke                   */
 800a5bc:	69f8      	ldr	r0, [r7, #28]
 800a5be:	f7ff ff75 	bl	800a4ac <OSTmr_Unlink>
                if (ptmr->OSTmrOpt == OS_TMR_OPT_PERIODIC) {
 800a5c2:	69fb      	ldr	r3, [r7, #28]
 800a5c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a5c8:	2b02      	cmp	r3, #2
 800a5ca:	d104      	bne.n	800a5d6 <OSTmr_Task+0x82>
                    OSTmr_Link(ptmr, OS_TMR_LINK_PERIODIC);      /* Recalculate new position of timer in wheel        */
 800a5cc:	2101      	movs	r1, #1
 800a5ce:	69f8      	ldr	r0, [r7, #28]
 800a5d0:	f7ff ff00 	bl	800a3d4 <OSTmr_Link>
 800a5d4:	e003      	b.n	800a5de <OSTmr_Task+0x8a>
                } else {
                    ptmr->OSTmrState = OS_TMR_STATE_COMPLETED;   /* Indicate that the timer has completed             */
 800a5d6:	69fb      	ldr	r3, [r7, #28]
 800a5d8:	2202      	movs	r2, #2
 800a5da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                }
                pfnct = ptmr->OSTmrCallback;                     /* Execute callback function if available            */
 800a5de:	69fb      	ldr	r3, [r7, #28]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	60fb      	str	r3, [r7, #12]
                if (pfnct != (OS_TMR_CALLBACK)0) {
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d005      	beq.n	800a5f6 <OSTmr_Task+0xa2>
                    (*pfnct)((void *)ptmr, ptmr->OSTmrCallbackArg);
 800a5ea:	69fb      	ldr	r3, [r7, #28]
 800a5ec:	689a      	ldr	r2, [r3, #8]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	4611      	mov	r1, r2
 800a5f2:	69f8      	ldr	r0, [r7, #28]
 800a5f4:	4798      	blx	r3
                }
            }
            ptmr = ptmr_next;
 800a5f6:	693b      	ldr	r3, [r7, #16]
 800a5f8:	61fb      	str	r3, [r7, #28]
        while (ptmr != (OS_TMR *)0) {
 800a5fa:	69fb      	ldr	r3, [r7, #28]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d1d4      	bne.n	800a5aa <OSTmr_Task+0x56>
        }
        OSSchedUnlock();
 800a600:	f7fd fc7e 	bl	8007f00 <OSSchedUnlock>
        OSSemPend(OSTmrSemSignal, 0u, &err);                     /* Wait for signal indicating time to update timers  */
 800a604:	e7aa      	b.n	800a55c <OSTmr_Task+0x8>
 800a606:	bf00      	nop
 800a608:	200076fc 	.word	0x200076fc
 800a60c:	200076f4 	.word	0x200076f4
 800a610:	24924925 	.word	0x24924925
 800a614:	20007b84 	.word	0x20007b84

0800a618 <atoi>:
 800a618:	220a      	movs	r2, #10
 800a61a:	2100      	movs	r1, #0
 800a61c:	f000 b87a 	b.w	800a714 <strtol>

0800a620 <_strtol_l.constprop.0>:
 800a620:	2b24      	cmp	r3, #36	@ 0x24
 800a622:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a626:	4686      	mov	lr, r0
 800a628:	4690      	mov	r8, r2
 800a62a:	d801      	bhi.n	800a630 <_strtol_l.constprop.0+0x10>
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d106      	bne.n	800a63e <_strtol_l.constprop.0+0x1e>
 800a630:	f000 ffe2 	bl	800b5f8 <__errno>
 800a634:	2316      	movs	r3, #22
 800a636:	6003      	str	r3, [r0, #0]
 800a638:	2000      	movs	r0, #0
 800a63a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a63e:	4834      	ldr	r0, [pc, #208]	@ (800a710 <_strtol_l.constprop.0+0xf0>)
 800a640:	460d      	mov	r5, r1
 800a642:	462a      	mov	r2, r5
 800a644:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a648:	5d06      	ldrb	r6, [r0, r4]
 800a64a:	f016 0608 	ands.w	r6, r6, #8
 800a64e:	d1f8      	bne.n	800a642 <_strtol_l.constprop.0+0x22>
 800a650:	2c2d      	cmp	r4, #45	@ 0x2d
 800a652:	d12d      	bne.n	800a6b0 <_strtol_l.constprop.0+0x90>
 800a654:	782c      	ldrb	r4, [r5, #0]
 800a656:	2601      	movs	r6, #1
 800a658:	1c95      	adds	r5, r2, #2
 800a65a:	f033 0210 	bics.w	r2, r3, #16
 800a65e:	d109      	bne.n	800a674 <_strtol_l.constprop.0+0x54>
 800a660:	2c30      	cmp	r4, #48	@ 0x30
 800a662:	d12a      	bne.n	800a6ba <_strtol_l.constprop.0+0x9a>
 800a664:	782a      	ldrb	r2, [r5, #0]
 800a666:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a66a:	2a58      	cmp	r2, #88	@ 0x58
 800a66c:	d125      	bne.n	800a6ba <_strtol_l.constprop.0+0x9a>
 800a66e:	786c      	ldrb	r4, [r5, #1]
 800a670:	2310      	movs	r3, #16
 800a672:	3502      	adds	r5, #2
 800a674:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a678:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a67c:	2200      	movs	r2, #0
 800a67e:	fbbc f9f3 	udiv	r9, ip, r3
 800a682:	4610      	mov	r0, r2
 800a684:	fb03 ca19 	mls	sl, r3, r9, ip
 800a688:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a68c:	2f09      	cmp	r7, #9
 800a68e:	d81b      	bhi.n	800a6c8 <_strtol_l.constprop.0+0xa8>
 800a690:	463c      	mov	r4, r7
 800a692:	42a3      	cmp	r3, r4
 800a694:	dd27      	ble.n	800a6e6 <_strtol_l.constprop.0+0xc6>
 800a696:	1c57      	adds	r7, r2, #1
 800a698:	d007      	beq.n	800a6aa <_strtol_l.constprop.0+0x8a>
 800a69a:	4581      	cmp	r9, r0
 800a69c:	d320      	bcc.n	800a6e0 <_strtol_l.constprop.0+0xc0>
 800a69e:	d101      	bne.n	800a6a4 <_strtol_l.constprop.0+0x84>
 800a6a0:	45a2      	cmp	sl, r4
 800a6a2:	db1d      	blt.n	800a6e0 <_strtol_l.constprop.0+0xc0>
 800a6a4:	fb00 4003 	mla	r0, r0, r3, r4
 800a6a8:	2201      	movs	r2, #1
 800a6aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a6ae:	e7eb      	b.n	800a688 <_strtol_l.constprop.0+0x68>
 800a6b0:	2c2b      	cmp	r4, #43	@ 0x2b
 800a6b2:	bf04      	itt	eq
 800a6b4:	782c      	ldrbeq	r4, [r5, #0]
 800a6b6:	1c95      	addeq	r5, r2, #2
 800a6b8:	e7cf      	b.n	800a65a <_strtol_l.constprop.0+0x3a>
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d1da      	bne.n	800a674 <_strtol_l.constprop.0+0x54>
 800a6be:	2c30      	cmp	r4, #48	@ 0x30
 800a6c0:	bf0c      	ite	eq
 800a6c2:	2308      	moveq	r3, #8
 800a6c4:	230a      	movne	r3, #10
 800a6c6:	e7d5      	b.n	800a674 <_strtol_l.constprop.0+0x54>
 800a6c8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a6cc:	2f19      	cmp	r7, #25
 800a6ce:	d801      	bhi.n	800a6d4 <_strtol_l.constprop.0+0xb4>
 800a6d0:	3c37      	subs	r4, #55	@ 0x37
 800a6d2:	e7de      	b.n	800a692 <_strtol_l.constprop.0+0x72>
 800a6d4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a6d8:	2f19      	cmp	r7, #25
 800a6da:	d804      	bhi.n	800a6e6 <_strtol_l.constprop.0+0xc6>
 800a6dc:	3c57      	subs	r4, #87	@ 0x57
 800a6de:	e7d8      	b.n	800a692 <_strtol_l.constprop.0+0x72>
 800a6e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6e4:	e7e1      	b.n	800a6aa <_strtol_l.constprop.0+0x8a>
 800a6e6:	1c53      	adds	r3, r2, #1
 800a6e8:	d108      	bne.n	800a6fc <_strtol_l.constprop.0+0xdc>
 800a6ea:	2322      	movs	r3, #34	@ 0x22
 800a6ec:	f8ce 3000 	str.w	r3, [lr]
 800a6f0:	4660      	mov	r0, ip
 800a6f2:	f1b8 0f00 	cmp.w	r8, #0
 800a6f6:	d0a0      	beq.n	800a63a <_strtol_l.constprop.0+0x1a>
 800a6f8:	1e69      	subs	r1, r5, #1
 800a6fa:	e006      	b.n	800a70a <_strtol_l.constprop.0+0xea>
 800a6fc:	b106      	cbz	r6, 800a700 <_strtol_l.constprop.0+0xe0>
 800a6fe:	4240      	negs	r0, r0
 800a700:	f1b8 0f00 	cmp.w	r8, #0
 800a704:	d099      	beq.n	800a63a <_strtol_l.constprop.0+0x1a>
 800a706:	2a00      	cmp	r2, #0
 800a708:	d1f6      	bne.n	800a6f8 <_strtol_l.constprop.0+0xd8>
 800a70a:	f8c8 1000 	str.w	r1, [r8]
 800a70e:	e794      	b.n	800a63a <_strtol_l.constprop.0+0x1a>
 800a710:	0800d5a1 	.word	0x0800d5a1

0800a714 <strtol>:
 800a714:	4613      	mov	r3, r2
 800a716:	460a      	mov	r2, r1
 800a718:	4601      	mov	r1, r0
 800a71a:	4802      	ldr	r0, [pc, #8]	@ (800a724 <strtol+0x10>)
 800a71c:	6800      	ldr	r0, [r0, #0]
 800a71e:	f7ff bf7f 	b.w	800a620 <_strtol_l.constprop.0>
 800a722:	bf00      	nop
 800a724:	20000018 	.word	0x20000018

0800a728 <__cvt>:
 800a728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a72c:	ec57 6b10 	vmov	r6, r7, d0
 800a730:	2f00      	cmp	r7, #0
 800a732:	460c      	mov	r4, r1
 800a734:	4619      	mov	r1, r3
 800a736:	463b      	mov	r3, r7
 800a738:	bfbb      	ittet	lt
 800a73a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a73e:	461f      	movlt	r7, r3
 800a740:	2300      	movge	r3, #0
 800a742:	232d      	movlt	r3, #45	@ 0x2d
 800a744:	700b      	strb	r3, [r1, #0]
 800a746:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a748:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a74c:	4691      	mov	r9, r2
 800a74e:	f023 0820 	bic.w	r8, r3, #32
 800a752:	bfbc      	itt	lt
 800a754:	4632      	movlt	r2, r6
 800a756:	4616      	movlt	r6, r2
 800a758:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a75c:	d005      	beq.n	800a76a <__cvt+0x42>
 800a75e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a762:	d100      	bne.n	800a766 <__cvt+0x3e>
 800a764:	3401      	adds	r4, #1
 800a766:	2102      	movs	r1, #2
 800a768:	e000      	b.n	800a76c <__cvt+0x44>
 800a76a:	2103      	movs	r1, #3
 800a76c:	ab03      	add	r3, sp, #12
 800a76e:	9301      	str	r3, [sp, #4]
 800a770:	ab02      	add	r3, sp, #8
 800a772:	9300      	str	r3, [sp, #0]
 800a774:	ec47 6b10 	vmov	d0, r6, r7
 800a778:	4653      	mov	r3, sl
 800a77a:	4622      	mov	r2, r4
 800a77c:	f000 fff4 	bl	800b768 <_dtoa_r>
 800a780:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a784:	4605      	mov	r5, r0
 800a786:	d119      	bne.n	800a7bc <__cvt+0x94>
 800a788:	f019 0f01 	tst.w	r9, #1
 800a78c:	d00e      	beq.n	800a7ac <__cvt+0x84>
 800a78e:	eb00 0904 	add.w	r9, r0, r4
 800a792:	2200      	movs	r2, #0
 800a794:	2300      	movs	r3, #0
 800a796:	4630      	mov	r0, r6
 800a798:	4639      	mov	r1, r7
 800a79a:	f7f6 fa45 	bl	8000c28 <__aeabi_dcmpeq>
 800a79e:	b108      	cbz	r0, 800a7a4 <__cvt+0x7c>
 800a7a0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a7a4:	2230      	movs	r2, #48	@ 0x30
 800a7a6:	9b03      	ldr	r3, [sp, #12]
 800a7a8:	454b      	cmp	r3, r9
 800a7aa:	d31e      	bcc.n	800a7ea <__cvt+0xc2>
 800a7ac:	9b03      	ldr	r3, [sp, #12]
 800a7ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7b0:	1b5b      	subs	r3, r3, r5
 800a7b2:	4628      	mov	r0, r5
 800a7b4:	6013      	str	r3, [r2, #0]
 800a7b6:	b004      	add	sp, #16
 800a7b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a7c0:	eb00 0904 	add.w	r9, r0, r4
 800a7c4:	d1e5      	bne.n	800a792 <__cvt+0x6a>
 800a7c6:	7803      	ldrb	r3, [r0, #0]
 800a7c8:	2b30      	cmp	r3, #48	@ 0x30
 800a7ca:	d10a      	bne.n	800a7e2 <__cvt+0xba>
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	4630      	mov	r0, r6
 800a7d2:	4639      	mov	r1, r7
 800a7d4:	f7f6 fa28 	bl	8000c28 <__aeabi_dcmpeq>
 800a7d8:	b918      	cbnz	r0, 800a7e2 <__cvt+0xba>
 800a7da:	f1c4 0401 	rsb	r4, r4, #1
 800a7de:	f8ca 4000 	str.w	r4, [sl]
 800a7e2:	f8da 3000 	ldr.w	r3, [sl]
 800a7e6:	4499      	add	r9, r3
 800a7e8:	e7d3      	b.n	800a792 <__cvt+0x6a>
 800a7ea:	1c59      	adds	r1, r3, #1
 800a7ec:	9103      	str	r1, [sp, #12]
 800a7ee:	701a      	strb	r2, [r3, #0]
 800a7f0:	e7d9      	b.n	800a7a6 <__cvt+0x7e>

0800a7f2 <__exponent>:
 800a7f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7f4:	2900      	cmp	r1, #0
 800a7f6:	bfba      	itte	lt
 800a7f8:	4249      	neglt	r1, r1
 800a7fa:	232d      	movlt	r3, #45	@ 0x2d
 800a7fc:	232b      	movge	r3, #43	@ 0x2b
 800a7fe:	2909      	cmp	r1, #9
 800a800:	7002      	strb	r2, [r0, #0]
 800a802:	7043      	strb	r3, [r0, #1]
 800a804:	dd29      	ble.n	800a85a <__exponent+0x68>
 800a806:	f10d 0307 	add.w	r3, sp, #7
 800a80a:	461d      	mov	r5, r3
 800a80c:	270a      	movs	r7, #10
 800a80e:	461a      	mov	r2, r3
 800a810:	fbb1 f6f7 	udiv	r6, r1, r7
 800a814:	fb07 1416 	mls	r4, r7, r6, r1
 800a818:	3430      	adds	r4, #48	@ 0x30
 800a81a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a81e:	460c      	mov	r4, r1
 800a820:	2c63      	cmp	r4, #99	@ 0x63
 800a822:	f103 33ff 	add.w	r3, r3, #4294967295
 800a826:	4631      	mov	r1, r6
 800a828:	dcf1      	bgt.n	800a80e <__exponent+0x1c>
 800a82a:	3130      	adds	r1, #48	@ 0x30
 800a82c:	1e94      	subs	r4, r2, #2
 800a82e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a832:	1c41      	adds	r1, r0, #1
 800a834:	4623      	mov	r3, r4
 800a836:	42ab      	cmp	r3, r5
 800a838:	d30a      	bcc.n	800a850 <__exponent+0x5e>
 800a83a:	f10d 0309 	add.w	r3, sp, #9
 800a83e:	1a9b      	subs	r3, r3, r2
 800a840:	42ac      	cmp	r4, r5
 800a842:	bf88      	it	hi
 800a844:	2300      	movhi	r3, #0
 800a846:	3302      	adds	r3, #2
 800a848:	4403      	add	r3, r0
 800a84a:	1a18      	subs	r0, r3, r0
 800a84c:	b003      	add	sp, #12
 800a84e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a850:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a854:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a858:	e7ed      	b.n	800a836 <__exponent+0x44>
 800a85a:	2330      	movs	r3, #48	@ 0x30
 800a85c:	3130      	adds	r1, #48	@ 0x30
 800a85e:	7083      	strb	r3, [r0, #2]
 800a860:	70c1      	strb	r1, [r0, #3]
 800a862:	1d03      	adds	r3, r0, #4
 800a864:	e7f1      	b.n	800a84a <__exponent+0x58>
	...

0800a868 <_printf_float>:
 800a868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a86c:	b08d      	sub	sp, #52	@ 0x34
 800a86e:	460c      	mov	r4, r1
 800a870:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a874:	4616      	mov	r6, r2
 800a876:	461f      	mov	r7, r3
 800a878:	4605      	mov	r5, r0
 800a87a:	f000 fe73 	bl	800b564 <_localeconv_r>
 800a87e:	6803      	ldr	r3, [r0, #0]
 800a880:	9304      	str	r3, [sp, #16]
 800a882:	4618      	mov	r0, r3
 800a884:	f7f5 fda4 	bl	80003d0 <strlen>
 800a888:	2300      	movs	r3, #0
 800a88a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a88c:	f8d8 3000 	ldr.w	r3, [r8]
 800a890:	9005      	str	r0, [sp, #20]
 800a892:	3307      	adds	r3, #7
 800a894:	f023 0307 	bic.w	r3, r3, #7
 800a898:	f103 0208 	add.w	r2, r3, #8
 800a89c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a8a0:	f8d4 b000 	ldr.w	fp, [r4]
 800a8a4:	f8c8 2000 	str.w	r2, [r8]
 800a8a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a8ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a8b0:	9307      	str	r3, [sp, #28]
 800a8b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a8b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a8ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a8be:	4b9c      	ldr	r3, [pc, #624]	@ (800ab30 <_printf_float+0x2c8>)
 800a8c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8c4:	f7f6 f9e2 	bl	8000c8c <__aeabi_dcmpun>
 800a8c8:	bb70      	cbnz	r0, 800a928 <_printf_float+0xc0>
 800a8ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a8ce:	4b98      	ldr	r3, [pc, #608]	@ (800ab30 <_printf_float+0x2c8>)
 800a8d0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8d4:	f7f6 f9bc 	bl	8000c50 <__aeabi_dcmple>
 800a8d8:	bb30      	cbnz	r0, 800a928 <_printf_float+0xc0>
 800a8da:	2200      	movs	r2, #0
 800a8dc:	2300      	movs	r3, #0
 800a8de:	4640      	mov	r0, r8
 800a8e0:	4649      	mov	r1, r9
 800a8e2:	f7f6 f9ab 	bl	8000c3c <__aeabi_dcmplt>
 800a8e6:	b110      	cbz	r0, 800a8ee <_printf_float+0x86>
 800a8e8:	232d      	movs	r3, #45	@ 0x2d
 800a8ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8ee:	4a91      	ldr	r2, [pc, #580]	@ (800ab34 <_printf_float+0x2cc>)
 800a8f0:	4b91      	ldr	r3, [pc, #580]	@ (800ab38 <_printf_float+0x2d0>)
 800a8f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a8f6:	bf94      	ite	ls
 800a8f8:	4690      	movls	r8, r2
 800a8fa:	4698      	movhi	r8, r3
 800a8fc:	2303      	movs	r3, #3
 800a8fe:	6123      	str	r3, [r4, #16]
 800a900:	f02b 0304 	bic.w	r3, fp, #4
 800a904:	6023      	str	r3, [r4, #0]
 800a906:	f04f 0900 	mov.w	r9, #0
 800a90a:	9700      	str	r7, [sp, #0]
 800a90c:	4633      	mov	r3, r6
 800a90e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a910:	4621      	mov	r1, r4
 800a912:	4628      	mov	r0, r5
 800a914:	f000 f9d2 	bl	800acbc <_printf_common>
 800a918:	3001      	adds	r0, #1
 800a91a:	f040 808d 	bne.w	800aa38 <_printf_float+0x1d0>
 800a91e:	f04f 30ff 	mov.w	r0, #4294967295
 800a922:	b00d      	add	sp, #52	@ 0x34
 800a924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a928:	4642      	mov	r2, r8
 800a92a:	464b      	mov	r3, r9
 800a92c:	4640      	mov	r0, r8
 800a92e:	4649      	mov	r1, r9
 800a930:	f7f6 f9ac 	bl	8000c8c <__aeabi_dcmpun>
 800a934:	b140      	cbz	r0, 800a948 <_printf_float+0xe0>
 800a936:	464b      	mov	r3, r9
 800a938:	2b00      	cmp	r3, #0
 800a93a:	bfbc      	itt	lt
 800a93c:	232d      	movlt	r3, #45	@ 0x2d
 800a93e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a942:	4a7e      	ldr	r2, [pc, #504]	@ (800ab3c <_printf_float+0x2d4>)
 800a944:	4b7e      	ldr	r3, [pc, #504]	@ (800ab40 <_printf_float+0x2d8>)
 800a946:	e7d4      	b.n	800a8f2 <_printf_float+0x8a>
 800a948:	6863      	ldr	r3, [r4, #4]
 800a94a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a94e:	9206      	str	r2, [sp, #24]
 800a950:	1c5a      	adds	r2, r3, #1
 800a952:	d13b      	bne.n	800a9cc <_printf_float+0x164>
 800a954:	2306      	movs	r3, #6
 800a956:	6063      	str	r3, [r4, #4]
 800a958:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a95c:	2300      	movs	r3, #0
 800a95e:	6022      	str	r2, [r4, #0]
 800a960:	9303      	str	r3, [sp, #12]
 800a962:	ab0a      	add	r3, sp, #40	@ 0x28
 800a964:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a968:	ab09      	add	r3, sp, #36	@ 0x24
 800a96a:	9300      	str	r3, [sp, #0]
 800a96c:	6861      	ldr	r1, [r4, #4]
 800a96e:	ec49 8b10 	vmov	d0, r8, r9
 800a972:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a976:	4628      	mov	r0, r5
 800a978:	f7ff fed6 	bl	800a728 <__cvt>
 800a97c:	9b06      	ldr	r3, [sp, #24]
 800a97e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a980:	2b47      	cmp	r3, #71	@ 0x47
 800a982:	4680      	mov	r8, r0
 800a984:	d129      	bne.n	800a9da <_printf_float+0x172>
 800a986:	1cc8      	adds	r0, r1, #3
 800a988:	db02      	blt.n	800a990 <_printf_float+0x128>
 800a98a:	6863      	ldr	r3, [r4, #4]
 800a98c:	4299      	cmp	r1, r3
 800a98e:	dd41      	ble.n	800aa14 <_printf_float+0x1ac>
 800a990:	f1aa 0a02 	sub.w	sl, sl, #2
 800a994:	fa5f fa8a 	uxtb.w	sl, sl
 800a998:	3901      	subs	r1, #1
 800a99a:	4652      	mov	r2, sl
 800a99c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a9a0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a9a2:	f7ff ff26 	bl	800a7f2 <__exponent>
 800a9a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a9a8:	1813      	adds	r3, r2, r0
 800a9aa:	2a01      	cmp	r2, #1
 800a9ac:	4681      	mov	r9, r0
 800a9ae:	6123      	str	r3, [r4, #16]
 800a9b0:	dc02      	bgt.n	800a9b8 <_printf_float+0x150>
 800a9b2:	6822      	ldr	r2, [r4, #0]
 800a9b4:	07d2      	lsls	r2, r2, #31
 800a9b6:	d501      	bpl.n	800a9bc <_printf_float+0x154>
 800a9b8:	3301      	adds	r3, #1
 800a9ba:	6123      	str	r3, [r4, #16]
 800a9bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d0a2      	beq.n	800a90a <_printf_float+0xa2>
 800a9c4:	232d      	movs	r3, #45	@ 0x2d
 800a9c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9ca:	e79e      	b.n	800a90a <_printf_float+0xa2>
 800a9cc:	9a06      	ldr	r2, [sp, #24]
 800a9ce:	2a47      	cmp	r2, #71	@ 0x47
 800a9d0:	d1c2      	bne.n	800a958 <_printf_float+0xf0>
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d1c0      	bne.n	800a958 <_printf_float+0xf0>
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	e7bd      	b.n	800a956 <_printf_float+0xee>
 800a9da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a9de:	d9db      	bls.n	800a998 <_printf_float+0x130>
 800a9e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a9e4:	d118      	bne.n	800aa18 <_printf_float+0x1b0>
 800a9e6:	2900      	cmp	r1, #0
 800a9e8:	6863      	ldr	r3, [r4, #4]
 800a9ea:	dd0b      	ble.n	800aa04 <_printf_float+0x19c>
 800a9ec:	6121      	str	r1, [r4, #16]
 800a9ee:	b913      	cbnz	r3, 800a9f6 <_printf_float+0x18e>
 800a9f0:	6822      	ldr	r2, [r4, #0]
 800a9f2:	07d0      	lsls	r0, r2, #31
 800a9f4:	d502      	bpl.n	800a9fc <_printf_float+0x194>
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	440b      	add	r3, r1
 800a9fa:	6123      	str	r3, [r4, #16]
 800a9fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a9fe:	f04f 0900 	mov.w	r9, #0
 800aa02:	e7db      	b.n	800a9bc <_printf_float+0x154>
 800aa04:	b913      	cbnz	r3, 800aa0c <_printf_float+0x1a4>
 800aa06:	6822      	ldr	r2, [r4, #0]
 800aa08:	07d2      	lsls	r2, r2, #31
 800aa0a:	d501      	bpl.n	800aa10 <_printf_float+0x1a8>
 800aa0c:	3302      	adds	r3, #2
 800aa0e:	e7f4      	b.n	800a9fa <_printf_float+0x192>
 800aa10:	2301      	movs	r3, #1
 800aa12:	e7f2      	b.n	800a9fa <_printf_float+0x192>
 800aa14:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aa18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa1a:	4299      	cmp	r1, r3
 800aa1c:	db05      	blt.n	800aa2a <_printf_float+0x1c2>
 800aa1e:	6823      	ldr	r3, [r4, #0]
 800aa20:	6121      	str	r1, [r4, #16]
 800aa22:	07d8      	lsls	r0, r3, #31
 800aa24:	d5ea      	bpl.n	800a9fc <_printf_float+0x194>
 800aa26:	1c4b      	adds	r3, r1, #1
 800aa28:	e7e7      	b.n	800a9fa <_printf_float+0x192>
 800aa2a:	2900      	cmp	r1, #0
 800aa2c:	bfd4      	ite	le
 800aa2e:	f1c1 0202 	rsble	r2, r1, #2
 800aa32:	2201      	movgt	r2, #1
 800aa34:	4413      	add	r3, r2
 800aa36:	e7e0      	b.n	800a9fa <_printf_float+0x192>
 800aa38:	6823      	ldr	r3, [r4, #0]
 800aa3a:	055a      	lsls	r2, r3, #21
 800aa3c:	d407      	bmi.n	800aa4e <_printf_float+0x1e6>
 800aa3e:	6923      	ldr	r3, [r4, #16]
 800aa40:	4642      	mov	r2, r8
 800aa42:	4631      	mov	r1, r6
 800aa44:	4628      	mov	r0, r5
 800aa46:	47b8      	blx	r7
 800aa48:	3001      	adds	r0, #1
 800aa4a:	d12b      	bne.n	800aaa4 <_printf_float+0x23c>
 800aa4c:	e767      	b.n	800a91e <_printf_float+0xb6>
 800aa4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa52:	f240 80dd 	bls.w	800ac10 <_printf_float+0x3a8>
 800aa56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	f7f6 f8e3 	bl	8000c28 <__aeabi_dcmpeq>
 800aa62:	2800      	cmp	r0, #0
 800aa64:	d033      	beq.n	800aace <_printf_float+0x266>
 800aa66:	4a37      	ldr	r2, [pc, #220]	@ (800ab44 <_printf_float+0x2dc>)
 800aa68:	2301      	movs	r3, #1
 800aa6a:	4631      	mov	r1, r6
 800aa6c:	4628      	mov	r0, r5
 800aa6e:	47b8      	blx	r7
 800aa70:	3001      	adds	r0, #1
 800aa72:	f43f af54 	beq.w	800a91e <_printf_float+0xb6>
 800aa76:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aa7a:	4543      	cmp	r3, r8
 800aa7c:	db02      	blt.n	800aa84 <_printf_float+0x21c>
 800aa7e:	6823      	ldr	r3, [r4, #0]
 800aa80:	07d8      	lsls	r0, r3, #31
 800aa82:	d50f      	bpl.n	800aaa4 <_printf_float+0x23c>
 800aa84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa88:	4631      	mov	r1, r6
 800aa8a:	4628      	mov	r0, r5
 800aa8c:	47b8      	blx	r7
 800aa8e:	3001      	adds	r0, #1
 800aa90:	f43f af45 	beq.w	800a91e <_printf_float+0xb6>
 800aa94:	f04f 0900 	mov.w	r9, #0
 800aa98:	f108 38ff 	add.w	r8, r8, #4294967295
 800aa9c:	f104 0a1a 	add.w	sl, r4, #26
 800aaa0:	45c8      	cmp	r8, r9
 800aaa2:	dc09      	bgt.n	800aab8 <_printf_float+0x250>
 800aaa4:	6823      	ldr	r3, [r4, #0]
 800aaa6:	079b      	lsls	r3, r3, #30
 800aaa8:	f100 8103 	bmi.w	800acb2 <_printf_float+0x44a>
 800aaac:	68e0      	ldr	r0, [r4, #12]
 800aaae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aab0:	4298      	cmp	r0, r3
 800aab2:	bfb8      	it	lt
 800aab4:	4618      	movlt	r0, r3
 800aab6:	e734      	b.n	800a922 <_printf_float+0xba>
 800aab8:	2301      	movs	r3, #1
 800aaba:	4652      	mov	r2, sl
 800aabc:	4631      	mov	r1, r6
 800aabe:	4628      	mov	r0, r5
 800aac0:	47b8      	blx	r7
 800aac2:	3001      	adds	r0, #1
 800aac4:	f43f af2b 	beq.w	800a91e <_printf_float+0xb6>
 800aac8:	f109 0901 	add.w	r9, r9, #1
 800aacc:	e7e8      	b.n	800aaa0 <_printf_float+0x238>
 800aace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	dc39      	bgt.n	800ab48 <_printf_float+0x2e0>
 800aad4:	4a1b      	ldr	r2, [pc, #108]	@ (800ab44 <_printf_float+0x2dc>)
 800aad6:	2301      	movs	r3, #1
 800aad8:	4631      	mov	r1, r6
 800aada:	4628      	mov	r0, r5
 800aadc:	47b8      	blx	r7
 800aade:	3001      	adds	r0, #1
 800aae0:	f43f af1d 	beq.w	800a91e <_printf_float+0xb6>
 800aae4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aae8:	ea59 0303 	orrs.w	r3, r9, r3
 800aaec:	d102      	bne.n	800aaf4 <_printf_float+0x28c>
 800aaee:	6823      	ldr	r3, [r4, #0]
 800aaf0:	07d9      	lsls	r1, r3, #31
 800aaf2:	d5d7      	bpl.n	800aaa4 <_printf_float+0x23c>
 800aaf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aaf8:	4631      	mov	r1, r6
 800aafa:	4628      	mov	r0, r5
 800aafc:	47b8      	blx	r7
 800aafe:	3001      	adds	r0, #1
 800ab00:	f43f af0d 	beq.w	800a91e <_printf_float+0xb6>
 800ab04:	f04f 0a00 	mov.w	sl, #0
 800ab08:	f104 0b1a 	add.w	fp, r4, #26
 800ab0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab0e:	425b      	negs	r3, r3
 800ab10:	4553      	cmp	r3, sl
 800ab12:	dc01      	bgt.n	800ab18 <_printf_float+0x2b0>
 800ab14:	464b      	mov	r3, r9
 800ab16:	e793      	b.n	800aa40 <_printf_float+0x1d8>
 800ab18:	2301      	movs	r3, #1
 800ab1a:	465a      	mov	r2, fp
 800ab1c:	4631      	mov	r1, r6
 800ab1e:	4628      	mov	r0, r5
 800ab20:	47b8      	blx	r7
 800ab22:	3001      	adds	r0, #1
 800ab24:	f43f aefb 	beq.w	800a91e <_printf_float+0xb6>
 800ab28:	f10a 0a01 	add.w	sl, sl, #1
 800ab2c:	e7ee      	b.n	800ab0c <_printf_float+0x2a4>
 800ab2e:	bf00      	nop
 800ab30:	7fefffff 	.word	0x7fefffff
 800ab34:	0800d6a1 	.word	0x0800d6a1
 800ab38:	0800d6a5 	.word	0x0800d6a5
 800ab3c:	0800d6a9 	.word	0x0800d6a9
 800ab40:	0800d6ad 	.word	0x0800d6ad
 800ab44:	0800d6b1 	.word	0x0800d6b1
 800ab48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ab4a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab4e:	4553      	cmp	r3, sl
 800ab50:	bfa8      	it	ge
 800ab52:	4653      	movge	r3, sl
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	4699      	mov	r9, r3
 800ab58:	dc36      	bgt.n	800abc8 <_printf_float+0x360>
 800ab5a:	f04f 0b00 	mov.w	fp, #0
 800ab5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab62:	f104 021a 	add.w	r2, r4, #26
 800ab66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ab68:	9306      	str	r3, [sp, #24]
 800ab6a:	eba3 0309 	sub.w	r3, r3, r9
 800ab6e:	455b      	cmp	r3, fp
 800ab70:	dc31      	bgt.n	800abd6 <_printf_float+0x36e>
 800ab72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab74:	459a      	cmp	sl, r3
 800ab76:	dc3a      	bgt.n	800abee <_printf_float+0x386>
 800ab78:	6823      	ldr	r3, [r4, #0]
 800ab7a:	07da      	lsls	r2, r3, #31
 800ab7c:	d437      	bmi.n	800abee <_printf_float+0x386>
 800ab7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab80:	ebaa 0903 	sub.w	r9, sl, r3
 800ab84:	9b06      	ldr	r3, [sp, #24]
 800ab86:	ebaa 0303 	sub.w	r3, sl, r3
 800ab8a:	4599      	cmp	r9, r3
 800ab8c:	bfa8      	it	ge
 800ab8e:	4699      	movge	r9, r3
 800ab90:	f1b9 0f00 	cmp.w	r9, #0
 800ab94:	dc33      	bgt.n	800abfe <_printf_float+0x396>
 800ab96:	f04f 0800 	mov.w	r8, #0
 800ab9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab9e:	f104 0b1a 	add.w	fp, r4, #26
 800aba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aba4:	ebaa 0303 	sub.w	r3, sl, r3
 800aba8:	eba3 0309 	sub.w	r3, r3, r9
 800abac:	4543      	cmp	r3, r8
 800abae:	f77f af79 	ble.w	800aaa4 <_printf_float+0x23c>
 800abb2:	2301      	movs	r3, #1
 800abb4:	465a      	mov	r2, fp
 800abb6:	4631      	mov	r1, r6
 800abb8:	4628      	mov	r0, r5
 800abba:	47b8      	blx	r7
 800abbc:	3001      	adds	r0, #1
 800abbe:	f43f aeae 	beq.w	800a91e <_printf_float+0xb6>
 800abc2:	f108 0801 	add.w	r8, r8, #1
 800abc6:	e7ec      	b.n	800aba2 <_printf_float+0x33a>
 800abc8:	4642      	mov	r2, r8
 800abca:	4631      	mov	r1, r6
 800abcc:	4628      	mov	r0, r5
 800abce:	47b8      	blx	r7
 800abd0:	3001      	adds	r0, #1
 800abd2:	d1c2      	bne.n	800ab5a <_printf_float+0x2f2>
 800abd4:	e6a3      	b.n	800a91e <_printf_float+0xb6>
 800abd6:	2301      	movs	r3, #1
 800abd8:	4631      	mov	r1, r6
 800abda:	4628      	mov	r0, r5
 800abdc:	9206      	str	r2, [sp, #24]
 800abde:	47b8      	blx	r7
 800abe0:	3001      	adds	r0, #1
 800abe2:	f43f ae9c 	beq.w	800a91e <_printf_float+0xb6>
 800abe6:	9a06      	ldr	r2, [sp, #24]
 800abe8:	f10b 0b01 	add.w	fp, fp, #1
 800abec:	e7bb      	b.n	800ab66 <_printf_float+0x2fe>
 800abee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abf2:	4631      	mov	r1, r6
 800abf4:	4628      	mov	r0, r5
 800abf6:	47b8      	blx	r7
 800abf8:	3001      	adds	r0, #1
 800abfa:	d1c0      	bne.n	800ab7e <_printf_float+0x316>
 800abfc:	e68f      	b.n	800a91e <_printf_float+0xb6>
 800abfe:	9a06      	ldr	r2, [sp, #24]
 800ac00:	464b      	mov	r3, r9
 800ac02:	4442      	add	r2, r8
 800ac04:	4631      	mov	r1, r6
 800ac06:	4628      	mov	r0, r5
 800ac08:	47b8      	blx	r7
 800ac0a:	3001      	adds	r0, #1
 800ac0c:	d1c3      	bne.n	800ab96 <_printf_float+0x32e>
 800ac0e:	e686      	b.n	800a91e <_printf_float+0xb6>
 800ac10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ac14:	f1ba 0f01 	cmp.w	sl, #1
 800ac18:	dc01      	bgt.n	800ac1e <_printf_float+0x3b6>
 800ac1a:	07db      	lsls	r3, r3, #31
 800ac1c:	d536      	bpl.n	800ac8c <_printf_float+0x424>
 800ac1e:	2301      	movs	r3, #1
 800ac20:	4642      	mov	r2, r8
 800ac22:	4631      	mov	r1, r6
 800ac24:	4628      	mov	r0, r5
 800ac26:	47b8      	blx	r7
 800ac28:	3001      	adds	r0, #1
 800ac2a:	f43f ae78 	beq.w	800a91e <_printf_float+0xb6>
 800ac2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac32:	4631      	mov	r1, r6
 800ac34:	4628      	mov	r0, r5
 800ac36:	47b8      	blx	r7
 800ac38:	3001      	adds	r0, #1
 800ac3a:	f43f ae70 	beq.w	800a91e <_printf_float+0xb6>
 800ac3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac42:	2200      	movs	r2, #0
 800ac44:	2300      	movs	r3, #0
 800ac46:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac4a:	f7f5 ffed 	bl	8000c28 <__aeabi_dcmpeq>
 800ac4e:	b9c0      	cbnz	r0, 800ac82 <_printf_float+0x41a>
 800ac50:	4653      	mov	r3, sl
 800ac52:	f108 0201 	add.w	r2, r8, #1
 800ac56:	4631      	mov	r1, r6
 800ac58:	4628      	mov	r0, r5
 800ac5a:	47b8      	blx	r7
 800ac5c:	3001      	adds	r0, #1
 800ac5e:	d10c      	bne.n	800ac7a <_printf_float+0x412>
 800ac60:	e65d      	b.n	800a91e <_printf_float+0xb6>
 800ac62:	2301      	movs	r3, #1
 800ac64:	465a      	mov	r2, fp
 800ac66:	4631      	mov	r1, r6
 800ac68:	4628      	mov	r0, r5
 800ac6a:	47b8      	blx	r7
 800ac6c:	3001      	adds	r0, #1
 800ac6e:	f43f ae56 	beq.w	800a91e <_printf_float+0xb6>
 800ac72:	f108 0801 	add.w	r8, r8, #1
 800ac76:	45d0      	cmp	r8, sl
 800ac78:	dbf3      	blt.n	800ac62 <_printf_float+0x3fa>
 800ac7a:	464b      	mov	r3, r9
 800ac7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ac80:	e6df      	b.n	800aa42 <_printf_float+0x1da>
 800ac82:	f04f 0800 	mov.w	r8, #0
 800ac86:	f104 0b1a 	add.w	fp, r4, #26
 800ac8a:	e7f4      	b.n	800ac76 <_printf_float+0x40e>
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	4642      	mov	r2, r8
 800ac90:	e7e1      	b.n	800ac56 <_printf_float+0x3ee>
 800ac92:	2301      	movs	r3, #1
 800ac94:	464a      	mov	r2, r9
 800ac96:	4631      	mov	r1, r6
 800ac98:	4628      	mov	r0, r5
 800ac9a:	47b8      	blx	r7
 800ac9c:	3001      	adds	r0, #1
 800ac9e:	f43f ae3e 	beq.w	800a91e <_printf_float+0xb6>
 800aca2:	f108 0801 	add.w	r8, r8, #1
 800aca6:	68e3      	ldr	r3, [r4, #12]
 800aca8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800acaa:	1a5b      	subs	r3, r3, r1
 800acac:	4543      	cmp	r3, r8
 800acae:	dcf0      	bgt.n	800ac92 <_printf_float+0x42a>
 800acb0:	e6fc      	b.n	800aaac <_printf_float+0x244>
 800acb2:	f04f 0800 	mov.w	r8, #0
 800acb6:	f104 0919 	add.w	r9, r4, #25
 800acba:	e7f4      	b.n	800aca6 <_printf_float+0x43e>

0800acbc <_printf_common>:
 800acbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acc0:	4616      	mov	r6, r2
 800acc2:	4698      	mov	r8, r3
 800acc4:	688a      	ldr	r2, [r1, #8]
 800acc6:	690b      	ldr	r3, [r1, #16]
 800acc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800accc:	4293      	cmp	r3, r2
 800acce:	bfb8      	it	lt
 800acd0:	4613      	movlt	r3, r2
 800acd2:	6033      	str	r3, [r6, #0]
 800acd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800acd8:	4607      	mov	r7, r0
 800acda:	460c      	mov	r4, r1
 800acdc:	b10a      	cbz	r2, 800ace2 <_printf_common+0x26>
 800acde:	3301      	adds	r3, #1
 800ace0:	6033      	str	r3, [r6, #0]
 800ace2:	6823      	ldr	r3, [r4, #0]
 800ace4:	0699      	lsls	r1, r3, #26
 800ace6:	bf42      	ittt	mi
 800ace8:	6833      	ldrmi	r3, [r6, #0]
 800acea:	3302      	addmi	r3, #2
 800acec:	6033      	strmi	r3, [r6, #0]
 800acee:	6825      	ldr	r5, [r4, #0]
 800acf0:	f015 0506 	ands.w	r5, r5, #6
 800acf4:	d106      	bne.n	800ad04 <_printf_common+0x48>
 800acf6:	f104 0a19 	add.w	sl, r4, #25
 800acfa:	68e3      	ldr	r3, [r4, #12]
 800acfc:	6832      	ldr	r2, [r6, #0]
 800acfe:	1a9b      	subs	r3, r3, r2
 800ad00:	42ab      	cmp	r3, r5
 800ad02:	dc26      	bgt.n	800ad52 <_printf_common+0x96>
 800ad04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad08:	6822      	ldr	r2, [r4, #0]
 800ad0a:	3b00      	subs	r3, #0
 800ad0c:	bf18      	it	ne
 800ad0e:	2301      	movne	r3, #1
 800ad10:	0692      	lsls	r2, r2, #26
 800ad12:	d42b      	bmi.n	800ad6c <_printf_common+0xb0>
 800ad14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad18:	4641      	mov	r1, r8
 800ad1a:	4638      	mov	r0, r7
 800ad1c:	47c8      	blx	r9
 800ad1e:	3001      	adds	r0, #1
 800ad20:	d01e      	beq.n	800ad60 <_printf_common+0xa4>
 800ad22:	6823      	ldr	r3, [r4, #0]
 800ad24:	6922      	ldr	r2, [r4, #16]
 800ad26:	f003 0306 	and.w	r3, r3, #6
 800ad2a:	2b04      	cmp	r3, #4
 800ad2c:	bf02      	ittt	eq
 800ad2e:	68e5      	ldreq	r5, [r4, #12]
 800ad30:	6833      	ldreq	r3, [r6, #0]
 800ad32:	1aed      	subeq	r5, r5, r3
 800ad34:	68a3      	ldr	r3, [r4, #8]
 800ad36:	bf0c      	ite	eq
 800ad38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad3c:	2500      	movne	r5, #0
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	bfc4      	itt	gt
 800ad42:	1a9b      	subgt	r3, r3, r2
 800ad44:	18ed      	addgt	r5, r5, r3
 800ad46:	2600      	movs	r6, #0
 800ad48:	341a      	adds	r4, #26
 800ad4a:	42b5      	cmp	r5, r6
 800ad4c:	d11a      	bne.n	800ad84 <_printf_common+0xc8>
 800ad4e:	2000      	movs	r0, #0
 800ad50:	e008      	b.n	800ad64 <_printf_common+0xa8>
 800ad52:	2301      	movs	r3, #1
 800ad54:	4652      	mov	r2, sl
 800ad56:	4641      	mov	r1, r8
 800ad58:	4638      	mov	r0, r7
 800ad5a:	47c8      	blx	r9
 800ad5c:	3001      	adds	r0, #1
 800ad5e:	d103      	bne.n	800ad68 <_printf_common+0xac>
 800ad60:	f04f 30ff 	mov.w	r0, #4294967295
 800ad64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad68:	3501      	adds	r5, #1
 800ad6a:	e7c6      	b.n	800acfa <_printf_common+0x3e>
 800ad6c:	18e1      	adds	r1, r4, r3
 800ad6e:	1c5a      	adds	r2, r3, #1
 800ad70:	2030      	movs	r0, #48	@ 0x30
 800ad72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ad76:	4422      	add	r2, r4
 800ad78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ad7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad80:	3302      	adds	r3, #2
 800ad82:	e7c7      	b.n	800ad14 <_printf_common+0x58>
 800ad84:	2301      	movs	r3, #1
 800ad86:	4622      	mov	r2, r4
 800ad88:	4641      	mov	r1, r8
 800ad8a:	4638      	mov	r0, r7
 800ad8c:	47c8      	blx	r9
 800ad8e:	3001      	adds	r0, #1
 800ad90:	d0e6      	beq.n	800ad60 <_printf_common+0xa4>
 800ad92:	3601      	adds	r6, #1
 800ad94:	e7d9      	b.n	800ad4a <_printf_common+0x8e>
	...

0800ad98 <_printf_i>:
 800ad98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad9c:	7e0f      	ldrb	r7, [r1, #24]
 800ad9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ada0:	2f78      	cmp	r7, #120	@ 0x78
 800ada2:	4691      	mov	r9, r2
 800ada4:	4680      	mov	r8, r0
 800ada6:	460c      	mov	r4, r1
 800ada8:	469a      	mov	sl, r3
 800adaa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800adae:	d807      	bhi.n	800adc0 <_printf_i+0x28>
 800adb0:	2f62      	cmp	r7, #98	@ 0x62
 800adb2:	d80a      	bhi.n	800adca <_printf_i+0x32>
 800adb4:	2f00      	cmp	r7, #0
 800adb6:	f000 80d2 	beq.w	800af5e <_printf_i+0x1c6>
 800adba:	2f58      	cmp	r7, #88	@ 0x58
 800adbc:	f000 80b9 	beq.w	800af32 <_printf_i+0x19a>
 800adc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800adc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800adc8:	e03a      	b.n	800ae40 <_printf_i+0xa8>
 800adca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800adce:	2b15      	cmp	r3, #21
 800add0:	d8f6      	bhi.n	800adc0 <_printf_i+0x28>
 800add2:	a101      	add	r1, pc, #4	@ (adr r1, 800add8 <_printf_i+0x40>)
 800add4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800add8:	0800ae31 	.word	0x0800ae31
 800addc:	0800ae45 	.word	0x0800ae45
 800ade0:	0800adc1 	.word	0x0800adc1
 800ade4:	0800adc1 	.word	0x0800adc1
 800ade8:	0800adc1 	.word	0x0800adc1
 800adec:	0800adc1 	.word	0x0800adc1
 800adf0:	0800ae45 	.word	0x0800ae45
 800adf4:	0800adc1 	.word	0x0800adc1
 800adf8:	0800adc1 	.word	0x0800adc1
 800adfc:	0800adc1 	.word	0x0800adc1
 800ae00:	0800adc1 	.word	0x0800adc1
 800ae04:	0800af45 	.word	0x0800af45
 800ae08:	0800ae6f 	.word	0x0800ae6f
 800ae0c:	0800aeff 	.word	0x0800aeff
 800ae10:	0800adc1 	.word	0x0800adc1
 800ae14:	0800adc1 	.word	0x0800adc1
 800ae18:	0800af67 	.word	0x0800af67
 800ae1c:	0800adc1 	.word	0x0800adc1
 800ae20:	0800ae6f 	.word	0x0800ae6f
 800ae24:	0800adc1 	.word	0x0800adc1
 800ae28:	0800adc1 	.word	0x0800adc1
 800ae2c:	0800af07 	.word	0x0800af07
 800ae30:	6833      	ldr	r3, [r6, #0]
 800ae32:	1d1a      	adds	r2, r3, #4
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	6032      	str	r2, [r6, #0]
 800ae38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae40:	2301      	movs	r3, #1
 800ae42:	e09d      	b.n	800af80 <_printf_i+0x1e8>
 800ae44:	6833      	ldr	r3, [r6, #0]
 800ae46:	6820      	ldr	r0, [r4, #0]
 800ae48:	1d19      	adds	r1, r3, #4
 800ae4a:	6031      	str	r1, [r6, #0]
 800ae4c:	0606      	lsls	r6, r0, #24
 800ae4e:	d501      	bpl.n	800ae54 <_printf_i+0xbc>
 800ae50:	681d      	ldr	r5, [r3, #0]
 800ae52:	e003      	b.n	800ae5c <_printf_i+0xc4>
 800ae54:	0645      	lsls	r5, r0, #25
 800ae56:	d5fb      	bpl.n	800ae50 <_printf_i+0xb8>
 800ae58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae5c:	2d00      	cmp	r5, #0
 800ae5e:	da03      	bge.n	800ae68 <_printf_i+0xd0>
 800ae60:	232d      	movs	r3, #45	@ 0x2d
 800ae62:	426d      	negs	r5, r5
 800ae64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae68:	4859      	ldr	r0, [pc, #356]	@ (800afd0 <_printf_i+0x238>)
 800ae6a:	230a      	movs	r3, #10
 800ae6c:	e011      	b.n	800ae92 <_printf_i+0xfa>
 800ae6e:	6821      	ldr	r1, [r4, #0]
 800ae70:	6833      	ldr	r3, [r6, #0]
 800ae72:	0608      	lsls	r0, r1, #24
 800ae74:	f853 5b04 	ldr.w	r5, [r3], #4
 800ae78:	d402      	bmi.n	800ae80 <_printf_i+0xe8>
 800ae7a:	0649      	lsls	r1, r1, #25
 800ae7c:	bf48      	it	mi
 800ae7e:	b2ad      	uxthmi	r5, r5
 800ae80:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae82:	4853      	ldr	r0, [pc, #332]	@ (800afd0 <_printf_i+0x238>)
 800ae84:	6033      	str	r3, [r6, #0]
 800ae86:	bf14      	ite	ne
 800ae88:	230a      	movne	r3, #10
 800ae8a:	2308      	moveq	r3, #8
 800ae8c:	2100      	movs	r1, #0
 800ae8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ae92:	6866      	ldr	r6, [r4, #4]
 800ae94:	60a6      	str	r6, [r4, #8]
 800ae96:	2e00      	cmp	r6, #0
 800ae98:	bfa2      	ittt	ge
 800ae9a:	6821      	ldrge	r1, [r4, #0]
 800ae9c:	f021 0104 	bicge.w	r1, r1, #4
 800aea0:	6021      	strge	r1, [r4, #0]
 800aea2:	b90d      	cbnz	r5, 800aea8 <_printf_i+0x110>
 800aea4:	2e00      	cmp	r6, #0
 800aea6:	d04b      	beq.n	800af40 <_printf_i+0x1a8>
 800aea8:	4616      	mov	r6, r2
 800aeaa:	fbb5 f1f3 	udiv	r1, r5, r3
 800aeae:	fb03 5711 	mls	r7, r3, r1, r5
 800aeb2:	5dc7      	ldrb	r7, [r0, r7]
 800aeb4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aeb8:	462f      	mov	r7, r5
 800aeba:	42bb      	cmp	r3, r7
 800aebc:	460d      	mov	r5, r1
 800aebe:	d9f4      	bls.n	800aeaa <_printf_i+0x112>
 800aec0:	2b08      	cmp	r3, #8
 800aec2:	d10b      	bne.n	800aedc <_printf_i+0x144>
 800aec4:	6823      	ldr	r3, [r4, #0]
 800aec6:	07df      	lsls	r7, r3, #31
 800aec8:	d508      	bpl.n	800aedc <_printf_i+0x144>
 800aeca:	6923      	ldr	r3, [r4, #16]
 800aecc:	6861      	ldr	r1, [r4, #4]
 800aece:	4299      	cmp	r1, r3
 800aed0:	bfde      	ittt	le
 800aed2:	2330      	movle	r3, #48	@ 0x30
 800aed4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aed8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aedc:	1b92      	subs	r2, r2, r6
 800aede:	6122      	str	r2, [r4, #16]
 800aee0:	f8cd a000 	str.w	sl, [sp]
 800aee4:	464b      	mov	r3, r9
 800aee6:	aa03      	add	r2, sp, #12
 800aee8:	4621      	mov	r1, r4
 800aeea:	4640      	mov	r0, r8
 800aeec:	f7ff fee6 	bl	800acbc <_printf_common>
 800aef0:	3001      	adds	r0, #1
 800aef2:	d14a      	bne.n	800af8a <_printf_i+0x1f2>
 800aef4:	f04f 30ff 	mov.w	r0, #4294967295
 800aef8:	b004      	add	sp, #16
 800aefa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aefe:	6823      	ldr	r3, [r4, #0]
 800af00:	f043 0320 	orr.w	r3, r3, #32
 800af04:	6023      	str	r3, [r4, #0]
 800af06:	4833      	ldr	r0, [pc, #204]	@ (800afd4 <_printf_i+0x23c>)
 800af08:	2778      	movs	r7, #120	@ 0x78
 800af0a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af0e:	6823      	ldr	r3, [r4, #0]
 800af10:	6831      	ldr	r1, [r6, #0]
 800af12:	061f      	lsls	r7, r3, #24
 800af14:	f851 5b04 	ldr.w	r5, [r1], #4
 800af18:	d402      	bmi.n	800af20 <_printf_i+0x188>
 800af1a:	065f      	lsls	r7, r3, #25
 800af1c:	bf48      	it	mi
 800af1e:	b2ad      	uxthmi	r5, r5
 800af20:	6031      	str	r1, [r6, #0]
 800af22:	07d9      	lsls	r1, r3, #31
 800af24:	bf44      	itt	mi
 800af26:	f043 0320 	orrmi.w	r3, r3, #32
 800af2a:	6023      	strmi	r3, [r4, #0]
 800af2c:	b11d      	cbz	r5, 800af36 <_printf_i+0x19e>
 800af2e:	2310      	movs	r3, #16
 800af30:	e7ac      	b.n	800ae8c <_printf_i+0xf4>
 800af32:	4827      	ldr	r0, [pc, #156]	@ (800afd0 <_printf_i+0x238>)
 800af34:	e7e9      	b.n	800af0a <_printf_i+0x172>
 800af36:	6823      	ldr	r3, [r4, #0]
 800af38:	f023 0320 	bic.w	r3, r3, #32
 800af3c:	6023      	str	r3, [r4, #0]
 800af3e:	e7f6      	b.n	800af2e <_printf_i+0x196>
 800af40:	4616      	mov	r6, r2
 800af42:	e7bd      	b.n	800aec0 <_printf_i+0x128>
 800af44:	6833      	ldr	r3, [r6, #0]
 800af46:	6825      	ldr	r5, [r4, #0]
 800af48:	6961      	ldr	r1, [r4, #20]
 800af4a:	1d18      	adds	r0, r3, #4
 800af4c:	6030      	str	r0, [r6, #0]
 800af4e:	062e      	lsls	r6, r5, #24
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	d501      	bpl.n	800af58 <_printf_i+0x1c0>
 800af54:	6019      	str	r1, [r3, #0]
 800af56:	e002      	b.n	800af5e <_printf_i+0x1c6>
 800af58:	0668      	lsls	r0, r5, #25
 800af5a:	d5fb      	bpl.n	800af54 <_printf_i+0x1bc>
 800af5c:	8019      	strh	r1, [r3, #0]
 800af5e:	2300      	movs	r3, #0
 800af60:	6123      	str	r3, [r4, #16]
 800af62:	4616      	mov	r6, r2
 800af64:	e7bc      	b.n	800aee0 <_printf_i+0x148>
 800af66:	6833      	ldr	r3, [r6, #0]
 800af68:	1d1a      	adds	r2, r3, #4
 800af6a:	6032      	str	r2, [r6, #0]
 800af6c:	681e      	ldr	r6, [r3, #0]
 800af6e:	6862      	ldr	r2, [r4, #4]
 800af70:	2100      	movs	r1, #0
 800af72:	4630      	mov	r0, r6
 800af74:	f7f5 f9dc 	bl	8000330 <memchr>
 800af78:	b108      	cbz	r0, 800af7e <_printf_i+0x1e6>
 800af7a:	1b80      	subs	r0, r0, r6
 800af7c:	6060      	str	r0, [r4, #4]
 800af7e:	6863      	ldr	r3, [r4, #4]
 800af80:	6123      	str	r3, [r4, #16]
 800af82:	2300      	movs	r3, #0
 800af84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af88:	e7aa      	b.n	800aee0 <_printf_i+0x148>
 800af8a:	6923      	ldr	r3, [r4, #16]
 800af8c:	4632      	mov	r2, r6
 800af8e:	4649      	mov	r1, r9
 800af90:	4640      	mov	r0, r8
 800af92:	47d0      	blx	sl
 800af94:	3001      	adds	r0, #1
 800af96:	d0ad      	beq.n	800aef4 <_printf_i+0x15c>
 800af98:	6823      	ldr	r3, [r4, #0]
 800af9a:	079b      	lsls	r3, r3, #30
 800af9c:	d413      	bmi.n	800afc6 <_printf_i+0x22e>
 800af9e:	68e0      	ldr	r0, [r4, #12]
 800afa0:	9b03      	ldr	r3, [sp, #12]
 800afa2:	4298      	cmp	r0, r3
 800afa4:	bfb8      	it	lt
 800afa6:	4618      	movlt	r0, r3
 800afa8:	e7a6      	b.n	800aef8 <_printf_i+0x160>
 800afaa:	2301      	movs	r3, #1
 800afac:	4632      	mov	r2, r6
 800afae:	4649      	mov	r1, r9
 800afb0:	4640      	mov	r0, r8
 800afb2:	47d0      	blx	sl
 800afb4:	3001      	adds	r0, #1
 800afb6:	d09d      	beq.n	800aef4 <_printf_i+0x15c>
 800afb8:	3501      	adds	r5, #1
 800afba:	68e3      	ldr	r3, [r4, #12]
 800afbc:	9903      	ldr	r1, [sp, #12]
 800afbe:	1a5b      	subs	r3, r3, r1
 800afc0:	42ab      	cmp	r3, r5
 800afc2:	dcf2      	bgt.n	800afaa <_printf_i+0x212>
 800afc4:	e7eb      	b.n	800af9e <_printf_i+0x206>
 800afc6:	2500      	movs	r5, #0
 800afc8:	f104 0619 	add.w	r6, r4, #25
 800afcc:	e7f5      	b.n	800afba <_printf_i+0x222>
 800afce:	bf00      	nop
 800afd0:	0800d6b3 	.word	0x0800d6b3
 800afd4:	0800d6c4 	.word	0x0800d6c4

0800afd8 <std>:
 800afd8:	2300      	movs	r3, #0
 800afda:	b510      	push	{r4, lr}
 800afdc:	4604      	mov	r4, r0
 800afde:	e9c0 3300 	strd	r3, r3, [r0]
 800afe2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800afe6:	6083      	str	r3, [r0, #8]
 800afe8:	8181      	strh	r1, [r0, #12]
 800afea:	6643      	str	r3, [r0, #100]	@ 0x64
 800afec:	81c2      	strh	r2, [r0, #14]
 800afee:	6183      	str	r3, [r0, #24]
 800aff0:	4619      	mov	r1, r3
 800aff2:	2208      	movs	r2, #8
 800aff4:	305c      	adds	r0, #92	@ 0x5c
 800aff6:	f000 faad 	bl	800b554 <memset>
 800affa:	4b0d      	ldr	r3, [pc, #52]	@ (800b030 <std+0x58>)
 800affc:	6263      	str	r3, [r4, #36]	@ 0x24
 800affe:	4b0d      	ldr	r3, [pc, #52]	@ (800b034 <std+0x5c>)
 800b000:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b002:	4b0d      	ldr	r3, [pc, #52]	@ (800b038 <std+0x60>)
 800b004:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b006:	4b0d      	ldr	r3, [pc, #52]	@ (800b03c <std+0x64>)
 800b008:	6323      	str	r3, [r4, #48]	@ 0x30
 800b00a:	4b0d      	ldr	r3, [pc, #52]	@ (800b040 <std+0x68>)
 800b00c:	6224      	str	r4, [r4, #32]
 800b00e:	429c      	cmp	r4, r3
 800b010:	d006      	beq.n	800b020 <std+0x48>
 800b012:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b016:	4294      	cmp	r4, r2
 800b018:	d002      	beq.n	800b020 <std+0x48>
 800b01a:	33d0      	adds	r3, #208	@ 0xd0
 800b01c:	429c      	cmp	r4, r3
 800b01e:	d105      	bne.n	800b02c <std+0x54>
 800b020:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b028:	f000 bb10 	b.w	800b64c <__retarget_lock_init_recursive>
 800b02c:	bd10      	pop	{r4, pc}
 800b02e:	bf00      	nop
 800b030:	0800b3a5 	.word	0x0800b3a5
 800b034:	0800b3c7 	.word	0x0800b3c7
 800b038:	0800b3ff 	.word	0x0800b3ff
 800b03c:	0800b423 	.word	0x0800b423
 800b040:	20007bbc 	.word	0x20007bbc

0800b044 <stdio_exit_handler>:
 800b044:	4a02      	ldr	r2, [pc, #8]	@ (800b050 <stdio_exit_handler+0xc>)
 800b046:	4903      	ldr	r1, [pc, #12]	@ (800b054 <stdio_exit_handler+0x10>)
 800b048:	4803      	ldr	r0, [pc, #12]	@ (800b058 <stdio_exit_handler+0x14>)
 800b04a:	f000 b869 	b.w	800b120 <_fwalk_sglue>
 800b04e:	bf00      	nop
 800b050:	2000000c 	.word	0x2000000c
 800b054:	0800cf81 	.word	0x0800cf81
 800b058:	2000001c 	.word	0x2000001c

0800b05c <cleanup_stdio>:
 800b05c:	6841      	ldr	r1, [r0, #4]
 800b05e:	4b0c      	ldr	r3, [pc, #48]	@ (800b090 <cleanup_stdio+0x34>)
 800b060:	4299      	cmp	r1, r3
 800b062:	b510      	push	{r4, lr}
 800b064:	4604      	mov	r4, r0
 800b066:	d001      	beq.n	800b06c <cleanup_stdio+0x10>
 800b068:	f001 ff8a 	bl	800cf80 <_fflush_r>
 800b06c:	68a1      	ldr	r1, [r4, #8]
 800b06e:	4b09      	ldr	r3, [pc, #36]	@ (800b094 <cleanup_stdio+0x38>)
 800b070:	4299      	cmp	r1, r3
 800b072:	d002      	beq.n	800b07a <cleanup_stdio+0x1e>
 800b074:	4620      	mov	r0, r4
 800b076:	f001 ff83 	bl	800cf80 <_fflush_r>
 800b07a:	68e1      	ldr	r1, [r4, #12]
 800b07c:	4b06      	ldr	r3, [pc, #24]	@ (800b098 <cleanup_stdio+0x3c>)
 800b07e:	4299      	cmp	r1, r3
 800b080:	d004      	beq.n	800b08c <cleanup_stdio+0x30>
 800b082:	4620      	mov	r0, r4
 800b084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b088:	f001 bf7a 	b.w	800cf80 <_fflush_r>
 800b08c:	bd10      	pop	{r4, pc}
 800b08e:	bf00      	nop
 800b090:	20007bbc 	.word	0x20007bbc
 800b094:	20007c24 	.word	0x20007c24
 800b098:	20007c8c 	.word	0x20007c8c

0800b09c <global_stdio_init.part.0>:
 800b09c:	b510      	push	{r4, lr}
 800b09e:	4b0b      	ldr	r3, [pc, #44]	@ (800b0cc <global_stdio_init.part.0+0x30>)
 800b0a0:	4c0b      	ldr	r4, [pc, #44]	@ (800b0d0 <global_stdio_init.part.0+0x34>)
 800b0a2:	4a0c      	ldr	r2, [pc, #48]	@ (800b0d4 <global_stdio_init.part.0+0x38>)
 800b0a4:	601a      	str	r2, [r3, #0]
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	2104      	movs	r1, #4
 800b0ac:	f7ff ff94 	bl	800afd8 <std>
 800b0b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	2109      	movs	r1, #9
 800b0b8:	f7ff ff8e 	bl	800afd8 <std>
 800b0bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b0c0:	2202      	movs	r2, #2
 800b0c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0c6:	2112      	movs	r1, #18
 800b0c8:	f7ff bf86 	b.w	800afd8 <std>
 800b0cc:	20007cf4 	.word	0x20007cf4
 800b0d0:	20007bbc 	.word	0x20007bbc
 800b0d4:	0800b045 	.word	0x0800b045

0800b0d8 <__sfp_lock_acquire>:
 800b0d8:	4801      	ldr	r0, [pc, #4]	@ (800b0e0 <__sfp_lock_acquire+0x8>)
 800b0da:	f000 bab8 	b.w	800b64e <__retarget_lock_acquire_recursive>
 800b0de:	bf00      	nop
 800b0e0:	20007cfd 	.word	0x20007cfd

0800b0e4 <__sfp_lock_release>:
 800b0e4:	4801      	ldr	r0, [pc, #4]	@ (800b0ec <__sfp_lock_release+0x8>)
 800b0e6:	f000 bab3 	b.w	800b650 <__retarget_lock_release_recursive>
 800b0ea:	bf00      	nop
 800b0ec:	20007cfd 	.word	0x20007cfd

0800b0f0 <__sinit>:
 800b0f0:	b510      	push	{r4, lr}
 800b0f2:	4604      	mov	r4, r0
 800b0f4:	f7ff fff0 	bl	800b0d8 <__sfp_lock_acquire>
 800b0f8:	6a23      	ldr	r3, [r4, #32]
 800b0fa:	b11b      	cbz	r3, 800b104 <__sinit+0x14>
 800b0fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b100:	f7ff bff0 	b.w	800b0e4 <__sfp_lock_release>
 800b104:	4b04      	ldr	r3, [pc, #16]	@ (800b118 <__sinit+0x28>)
 800b106:	6223      	str	r3, [r4, #32]
 800b108:	4b04      	ldr	r3, [pc, #16]	@ (800b11c <__sinit+0x2c>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d1f5      	bne.n	800b0fc <__sinit+0xc>
 800b110:	f7ff ffc4 	bl	800b09c <global_stdio_init.part.0>
 800b114:	e7f2      	b.n	800b0fc <__sinit+0xc>
 800b116:	bf00      	nop
 800b118:	0800b05d 	.word	0x0800b05d
 800b11c:	20007cf4 	.word	0x20007cf4

0800b120 <_fwalk_sglue>:
 800b120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b124:	4607      	mov	r7, r0
 800b126:	4688      	mov	r8, r1
 800b128:	4614      	mov	r4, r2
 800b12a:	2600      	movs	r6, #0
 800b12c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b130:	f1b9 0901 	subs.w	r9, r9, #1
 800b134:	d505      	bpl.n	800b142 <_fwalk_sglue+0x22>
 800b136:	6824      	ldr	r4, [r4, #0]
 800b138:	2c00      	cmp	r4, #0
 800b13a:	d1f7      	bne.n	800b12c <_fwalk_sglue+0xc>
 800b13c:	4630      	mov	r0, r6
 800b13e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b142:	89ab      	ldrh	r3, [r5, #12]
 800b144:	2b01      	cmp	r3, #1
 800b146:	d907      	bls.n	800b158 <_fwalk_sglue+0x38>
 800b148:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b14c:	3301      	adds	r3, #1
 800b14e:	d003      	beq.n	800b158 <_fwalk_sglue+0x38>
 800b150:	4629      	mov	r1, r5
 800b152:	4638      	mov	r0, r7
 800b154:	47c0      	blx	r8
 800b156:	4306      	orrs	r6, r0
 800b158:	3568      	adds	r5, #104	@ 0x68
 800b15a:	e7e9      	b.n	800b130 <_fwalk_sglue+0x10>

0800b15c <iprintf>:
 800b15c:	b40f      	push	{r0, r1, r2, r3}
 800b15e:	b507      	push	{r0, r1, r2, lr}
 800b160:	4906      	ldr	r1, [pc, #24]	@ (800b17c <iprintf+0x20>)
 800b162:	ab04      	add	r3, sp, #16
 800b164:	6808      	ldr	r0, [r1, #0]
 800b166:	f853 2b04 	ldr.w	r2, [r3], #4
 800b16a:	6881      	ldr	r1, [r0, #8]
 800b16c:	9301      	str	r3, [sp, #4]
 800b16e:	f001 fd6b 	bl	800cc48 <_vfiprintf_r>
 800b172:	b003      	add	sp, #12
 800b174:	f85d eb04 	ldr.w	lr, [sp], #4
 800b178:	b004      	add	sp, #16
 800b17a:	4770      	bx	lr
 800b17c:	20000018 	.word	0x20000018

0800b180 <_puts_r>:
 800b180:	6a03      	ldr	r3, [r0, #32]
 800b182:	b570      	push	{r4, r5, r6, lr}
 800b184:	6884      	ldr	r4, [r0, #8]
 800b186:	4605      	mov	r5, r0
 800b188:	460e      	mov	r6, r1
 800b18a:	b90b      	cbnz	r3, 800b190 <_puts_r+0x10>
 800b18c:	f7ff ffb0 	bl	800b0f0 <__sinit>
 800b190:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b192:	07db      	lsls	r3, r3, #31
 800b194:	d405      	bmi.n	800b1a2 <_puts_r+0x22>
 800b196:	89a3      	ldrh	r3, [r4, #12]
 800b198:	0598      	lsls	r0, r3, #22
 800b19a:	d402      	bmi.n	800b1a2 <_puts_r+0x22>
 800b19c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b19e:	f000 fa56 	bl	800b64e <__retarget_lock_acquire_recursive>
 800b1a2:	89a3      	ldrh	r3, [r4, #12]
 800b1a4:	0719      	lsls	r1, r3, #28
 800b1a6:	d502      	bpl.n	800b1ae <_puts_r+0x2e>
 800b1a8:	6923      	ldr	r3, [r4, #16]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d135      	bne.n	800b21a <_puts_r+0x9a>
 800b1ae:	4621      	mov	r1, r4
 800b1b0:	4628      	mov	r0, r5
 800b1b2:	f000 f979 	bl	800b4a8 <__swsetup_r>
 800b1b6:	b380      	cbz	r0, 800b21a <_puts_r+0x9a>
 800b1b8:	f04f 35ff 	mov.w	r5, #4294967295
 800b1bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b1be:	07da      	lsls	r2, r3, #31
 800b1c0:	d405      	bmi.n	800b1ce <_puts_r+0x4e>
 800b1c2:	89a3      	ldrh	r3, [r4, #12]
 800b1c4:	059b      	lsls	r3, r3, #22
 800b1c6:	d402      	bmi.n	800b1ce <_puts_r+0x4e>
 800b1c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b1ca:	f000 fa41 	bl	800b650 <__retarget_lock_release_recursive>
 800b1ce:	4628      	mov	r0, r5
 800b1d0:	bd70      	pop	{r4, r5, r6, pc}
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	da04      	bge.n	800b1e0 <_puts_r+0x60>
 800b1d6:	69a2      	ldr	r2, [r4, #24]
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	dc17      	bgt.n	800b20c <_puts_r+0x8c>
 800b1dc:	290a      	cmp	r1, #10
 800b1de:	d015      	beq.n	800b20c <_puts_r+0x8c>
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	1c5a      	adds	r2, r3, #1
 800b1e4:	6022      	str	r2, [r4, #0]
 800b1e6:	7019      	strb	r1, [r3, #0]
 800b1e8:	68a3      	ldr	r3, [r4, #8]
 800b1ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b1ee:	3b01      	subs	r3, #1
 800b1f0:	60a3      	str	r3, [r4, #8]
 800b1f2:	2900      	cmp	r1, #0
 800b1f4:	d1ed      	bne.n	800b1d2 <_puts_r+0x52>
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	da11      	bge.n	800b21e <_puts_r+0x9e>
 800b1fa:	4622      	mov	r2, r4
 800b1fc:	210a      	movs	r1, #10
 800b1fe:	4628      	mov	r0, r5
 800b200:	f000 f913 	bl	800b42a <__swbuf_r>
 800b204:	3001      	adds	r0, #1
 800b206:	d0d7      	beq.n	800b1b8 <_puts_r+0x38>
 800b208:	250a      	movs	r5, #10
 800b20a:	e7d7      	b.n	800b1bc <_puts_r+0x3c>
 800b20c:	4622      	mov	r2, r4
 800b20e:	4628      	mov	r0, r5
 800b210:	f000 f90b 	bl	800b42a <__swbuf_r>
 800b214:	3001      	adds	r0, #1
 800b216:	d1e7      	bne.n	800b1e8 <_puts_r+0x68>
 800b218:	e7ce      	b.n	800b1b8 <_puts_r+0x38>
 800b21a:	3e01      	subs	r6, #1
 800b21c:	e7e4      	b.n	800b1e8 <_puts_r+0x68>
 800b21e:	6823      	ldr	r3, [r4, #0]
 800b220:	1c5a      	adds	r2, r3, #1
 800b222:	6022      	str	r2, [r4, #0]
 800b224:	220a      	movs	r2, #10
 800b226:	701a      	strb	r2, [r3, #0]
 800b228:	e7ee      	b.n	800b208 <_puts_r+0x88>
	...

0800b22c <puts>:
 800b22c:	4b02      	ldr	r3, [pc, #8]	@ (800b238 <puts+0xc>)
 800b22e:	4601      	mov	r1, r0
 800b230:	6818      	ldr	r0, [r3, #0]
 800b232:	f7ff bfa5 	b.w	800b180 <_puts_r>
 800b236:	bf00      	nop
 800b238:	20000018 	.word	0x20000018

0800b23c <setvbuf>:
 800b23c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b240:	461d      	mov	r5, r3
 800b242:	4b57      	ldr	r3, [pc, #348]	@ (800b3a0 <setvbuf+0x164>)
 800b244:	681f      	ldr	r7, [r3, #0]
 800b246:	4604      	mov	r4, r0
 800b248:	460e      	mov	r6, r1
 800b24a:	4690      	mov	r8, r2
 800b24c:	b127      	cbz	r7, 800b258 <setvbuf+0x1c>
 800b24e:	6a3b      	ldr	r3, [r7, #32]
 800b250:	b913      	cbnz	r3, 800b258 <setvbuf+0x1c>
 800b252:	4638      	mov	r0, r7
 800b254:	f7ff ff4c 	bl	800b0f0 <__sinit>
 800b258:	f1b8 0f02 	cmp.w	r8, #2
 800b25c:	d006      	beq.n	800b26c <setvbuf+0x30>
 800b25e:	f1b8 0f01 	cmp.w	r8, #1
 800b262:	f200 809a 	bhi.w	800b39a <setvbuf+0x15e>
 800b266:	2d00      	cmp	r5, #0
 800b268:	f2c0 8097 	blt.w	800b39a <setvbuf+0x15e>
 800b26c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b26e:	07d9      	lsls	r1, r3, #31
 800b270:	d405      	bmi.n	800b27e <setvbuf+0x42>
 800b272:	89a3      	ldrh	r3, [r4, #12]
 800b274:	059a      	lsls	r2, r3, #22
 800b276:	d402      	bmi.n	800b27e <setvbuf+0x42>
 800b278:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b27a:	f000 f9e8 	bl	800b64e <__retarget_lock_acquire_recursive>
 800b27e:	4621      	mov	r1, r4
 800b280:	4638      	mov	r0, r7
 800b282:	f001 fe7d 	bl	800cf80 <_fflush_r>
 800b286:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b288:	b141      	cbz	r1, 800b29c <setvbuf+0x60>
 800b28a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b28e:	4299      	cmp	r1, r3
 800b290:	d002      	beq.n	800b298 <setvbuf+0x5c>
 800b292:	4638      	mov	r0, r7
 800b294:	f001 f82c 	bl	800c2f0 <_free_r>
 800b298:	2300      	movs	r3, #0
 800b29a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b29c:	2300      	movs	r3, #0
 800b29e:	61a3      	str	r3, [r4, #24]
 800b2a0:	6063      	str	r3, [r4, #4]
 800b2a2:	89a3      	ldrh	r3, [r4, #12]
 800b2a4:	061b      	lsls	r3, r3, #24
 800b2a6:	d503      	bpl.n	800b2b0 <setvbuf+0x74>
 800b2a8:	6921      	ldr	r1, [r4, #16]
 800b2aa:	4638      	mov	r0, r7
 800b2ac:	f001 f820 	bl	800c2f0 <_free_r>
 800b2b0:	89a3      	ldrh	r3, [r4, #12]
 800b2b2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800b2b6:	f023 0303 	bic.w	r3, r3, #3
 800b2ba:	f1b8 0f02 	cmp.w	r8, #2
 800b2be:	81a3      	strh	r3, [r4, #12]
 800b2c0:	d061      	beq.n	800b386 <setvbuf+0x14a>
 800b2c2:	ab01      	add	r3, sp, #4
 800b2c4:	466a      	mov	r2, sp
 800b2c6:	4621      	mov	r1, r4
 800b2c8:	4638      	mov	r0, r7
 800b2ca:	f001 fe81 	bl	800cfd0 <__swhatbuf_r>
 800b2ce:	89a3      	ldrh	r3, [r4, #12]
 800b2d0:	4318      	orrs	r0, r3
 800b2d2:	81a0      	strh	r0, [r4, #12]
 800b2d4:	bb2d      	cbnz	r5, 800b322 <setvbuf+0xe6>
 800b2d6:	9d00      	ldr	r5, [sp, #0]
 800b2d8:	4628      	mov	r0, r5
 800b2da:	f001 f853 	bl	800c384 <malloc>
 800b2de:	4606      	mov	r6, r0
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	d152      	bne.n	800b38a <setvbuf+0x14e>
 800b2e4:	f8dd 9000 	ldr.w	r9, [sp]
 800b2e8:	45a9      	cmp	r9, r5
 800b2ea:	d140      	bne.n	800b36e <setvbuf+0x132>
 800b2ec:	f04f 35ff 	mov.w	r5, #4294967295
 800b2f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2f4:	f043 0202 	orr.w	r2, r3, #2
 800b2f8:	81a2      	strh	r2, [r4, #12]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	60a2      	str	r2, [r4, #8]
 800b2fe:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800b302:	6022      	str	r2, [r4, #0]
 800b304:	6122      	str	r2, [r4, #16]
 800b306:	2201      	movs	r2, #1
 800b308:	6162      	str	r2, [r4, #20]
 800b30a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b30c:	07d6      	lsls	r6, r2, #31
 800b30e:	d404      	bmi.n	800b31a <setvbuf+0xde>
 800b310:	0598      	lsls	r0, r3, #22
 800b312:	d402      	bmi.n	800b31a <setvbuf+0xde>
 800b314:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b316:	f000 f99b 	bl	800b650 <__retarget_lock_release_recursive>
 800b31a:	4628      	mov	r0, r5
 800b31c:	b003      	add	sp, #12
 800b31e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b322:	2e00      	cmp	r6, #0
 800b324:	d0d8      	beq.n	800b2d8 <setvbuf+0x9c>
 800b326:	6a3b      	ldr	r3, [r7, #32]
 800b328:	b913      	cbnz	r3, 800b330 <setvbuf+0xf4>
 800b32a:	4638      	mov	r0, r7
 800b32c:	f7ff fee0 	bl	800b0f0 <__sinit>
 800b330:	f1b8 0f01 	cmp.w	r8, #1
 800b334:	bf08      	it	eq
 800b336:	89a3      	ldrheq	r3, [r4, #12]
 800b338:	6026      	str	r6, [r4, #0]
 800b33a:	bf04      	itt	eq
 800b33c:	f043 0301 	orreq.w	r3, r3, #1
 800b340:	81a3      	strheq	r3, [r4, #12]
 800b342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b346:	f013 0208 	ands.w	r2, r3, #8
 800b34a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b34e:	d01e      	beq.n	800b38e <setvbuf+0x152>
 800b350:	07d9      	lsls	r1, r3, #31
 800b352:	bf41      	itttt	mi
 800b354:	2200      	movmi	r2, #0
 800b356:	426d      	negmi	r5, r5
 800b358:	60a2      	strmi	r2, [r4, #8]
 800b35a:	61a5      	strmi	r5, [r4, #24]
 800b35c:	bf58      	it	pl
 800b35e:	60a5      	strpl	r5, [r4, #8]
 800b360:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b362:	07d2      	lsls	r2, r2, #31
 800b364:	d401      	bmi.n	800b36a <setvbuf+0x12e>
 800b366:	059b      	lsls	r3, r3, #22
 800b368:	d513      	bpl.n	800b392 <setvbuf+0x156>
 800b36a:	2500      	movs	r5, #0
 800b36c:	e7d5      	b.n	800b31a <setvbuf+0xde>
 800b36e:	4648      	mov	r0, r9
 800b370:	f001 f808 	bl	800c384 <malloc>
 800b374:	4606      	mov	r6, r0
 800b376:	2800      	cmp	r0, #0
 800b378:	d0b8      	beq.n	800b2ec <setvbuf+0xb0>
 800b37a:	89a3      	ldrh	r3, [r4, #12]
 800b37c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b380:	81a3      	strh	r3, [r4, #12]
 800b382:	464d      	mov	r5, r9
 800b384:	e7cf      	b.n	800b326 <setvbuf+0xea>
 800b386:	2500      	movs	r5, #0
 800b388:	e7b2      	b.n	800b2f0 <setvbuf+0xb4>
 800b38a:	46a9      	mov	r9, r5
 800b38c:	e7f5      	b.n	800b37a <setvbuf+0x13e>
 800b38e:	60a2      	str	r2, [r4, #8]
 800b390:	e7e6      	b.n	800b360 <setvbuf+0x124>
 800b392:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b394:	f000 f95c 	bl	800b650 <__retarget_lock_release_recursive>
 800b398:	e7e7      	b.n	800b36a <setvbuf+0x12e>
 800b39a:	f04f 35ff 	mov.w	r5, #4294967295
 800b39e:	e7bc      	b.n	800b31a <setvbuf+0xde>
 800b3a0:	20000018 	.word	0x20000018

0800b3a4 <__sread>:
 800b3a4:	b510      	push	{r4, lr}
 800b3a6:	460c      	mov	r4, r1
 800b3a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3ac:	f000 f900 	bl	800b5b0 <_read_r>
 800b3b0:	2800      	cmp	r0, #0
 800b3b2:	bfab      	itete	ge
 800b3b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b3b6:	89a3      	ldrhlt	r3, [r4, #12]
 800b3b8:	181b      	addge	r3, r3, r0
 800b3ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b3be:	bfac      	ite	ge
 800b3c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b3c2:	81a3      	strhlt	r3, [r4, #12]
 800b3c4:	bd10      	pop	{r4, pc}

0800b3c6 <__swrite>:
 800b3c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3ca:	461f      	mov	r7, r3
 800b3cc:	898b      	ldrh	r3, [r1, #12]
 800b3ce:	05db      	lsls	r3, r3, #23
 800b3d0:	4605      	mov	r5, r0
 800b3d2:	460c      	mov	r4, r1
 800b3d4:	4616      	mov	r6, r2
 800b3d6:	d505      	bpl.n	800b3e4 <__swrite+0x1e>
 800b3d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3dc:	2302      	movs	r3, #2
 800b3de:	2200      	movs	r2, #0
 800b3e0:	f000 f8d4 	bl	800b58c <_lseek_r>
 800b3e4:	89a3      	ldrh	r3, [r4, #12]
 800b3e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b3ee:	81a3      	strh	r3, [r4, #12]
 800b3f0:	4632      	mov	r2, r6
 800b3f2:	463b      	mov	r3, r7
 800b3f4:	4628      	mov	r0, r5
 800b3f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b3fa:	f000 b8eb 	b.w	800b5d4 <_write_r>

0800b3fe <__sseek>:
 800b3fe:	b510      	push	{r4, lr}
 800b400:	460c      	mov	r4, r1
 800b402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b406:	f000 f8c1 	bl	800b58c <_lseek_r>
 800b40a:	1c43      	adds	r3, r0, #1
 800b40c:	89a3      	ldrh	r3, [r4, #12]
 800b40e:	bf15      	itete	ne
 800b410:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b412:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b416:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b41a:	81a3      	strheq	r3, [r4, #12]
 800b41c:	bf18      	it	ne
 800b41e:	81a3      	strhne	r3, [r4, #12]
 800b420:	bd10      	pop	{r4, pc}

0800b422 <__sclose>:
 800b422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b426:	f000 b8a1 	b.w	800b56c <_close_r>

0800b42a <__swbuf_r>:
 800b42a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b42c:	460e      	mov	r6, r1
 800b42e:	4614      	mov	r4, r2
 800b430:	4605      	mov	r5, r0
 800b432:	b118      	cbz	r0, 800b43c <__swbuf_r+0x12>
 800b434:	6a03      	ldr	r3, [r0, #32]
 800b436:	b90b      	cbnz	r3, 800b43c <__swbuf_r+0x12>
 800b438:	f7ff fe5a 	bl	800b0f0 <__sinit>
 800b43c:	69a3      	ldr	r3, [r4, #24]
 800b43e:	60a3      	str	r3, [r4, #8]
 800b440:	89a3      	ldrh	r3, [r4, #12]
 800b442:	071a      	lsls	r2, r3, #28
 800b444:	d501      	bpl.n	800b44a <__swbuf_r+0x20>
 800b446:	6923      	ldr	r3, [r4, #16]
 800b448:	b943      	cbnz	r3, 800b45c <__swbuf_r+0x32>
 800b44a:	4621      	mov	r1, r4
 800b44c:	4628      	mov	r0, r5
 800b44e:	f000 f82b 	bl	800b4a8 <__swsetup_r>
 800b452:	b118      	cbz	r0, 800b45c <__swbuf_r+0x32>
 800b454:	f04f 37ff 	mov.w	r7, #4294967295
 800b458:	4638      	mov	r0, r7
 800b45a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b45c:	6823      	ldr	r3, [r4, #0]
 800b45e:	6922      	ldr	r2, [r4, #16]
 800b460:	1a98      	subs	r0, r3, r2
 800b462:	6963      	ldr	r3, [r4, #20]
 800b464:	b2f6      	uxtb	r6, r6
 800b466:	4283      	cmp	r3, r0
 800b468:	4637      	mov	r7, r6
 800b46a:	dc05      	bgt.n	800b478 <__swbuf_r+0x4e>
 800b46c:	4621      	mov	r1, r4
 800b46e:	4628      	mov	r0, r5
 800b470:	f001 fd86 	bl	800cf80 <_fflush_r>
 800b474:	2800      	cmp	r0, #0
 800b476:	d1ed      	bne.n	800b454 <__swbuf_r+0x2a>
 800b478:	68a3      	ldr	r3, [r4, #8]
 800b47a:	3b01      	subs	r3, #1
 800b47c:	60a3      	str	r3, [r4, #8]
 800b47e:	6823      	ldr	r3, [r4, #0]
 800b480:	1c5a      	adds	r2, r3, #1
 800b482:	6022      	str	r2, [r4, #0]
 800b484:	701e      	strb	r6, [r3, #0]
 800b486:	6962      	ldr	r2, [r4, #20]
 800b488:	1c43      	adds	r3, r0, #1
 800b48a:	429a      	cmp	r2, r3
 800b48c:	d004      	beq.n	800b498 <__swbuf_r+0x6e>
 800b48e:	89a3      	ldrh	r3, [r4, #12]
 800b490:	07db      	lsls	r3, r3, #31
 800b492:	d5e1      	bpl.n	800b458 <__swbuf_r+0x2e>
 800b494:	2e0a      	cmp	r6, #10
 800b496:	d1df      	bne.n	800b458 <__swbuf_r+0x2e>
 800b498:	4621      	mov	r1, r4
 800b49a:	4628      	mov	r0, r5
 800b49c:	f001 fd70 	bl	800cf80 <_fflush_r>
 800b4a0:	2800      	cmp	r0, #0
 800b4a2:	d0d9      	beq.n	800b458 <__swbuf_r+0x2e>
 800b4a4:	e7d6      	b.n	800b454 <__swbuf_r+0x2a>
	...

0800b4a8 <__swsetup_r>:
 800b4a8:	b538      	push	{r3, r4, r5, lr}
 800b4aa:	4b29      	ldr	r3, [pc, #164]	@ (800b550 <__swsetup_r+0xa8>)
 800b4ac:	4605      	mov	r5, r0
 800b4ae:	6818      	ldr	r0, [r3, #0]
 800b4b0:	460c      	mov	r4, r1
 800b4b2:	b118      	cbz	r0, 800b4bc <__swsetup_r+0x14>
 800b4b4:	6a03      	ldr	r3, [r0, #32]
 800b4b6:	b90b      	cbnz	r3, 800b4bc <__swsetup_r+0x14>
 800b4b8:	f7ff fe1a 	bl	800b0f0 <__sinit>
 800b4bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4c0:	0719      	lsls	r1, r3, #28
 800b4c2:	d422      	bmi.n	800b50a <__swsetup_r+0x62>
 800b4c4:	06da      	lsls	r2, r3, #27
 800b4c6:	d407      	bmi.n	800b4d8 <__swsetup_r+0x30>
 800b4c8:	2209      	movs	r2, #9
 800b4ca:	602a      	str	r2, [r5, #0]
 800b4cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4d0:	81a3      	strh	r3, [r4, #12]
 800b4d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d6:	e033      	b.n	800b540 <__swsetup_r+0x98>
 800b4d8:	0758      	lsls	r0, r3, #29
 800b4da:	d512      	bpl.n	800b502 <__swsetup_r+0x5a>
 800b4dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4de:	b141      	cbz	r1, 800b4f2 <__swsetup_r+0x4a>
 800b4e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b4e4:	4299      	cmp	r1, r3
 800b4e6:	d002      	beq.n	800b4ee <__swsetup_r+0x46>
 800b4e8:	4628      	mov	r0, r5
 800b4ea:	f000 ff01 	bl	800c2f0 <_free_r>
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4f2:	89a3      	ldrh	r3, [r4, #12]
 800b4f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b4f8:	81a3      	strh	r3, [r4, #12]
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	6063      	str	r3, [r4, #4]
 800b4fe:	6923      	ldr	r3, [r4, #16]
 800b500:	6023      	str	r3, [r4, #0]
 800b502:	89a3      	ldrh	r3, [r4, #12]
 800b504:	f043 0308 	orr.w	r3, r3, #8
 800b508:	81a3      	strh	r3, [r4, #12]
 800b50a:	6923      	ldr	r3, [r4, #16]
 800b50c:	b94b      	cbnz	r3, 800b522 <__swsetup_r+0x7a>
 800b50e:	89a3      	ldrh	r3, [r4, #12]
 800b510:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b514:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b518:	d003      	beq.n	800b522 <__swsetup_r+0x7a>
 800b51a:	4621      	mov	r1, r4
 800b51c:	4628      	mov	r0, r5
 800b51e:	f001 fd7d 	bl	800d01c <__smakebuf_r>
 800b522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b526:	f013 0201 	ands.w	r2, r3, #1
 800b52a:	d00a      	beq.n	800b542 <__swsetup_r+0x9a>
 800b52c:	2200      	movs	r2, #0
 800b52e:	60a2      	str	r2, [r4, #8]
 800b530:	6962      	ldr	r2, [r4, #20]
 800b532:	4252      	negs	r2, r2
 800b534:	61a2      	str	r2, [r4, #24]
 800b536:	6922      	ldr	r2, [r4, #16]
 800b538:	b942      	cbnz	r2, 800b54c <__swsetup_r+0xa4>
 800b53a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b53e:	d1c5      	bne.n	800b4cc <__swsetup_r+0x24>
 800b540:	bd38      	pop	{r3, r4, r5, pc}
 800b542:	0799      	lsls	r1, r3, #30
 800b544:	bf58      	it	pl
 800b546:	6962      	ldrpl	r2, [r4, #20]
 800b548:	60a2      	str	r2, [r4, #8]
 800b54a:	e7f4      	b.n	800b536 <__swsetup_r+0x8e>
 800b54c:	2000      	movs	r0, #0
 800b54e:	e7f7      	b.n	800b540 <__swsetup_r+0x98>
 800b550:	20000018 	.word	0x20000018

0800b554 <memset>:
 800b554:	4402      	add	r2, r0
 800b556:	4603      	mov	r3, r0
 800b558:	4293      	cmp	r3, r2
 800b55a:	d100      	bne.n	800b55e <memset+0xa>
 800b55c:	4770      	bx	lr
 800b55e:	f803 1b01 	strb.w	r1, [r3], #1
 800b562:	e7f9      	b.n	800b558 <memset+0x4>

0800b564 <_localeconv_r>:
 800b564:	4800      	ldr	r0, [pc, #0]	@ (800b568 <_localeconv_r+0x4>)
 800b566:	4770      	bx	lr
 800b568:	20000158 	.word	0x20000158

0800b56c <_close_r>:
 800b56c:	b538      	push	{r3, r4, r5, lr}
 800b56e:	4d06      	ldr	r5, [pc, #24]	@ (800b588 <_close_r+0x1c>)
 800b570:	2300      	movs	r3, #0
 800b572:	4604      	mov	r4, r0
 800b574:	4608      	mov	r0, r1
 800b576:	602b      	str	r3, [r5, #0]
 800b578:	f7f6 fa28 	bl	80019cc <_close>
 800b57c:	1c43      	adds	r3, r0, #1
 800b57e:	d102      	bne.n	800b586 <_close_r+0x1a>
 800b580:	682b      	ldr	r3, [r5, #0]
 800b582:	b103      	cbz	r3, 800b586 <_close_r+0x1a>
 800b584:	6023      	str	r3, [r4, #0]
 800b586:	bd38      	pop	{r3, r4, r5, pc}
 800b588:	20007cf8 	.word	0x20007cf8

0800b58c <_lseek_r>:
 800b58c:	b538      	push	{r3, r4, r5, lr}
 800b58e:	4d07      	ldr	r5, [pc, #28]	@ (800b5ac <_lseek_r+0x20>)
 800b590:	4604      	mov	r4, r0
 800b592:	4608      	mov	r0, r1
 800b594:	4611      	mov	r1, r2
 800b596:	2200      	movs	r2, #0
 800b598:	602a      	str	r2, [r5, #0]
 800b59a:	461a      	mov	r2, r3
 800b59c:	f7f6 fba7 	bl	8001cee <_lseek>
 800b5a0:	1c43      	adds	r3, r0, #1
 800b5a2:	d102      	bne.n	800b5aa <_lseek_r+0x1e>
 800b5a4:	682b      	ldr	r3, [r5, #0]
 800b5a6:	b103      	cbz	r3, 800b5aa <_lseek_r+0x1e>
 800b5a8:	6023      	str	r3, [r4, #0]
 800b5aa:	bd38      	pop	{r3, r4, r5, pc}
 800b5ac:	20007cf8 	.word	0x20007cf8

0800b5b0 <_read_r>:
 800b5b0:	b538      	push	{r3, r4, r5, lr}
 800b5b2:	4d07      	ldr	r5, [pc, #28]	@ (800b5d0 <_read_r+0x20>)
 800b5b4:	4604      	mov	r4, r0
 800b5b6:	4608      	mov	r0, r1
 800b5b8:	4611      	mov	r1, r2
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	602a      	str	r2, [r5, #0]
 800b5be:	461a      	mov	r2, r3
 800b5c0:	f7f6 fa1c 	bl	80019fc <_read>
 800b5c4:	1c43      	adds	r3, r0, #1
 800b5c6:	d102      	bne.n	800b5ce <_read_r+0x1e>
 800b5c8:	682b      	ldr	r3, [r5, #0]
 800b5ca:	b103      	cbz	r3, 800b5ce <_read_r+0x1e>
 800b5cc:	6023      	str	r3, [r4, #0]
 800b5ce:	bd38      	pop	{r3, r4, r5, pc}
 800b5d0:	20007cf8 	.word	0x20007cf8

0800b5d4 <_write_r>:
 800b5d4:	b538      	push	{r3, r4, r5, lr}
 800b5d6:	4d07      	ldr	r5, [pc, #28]	@ (800b5f4 <_write_r+0x20>)
 800b5d8:	4604      	mov	r4, r0
 800b5da:	4608      	mov	r0, r1
 800b5dc:	4611      	mov	r1, r2
 800b5de:	2200      	movs	r2, #0
 800b5e0:	602a      	str	r2, [r5, #0]
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	f7f6 f9c6 	bl	8001974 <_write>
 800b5e8:	1c43      	adds	r3, r0, #1
 800b5ea:	d102      	bne.n	800b5f2 <_write_r+0x1e>
 800b5ec:	682b      	ldr	r3, [r5, #0]
 800b5ee:	b103      	cbz	r3, 800b5f2 <_write_r+0x1e>
 800b5f0:	6023      	str	r3, [r4, #0]
 800b5f2:	bd38      	pop	{r3, r4, r5, pc}
 800b5f4:	20007cf8 	.word	0x20007cf8

0800b5f8 <__errno>:
 800b5f8:	4b01      	ldr	r3, [pc, #4]	@ (800b600 <__errno+0x8>)
 800b5fa:	6818      	ldr	r0, [r3, #0]
 800b5fc:	4770      	bx	lr
 800b5fe:	bf00      	nop
 800b600:	20000018 	.word	0x20000018

0800b604 <__libc_init_array>:
 800b604:	b570      	push	{r4, r5, r6, lr}
 800b606:	4d0d      	ldr	r5, [pc, #52]	@ (800b63c <__libc_init_array+0x38>)
 800b608:	4c0d      	ldr	r4, [pc, #52]	@ (800b640 <__libc_init_array+0x3c>)
 800b60a:	1b64      	subs	r4, r4, r5
 800b60c:	10a4      	asrs	r4, r4, #2
 800b60e:	2600      	movs	r6, #0
 800b610:	42a6      	cmp	r6, r4
 800b612:	d109      	bne.n	800b628 <__libc_init_array+0x24>
 800b614:	4d0b      	ldr	r5, [pc, #44]	@ (800b644 <__libc_init_array+0x40>)
 800b616:	4c0c      	ldr	r4, [pc, #48]	@ (800b648 <__libc_init_array+0x44>)
 800b618:	f001 fe50 	bl	800d2bc <_init>
 800b61c:	1b64      	subs	r4, r4, r5
 800b61e:	10a4      	asrs	r4, r4, #2
 800b620:	2600      	movs	r6, #0
 800b622:	42a6      	cmp	r6, r4
 800b624:	d105      	bne.n	800b632 <__libc_init_array+0x2e>
 800b626:	bd70      	pop	{r4, r5, r6, pc}
 800b628:	f855 3b04 	ldr.w	r3, [r5], #4
 800b62c:	4798      	blx	r3
 800b62e:	3601      	adds	r6, #1
 800b630:	e7ee      	b.n	800b610 <__libc_init_array+0xc>
 800b632:	f855 3b04 	ldr.w	r3, [r5], #4
 800b636:	4798      	blx	r3
 800b638:	3601      	adds	r6, #1
 800b63a:	e7f2      	b.n	800b622 <__libc_init_array+0x1e>
 800b63c:	0800d918 	.word	0x0800d918
 800b640:	0800d918 	.word	0x0800d918
 800b644:	0800d918 	.word	0x0800d918
 800b648:	0800d91c 	.word	0x0800d91c

0800b64c <__retarget_lock_init_recursive>:
 800b64c:	4770      	bx	lr

0800b64e <__retarget_lock_acquire_recursive>:
 800b64e:	4770      	bx	lr

0800b650 <__retarget_lock_release_recursive>:
 800b650:	4770      	bx	lr

0800b652 <quorem>:
 800b652:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b656:	6903      	ldr	r3, [r0, #16]
 800b658:	690c      	ldr	r4, [r1, #16]
 800b65a:	42a3      	cmp	r3, r4
 800b65c:	4607      	mov	r7, r0
 800b65e:	db7e      	blt.n	800b75e <quorem+0x10c>
 800b660:	3c01      	subs	r4, #1
 800b662:	f101 0814 	add.w	r8, r1, #20
 800b666:	00a3      	lsls	r3, r4, #2
 800b668:	f100 0514 	add.w	r5, r0, #20
 800b66c:	9300      	str	r3, [sp, #0]
 800b66e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b672:	9301      	str	r3, [sp, #4]
 800b674:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b678:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b67c:	3301      	adds	r3, #1
 800b67e:	429a      	cmp	r2, r3
 800b680:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b684:	fbb2 f6f3 	udiv	r6, r2, r3
 800b688:	d32e      	bcc.n	800b6e8 <quorem+0x96>
 800b68a:	f04f 0a00 	mov.w	sl, #0
 800b68e:	46c4      	mov	ip, r8
 800b690:	46ae      	mov	lr, r5
 800b692:	46d3      	mov	fp, sl
 800b694:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b698:	b298      	uxth	r0, r3
 800b69a:	fb06 a000 	mla	r0, r6, r0, sl
 800b69e:	0c02      	lsrs	r2, r0, #16
 800b6a0:	0c1b      	lsrs	r3, r3, #16
 800b6a2:	fb06 2303 	mla	r3, r6, r3, r2
 800b6a6:	f8de 2000 	ldr.w	r2, [lr]
 800b6aa:	b280      	uxth	r0, r0
 800b6ac:	b292      	uxth	r2, r2
 800b6ae:	1a12      	subs	r2, r2, r0
 800b6b0:	445a      	add	r2, fp
 800b6b2:	f8de 0000 	ldr.w	r0, [lr]
 800b6b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b6ba:	b29b      	uxth	r3, r3
 800b6bc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b6c0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b6c4:	b292      	uxth	r2, r2
 800b6c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b6ca:	45e1      	cmp	r9, ip
 800b6cc:	f84e 2b04 	str.w	r2, [lr], #4
 800b6d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b6d4:	d2de      	bcs.n	800b694 <quorem+0x42>
 800b6d6:	9b00      	ldr	r3, [sp, #0]
 800b6d8:	58eb      	ldr	r3, [r5, r3]
 800b6da:	b92b      	cbnz	r3, 800b6e8 <quorem+0x96>
 800b6dc:	9b01      	ldr	r3, [sp, #4]
 800b6de:	3b04      	subs	r3, #4
 800b6e0:	429d      	cmp	r5, r3
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	d32f      	bcc.n	800b746 <quorem+0xf4>
 800b6e6:	613c      	str	r4, [r7, #16]
 800b6e8:	4638      	mov	r0, r7
 800b6ea:	f001 f97b 	bl	800c9e4 <__mcmp>
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	db25      	blt.n	800b73e <quorem+0xec>
 800b6f2:	4629      	mov	r1, r5
 800b6f4:	2000      	movs	r0, #0
 800b6f6:	f858 2b04 	ldr.w	r2, [r8], #4
 800b6fa:	f8d1 c000 	ldr.w	ip, [r1]
 800b6fe:	fa1f fe82 	uxth.w	lr, r2
 800b702:	fa1f f38c 	uxth.w	r3, ip
 800b706:	eba3 030e 	sub.w	r3, r3, lr
 800b70a:	4403      	add	r3, r0
 800b70c:	0c12      	lsrs	r2, r2, #16
 800b70e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b712:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b716:	b29b      	uxth	r3, r3
 800b718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b71c:	45c1      	cmp	r9, r8
 800b71e:	f841 3b04 	str.w	r3, [r1], #4
 800b722:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b726:	d2e6      	bcs.n	800b6f6 <quorem+0xa4>
 800b728:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b72c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b730:	b922      	cbnz	r2, 800b73c <quorem+0xea>
 800b732:	3b04      	subs	r3, #4
 800b734:	429d      	cmp	r5, r3
 800b736:	461a      	mov	r2, r3
 800b738:	d30b      	bcc.n	800b752 <quorem+0x100>
 800b73a:	613c      	str	r4, [r7, #16]
 800b73c:	3601      	adds	r6, #1
 800b73e:	4630      	mov	r0, r6
 800b740:	b003      	add	sp, #12
 800b742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b746:	6812      	ldr	r2, [r2, #0]
 800b748:	3b04      	subs	r3, #4
 800b74a:	2a00      	cmp	r2, #0
 800b74c:	d1cb      	bne.n	800b6e6 <quorem+0x94>
 800b74e:	3c01      	subs	r4, #1
 800b750:	e7c6      	b.n	800b6e0 <quorem+0x8e>
 800b752:	6812      	ldr	r2, [r2, #0]
 800b754:	3b04      	subs	r3, #4
 800b756:	2a00      	cmp	r2, #0
 800b758:	d1ef      	bne.n	800b73a <quorem+0xe8>
 800b75a:	3c01      	subs	r4, #1
 800b75c:	e7ea      	b.n	800b734 <quorem+0xe2>
 800b75e:	2000      	movs	r0, #0
 800b760:	e7ee      	b.n	800b740 <quorem+0xee>
 800b762:	0000      	movs	r0, r0
 800b764:	0000      	movs	r0, r0
	...

0800b768 <_dtoa_r>:
 800b768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b76c:	69c7      	ldr	r7, [r0, #28]
 800b76e:	b099      	sub	sp, #100	@ 0x64
 800b770:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b774:	ec55 4b10 	vmov	r4, r5, d0
 800b778:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b77a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b77c:	4683      	mov	fp, r0
 800b77e:	920e      	str	r2, [sp, #56]	@ 0x38
 800b780:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b782:	b97f      	cbnz	r7, 800b7a4 <_dtoa_r+0x3c>
 800b784:	2010      	movs	r0, #16
 800b786:	f000 fdfd 	bl	800c384 <malloc>
 800b78a:	4602      	mov	r2, r0
 800b78c:	f8cb 001c 	str.w	r0, [fp, #28]
 800b790:	b920      	cbnz	r0, 800b79c <_dtoa_r+0x34>
 800b792:	4ba7      	ldr	r3, [pc, #668]	@ (800ba30 <_dtoa_r+0x2c8>)
 800b794:	21ef      	movs	r1, #239	@ 0xef
 800b796:	48a7      	ldr	r0, [pc, #668]	@ (800ba34 <_dtoa_r+0x2cc>)
 800b798:	f001 fcbc 	bl	800d114 <__assert_func>
 800b79c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b7a0:	6007      	str	r7, [r0, #0]
 800b7a2:	60c7      	str	r7, [r0, #12]
 800b7a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b7a8:	6819      	ldr	r1, [r3, #0]
 800b7aa:	b159      	cbz	r1, 800b7c4 <_dtoa_r+0x5c>
 800b7ac:	685a      	ldr	r2, [r3, #4]
 800b7ae:	604a      	str	r2, [r1, #4]
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	4093      	lsls	r3, r2
 800b7b4:	608b      	str	r3, [r1, #8]
 800b7b6:	4658      	mov	r0, fp
 800b7b8:	f000 feda 	bl	800c570 <_Bfree>
 800b7bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	601a      	str	r2, [r3, #0]
 800b7c4:	1e2b      	subs	r3, r5, #0
 800b7c6:	bfb9      	ittee	lt
 800b7c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b7cc:	9303      	strlt	r3, [sp, #12]
 800b7ce:	2300      	movge	r3, #0
 800b7d0:	6033      	strge	r3, [r6, #0]
 800b7d2:	9f03      	ldr	r7, [sp, #12]
 800b7d4:	4b98      	ldr	r3, [pc, #608]	@ (800ba38 <_dtoa_r+0x2d0>)
 800b7d6:	bfbc      	itt	lt
 800b7d8:	2201      	movlt	r2, #1
 800b7da:	6032      	strlt	r2, [r6, #0]
 800b7dc:	43bb      	bics	r3, r7
 800b7de:	d112      	bne.n	800b806 <_dtoa_r+0x9e>
 800b7e0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b7e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b7e6:	6013      	str	r3, [r2, #0]
 800b7e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b7ec:	4323      	orrs	r3, r4
 800b7ee:	f000 854d 	beq.w	800c28c <_dtoa_r+0xb24>
 800b7f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b7f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ba4c <_dtoa_r+0x2e4>
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	f000 854f 	beq.w	800c29c <_dtoa_r+0xb34>
 800b7fe:	f10a 0303 	add.w	r3, sl, #3
 800b802:	f000 bd49 	b.w	800c298 <_dtoa_r+0xb30>
 800b806:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b80a:	2200      	movs	r2, #0
 800b80c:	ec51 0b17 	vmov	r0, r1, d7
 800b810:	2300      	movs	r3, #0
 800b812:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b816:	f7f5 fa07 	bl	8000c28 <__aeabi_dcmpeq>
 800b81a:	4680      	mov	r8, r0
 800b81c:	b158      	cbz	r0, 800b836 <_dtoa_r+0xce>
 800b81e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b820:	2301      	movs	r3, #1
 800b822:	6013      	str	r3, [r2, #0]
 800b824:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b826:	b113      	cbz	r3, 800b82e <_dtoa_r+0xc6>
 800b828:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b82a:	4b84      	ldr	r3, [pc, #528]	@ (800ba3c <_dtoa_r+0x2d4>)
 800b82c:	6013      	str	r3, [r2, #0]
 800b82e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ba50 <_dtoa_r+0x2e8>
 800b832:	f000 bd33 	b.w	800c29c <_dtoa_r+0xb34>
 800b836:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b83a:	aa16      	add	r2, sp, #88	@ 0x58
 800b83c:	a917      	add	r1, sp, #92	@ 0x5c
 800b83e:	4658      	mov	r0, fp
 800b840:	f001 f980 	bl	800cb44 <__d2b>
 800b844:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b848:	4681      	mov	r9, r0
 800b84a:	2e00      	cmp	r6, #0
 800b84c:	d077      	beq.n	800b93e <_dtoa_r+0x1d6>
 800b84e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b850:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b854:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b858:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b85c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b860:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b864:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b868:	4619      	mov	r1, r3
 800b86a:	2200      	movs	r2, #0
 800b86c:	4b74      	ldr	r3, [pc, #464]	@ (800ba40 <_dtoa_r+0x2d8>)
 800b86e:	f7f4 fdbb 	bl	80003e8 <__aeabi_dsub>
 800b872:	a369      	add	r3, pc, #420	@ (adr r3, 800ba18 <_dtoa_r+0x2b0>)
 800b874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b878:	f7f4 ff6e 	bl	8000758 <__aeabi_dmul>
 800b87c:	a368      	add	r3, pc, #416	@ (adr r3, 800ba20 <_dtoa_r+0x2b8>)
 800b87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b882:	f7f4 fdb3 	bl	80003ec <__adddf3>
 800b886:	4604      	mov	r4, r0
 800b888:	4630      	mov	r0, r6
 800b88a:	460d      	mov	r5, r1
 800b88c:	f7f4 fefa 	bl	8000684 <__aeabi_i2d>
 800b890:	a365      	add	r3, pc, #404	@ (adr r3, 800ba28 <_dtoa_r+0x2c0>)
 800b892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b896:	f7f4 ff5f 	bl	8000758 <__aeabi_dmul>
 800b89a:	4602      	mov	r2, r0
 800b89c:	460b      	mov	r3, r1
 800b89e:	4620      	mov	r0, r4
 800b8a0:	4629      	mov	r1, r5
 800b8a2:	f7f4 fda3 	bl	80003ec <__adddf3>
 800b8a6:	4604      	mov	r4, r0
 800b8a8:	460d      	mov	r5, r1
 800b8aa:	f7f5 fa05 	bl	8000cb8 <__aeabi_d2iz>
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	4607      	mov	r7, r0
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	4629      	mov	r1, r5
 800b8b8:	f7f5 f9c0 	bl	8000c3c <__aeabi_dcmplt>
 800b8bc:	b140      	cbz	r0, 800b8d0 <_dtoa_r+0x168>
 800b8be:	4638      	mov	r0, r7
 800b8c0:	f7f4 fee0 	bl	8000684 <__aeabi_i2d>
 800b8c4:	4622      	mov	r2, r4
 800b8c6:	462b      	mov	r3, r5
 800b8c8:	f7f5 f9ae 	bl	8000c28 <__aeabi_dcmpeq>
 800b8cc:	b900      	cbnz	r0, 800b8d0 <_dtoa_r+0x168>
 800b8ce:	3f01      	subs	r7, #1
 800b8d0:	2f16      	cmp	r7, #22
 800b8d2:	d851      	bhi.n	800b978 <_dtoa_r+0x210>
 800b8d4:	4b5b      	ldr	r3, [pc, #364]	@ (800ba44 <_dtoa_r+0x2dc>)
 800b8d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b8e2:	f7f5 f9ab 	bl	8000c3c <__aeabi_dcmplt>
 800b8e6:	2800      	cmp	r0, #0
 800b8e8:	d048      	beq.n	800b97c <_dtoa_r+0x214>
 800b8ea:	3f01      	subs	r7, #1
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	9312      	str	r3, [sp, #72]	@ 0x48
 800b8f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b8f2:	1b9b      	subs	r3, r3, r6
 800b8f4:	1e5a      	subs	r2, r3, #1
 800b8f6:	bf44      	itt	mi
 800b8f8:	f1c3 0801 	rsbmi	r8, r3, #1
 800b8fc:	2300      	movmi	r3, #0
 800b8fe:	9208      	str	r2, [sp, #32]
 800b900:	bf54      	ite	pl
 800b902:	f04f 0800 	movpl.w	r8, #0
 800b906:	9308      	strmi	r3, [sp, #32]
 800b908:	2f00      	cmp	r7, #0
 800b90a:	db39      	blt.n	800b980 <_dtoa_r+0x218>
 800b90c:	9b08      	ldr	r3, [sp, #32]
 800b90e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b910:	443b      	add	r3, r7
 800b912:	9308      	str	r3, [sp, #32]
 800b914:	2300      	movs	r3, #0
 800b916:	930a      	str	r3, [sp, #40]	@ 0x28
 800b918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b91a:	2b09      	cmp	r3, #9
 800b91c:	d864      	bhi.n	800b9e8 <_dtoa_r+0x280>
 800b91e:	2b05      	cmp	r3, #5
 800b920:	bfc4      	itt	gt
 800b922:	3b04      	subgt	r3, #4
 800b924:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b928:	f1a3 0302 	sub.w	r3, r3, #2
 800b92c:	bfcc      	ite	gt
 800b92e:	2400      	movgt	r4, #0
 800b930:	2401      	movle	r4, #1
 800b932:	2b03      	cmp	r3, #3
 800b934:	d863      	bhi.n	800b9fe <_dtoa_r+0x296>
 800b936:	e8df f003 	tbb	[pc, r3]
 800b93a:	372a      	.short	0x372a
 800b93c:	5535      	.short	0x5535
 800b93e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b942:	441e      	add	r6, r3
 800b944:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b948:	2b20      	cmp	r3, #32
 800b94a:	bfc1      	itttt	gt
 800b94c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b950:	409f      	lslgt	r7, r3
 800b952:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b956:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b95a:	bfd6      	itet	le
 800b95c:	f1c3 0320 	rsble	r3, r3, #32
 800b960:	ea47 0003 	orrgt.w	r0, r7, r3
 800b964:	fa04 f003 	lslle.w	r0, r4, r3
 800b968:	f7f4 fe7c 	bl	8000664 <__aeabi_ui2d>
 800b96c:	2201      	movs	r2, #1
 800b96e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b972:	3e01      	subs	r6, #1
 800b974:	9214      	str	r2, [sp, #80]	@ 0x50
 800b976:	e777      	b.n	800b868 <_dtoa_r+0x100>
 800b978:	2301      	movs	r3, #1
 800b97a:	e7b8      	b.n	800b8ee <_dtoa_r+0x186>
 800b97c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b97e:	e7b7      	b.n	800b8f0 <_dtoa_r+0x188>
 800b980:	427b      	negs	r3, r7
 800b982:	930a      	str	r3, [sp, #40]	@ 0x28
 800b984:	2300      	movs	r3, #0
 800b986:	eba8 0807 	sub.w	r8, r8, r7
 800b98a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b98c:	e7c4      	b.n	800b918 <_dtoa_r+0x1b0>
 800b98e:	2300      	movs	r3, #0
 800b990:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b992:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b994:	2b00      	cmp	r3, #0
 800b996:	dc35      	bgt.n	800ba04 <_dtoa_r+0x29c>
 800b998:	2301      	movs	r3, #1
 800b99a:	9300      	str	r3, [sp, #0]
 800b99c:	9307      	str	r3, [sp, #28]
 800b99e:	461a      	mov	r2, r3
 800b9a0:	920e      	str	r2, [sp, #56]	@ 0x38
 800b9a2:	e00b      	b.n	800b9bc <_dtoa_r+0x254>
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	e7f3      	b.n	800b990 <_dtoa_r+0x228>
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9ae:	18fb      	adds	r3, r7, r3
 800b9b0:	9300      	str	r3, [sp, #0]
 800b9b2:	3301      	adds	r3, #1
 800b9b4:	2b01      	cmp	r3, #1
 800b9b6:	9307      	str	r3, [sp, #28]
 800b9b8:	bfb8      	it	lt
 800b9ba:	2301      	movlt	r3, #1
 800b9bc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b9c0:	2100      	movs	r1, #0
 800b9c2:	2204      	movs	r2, #4
 800b9c4:	f102 0514 	add.w	r5, r2, #20
 800b9c8:	429d      	cmp	r5, r3
 800b9ca:	d91f      	bls.n	800ba0c <_dtoa_r+0x2a4>
 800b9cc:	6041      	str	r1, [r0, #4]
 800b9ce:	4658      	mov	r0, fp
 800b9d0:	f000 fd8e 	bl	800c4f0 <_Balloc>
 800b9d4:	4682      	mov	sl, r0
 800b9d6:	2800      	cmp	r0, #0
 800b9d8:	d13c      	bne.n	800ba54 <_dtoa_r+0x2ec>
 800b9da:	4b1b      	ldr	r3, [pc, #108]	@ (800ba48 <_dtoa_r+0x2e0>)
 800b9dc:	4602      	mov	r2, r0
 800b9de:	f240 11af 	movw	r1, #431	@ 0x1af
 800b9e2:	e6d8      	b.n	800b796 <_dtoa_r+0x2e>
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	e7e0      	b.n	800b9aa <_dtoa_r+0x242>
 800b9e8:	2401      	movs	r4, #1
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9ee:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b9f0:	f04f 33ff 	mov.w	r3, #4294967295
 800b9f4:	9300      	str	r3, [sp, #0]
 800b9f6:	9307      	str	r3, [sp, #28]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	2312      	movs	r3, #18
 800b9fc:	e7d0      	b.n	800b9a0 <_dtoa_r+0x238>
 800b9fe:	2301      	movs	r3, #1
 800ba00:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba02:	e7f5      	b.n	800b9f0 <_dtoa_r+0x288>
 800ba04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba06:	9300      	str	r3, [sp, #0]
 800ba08:	9307      	str	r3, [sp, #28]
 800ba0a:	e7d7      	b.n	800b9bc <_dtoa_r+0x254>
 800ba0c:	3101      	adds	r1, #1
 800ba0e:	0052      	lsls	r2, r2, #1
 800ba10:	e7d8      	b.n	800b9c4 <_dtoa_r+0x25c>
 800ba12:	bf00      	nop
 800ba14:	f3af 8000 	nop.w
 800ba18:	636f4361 	.word	0x636f4361
 800ba1c:	3fd287a7 	.word	0x3fd287a7
 800ba20:	8b60c8b3 	.word	0x8b60c8b3
 800ba24:	3fc68a28 	.word	0x3fc68a28
 800ba28:	509f79fb 	.word	0x509f79fb
 800ba2c:	3fd34413 	.word	0x3fd34413
 800ba30:	0800d6e2 	.word	0x0800d6e2
 800ba34:	0800d6f9 	.word	0x0800d6f9
 800ba38:	7ff00000 	.word	0x7ff00000
 800ba3c:	0800d6b2 	.word	0x0800d6b2
 800ba40:	3ff80000 	.word	0x3ff80000
 800ba44:	0800d7f0 	.word	0x0800d7f0
 800ba48:	0800d751 	.word	0x0800d751
 800ba4c:	0800d6de 	.word	0x0800d6de
 800ba50:	0800d6b1 	.word	0x0800d6b1
 800ba54:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ba58:	6018      	str	r0, [r3, #0]
 800ba5a:	9b07      	ldr	r3, [sp, #28]
 800ba5c:	2b0e      	cmp	r3, #14
 800ba5e:	f200 80a4 	bhi.w	800bbaa <_dtoa_r+0x442>
 800ba62:	2c00      	cmp	r4, #0
 800ba64:	f000 80a1 	beq.w	800bbaa <_dtoa_r+0x442>
 800ba68:	2f00      	cmp	r7, #0
 800ba6a:	dd33      	ble.n	800bad4 <_dtoa_r+0x36c>
 800ba6c:	4bad      	ldr	r3, [pc, #692]	@ (800bd24 <_dtoa_r+0x5bc>)
 800ba6e:	f007 020f 	and.w	r2, r7, #15
 800ba72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba76:	ed93 7b00 	vldr	d7, [r3]
 800ba7a:	05f8      	lsls	r0, r7, #23
 800ba7c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ba80:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ba84:	d516      	bpl.n	800bab4 <_dtoa_r+0x34c>
 800ba86:	4ba8      	ldr	r3, [pc, #672]	@ (800bd28 <_dtoa_r+0x5c0>)
 800ba88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ba90:	f7f4 ff8c 	bl	80009ac <__aeabi_ddiv>
 800ba94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ba98:	f004 040f 	and.w	r4, r4, #15
 800ba9c:	2603      	movs	r6, #3
 800ba9e:	4da2      	ldr	r5, [pc, #648]	@ (800bd28 <_dtoa_r+0x5c0>)
 800baa0:	b954      	cbnz	r4, 800bab8 <_dtoa_r+0x350>
 800baa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800baa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baaa:	f7f4 ff7f 	bl	80009ac <__aeabi_ddiv>
 800baae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bab2:	e028      	b.n	800bb06 <_dtoa_r+0x39e>
 800bab4:	2602      	movs	r6, #2
 800bab6:	e7f2      	b.n	800ba9e <_dtoa_r+0x336>
 800bab8:	07e1      	lsls	r1, r4, #31
 800baba:	d508      	bpl.n	800bace <_dtoa_r+0x366>
 800babc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bac0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bac4:	f7f4 fe48 	bl	8000758 <__aeabi_dmul>
 800bac8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bacc:	3601      	adds	r6, #1
 800bace:	1064      	asrs	r4, r4, #1
 800bad0:	3508      	adds	r5, #8
 800bad2:	e7e5      	b.n	800baa0 <_dtoa_r+0x338>
 800bad4:	f000 80d2 	beq.w	800bc7c <_dtoa_r+0x514>
 800bad8:	427c      	negs	r4, r7
 800bada:	4b92      	ldr	r3, [pc, #584]	@ (800bd24 <_dtoa_r+0x5bc>)
 800badc:	4d92      	ldr	r5, [pc, #584]	@ (800bd28 <_dtoa_r+0x5c0>)
 800bade:	f004 020f 	and.w	r2, r4, #15
 800bae2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800baee:	f7f4 fe33 	bl	8000758 <__aeabi_dmul>
 800baf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800baf6:	1124      	asrs	r4, r4, #4
 800baf8:	2300      	movs	r3, #0
 800bafa:	2602      	movs	r6, #2
 800bafc:	2c00      	cmp	r4, #0
 800bafe:	f040 80b2 	bne.w	800bc66 <_dtoa_r+0x4fe>
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d1d3      	bne.n	800baae <_dtoa_r+0x346>
 800bb06:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bb08:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	f000 80b7 	beq.w	800bc80 <_dtoa_r+0x518>
 800bb12:	4b86      	ldr	r3, [pc, #536]	@ (800bd2c <_dtoa_r+0x5c4>)
 800bb14:	2200      	movs	r2, #0
 800bb16:	4620      	mov	r0, r4
 800bb18:	4629      	mov	r1, r5
 800bb1a:	f7f5 f88f 	bl	8000c3c <__aeabi_dcmplt>
 800bb1e:	2800      	cmp	r0, #0
 800bb20:	f000 80ae 	beq.w	800bc80 <_dtoa_r+0x518>
 800bb24:	9b07      	ldr	r3, [sp, #28]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	f000 80aa 	beq.w	800bc80 <_dtoa_r+0x518>
 800bb2c:	9b00      	ldr	r3, [sp, #0]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	dd37      	ble.n	800bba2 <_dtoa_r+0x43a>
 800bb32:	1e7b      	subs	r3, r7, #1
 800bb34:	9304      	str	r3, [sp, #16]
 800bb36:	4620      	mov	r0, r4
 800bb38:	4b7d      	ldr	r3, [pc, #500]	@ (800bd30 <_dtoa_r+0x5c8>)
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	4629      	mov	r1, r5
 800bb3e:	f7f4 fe0b 	bl	8000758 <__aeabi_dmul>
 800bb42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb46:	9c00      	ldr	r4, [sp, #0]
 800bb48:	3601      	adds	r6, #1
 800bb4a:	4630      	mov	r0, r6
 800bb4c:	f7f4 fd9a 	bl	8000684 <__aeabi_i2d>
 800bb50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb54:	f7f4 fe00 	bl	8000758 <__aeabi_dmul>
 800bb58:	4b76      	ldr	r3, [pc, #472]	@ (800bd34 <_dtoa_r+0x5cc>)
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	f7f4 fc46 	bl	80003ec <__adddf3>
 800bb60:	4605      	mov	r5, r0
 800bb62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bb66:	2c00      	cmp	r4, #0
 800bb68:	f040 808d 	bne.w	800bc86 <_dtoa_r+0x51e>
 800bb6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb70:	4b71      	ldr	r3, [pc, #452]	@ (800bd38 <_dtoa_r+0x5d0>)
 800bb72:	2200      	movs	r2, #0
 800bb74:	f7f4 fc38 	bl	80003e8 <__aeabi_dsub>
 800bb78:	4602      	mov	r2, r0
 800bb7a:	460b      	mov	r3, r1
 800bb7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bb80:	462a      	mov	r2, r5
 800bb82:	4633      	mov	r3, r6
 800bb84:	f7f5 f878 	bl	8000c78 <__aeabi_dcmpgt>
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	f040 828b 	bne.w	800c0a4 <_dtoa_r+0x93c>
 800bb8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb92:	462a      	mov	r2, r5
 800bb94:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bb98:	f7f5 f850 	bl	8000c3c <__aeabi_dcmplt>
 800bb9c:	2800      	cmp	r0, #0
 800bb9e:	f040 8128 	bne.w	800bdf2 <_dtoa_r+0x68a>
 800bba2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bba6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800bbaa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	f2c0 815a 	blt.w	800be66 <_dtoa_r+0x6fe>
 800bbb2:	2f0e      	cmp	r7, #14
 800bbb4:	f300 8157 	bgt.w	800be66 <_dtoa_r+0x6fe>
 800bbb8:	4b5a      	ldr	r3, [pc, #360]	@ (800bd24 <_dtoa_r+0x5bc>)
 800bbba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bbbe:	ed93 7b00 	vldr	d7, [r3]
 800bbc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	ed8d 7b00 	vstr	d7, [sp]
 800bbca:	da03      	bge.n	800bbd4 <_dtoa_r+0x46c>
 800bbcc:	9b07      	ldr	r3, [sp, #28]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	f340 8101 	ble.w	800bdd6 <_dtoa_r+0x66e>
 800bbd4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bbd8:	4656      	mov	r6, sl
 800bbda:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bbde:	4620      	mov	r0, r4
 800bbe0:	4629      	mov	r1, r5
 800bbe2:	f7f4 fee3 	bl	80009ac <__aeabi_ddiv>
 800bbe6:	f7f5 f867 	bl	8000cb8 <__aeabi_d2iz>
 800bbea:	4680      	mov	r8, r0
 800bbec:	f7f4 fd4a 	bl	8000684 <__aeabi_i2d>
 800bbf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bbf4:	f7f4 fdb0 	bl	8000758 <__aeabi_dmul>
 800bbf8:	4602      	mov	r2, r0
 800bbfa:	460b      	mov	r3, r1
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	4629      	mov	r1, r5
 800bc00:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bc04:	f7f4 fbf0 	bl	80003e8 <__aeabi_dsub>
 800bc08:	f806 4b01 	strb.w	r4, [r6], #1
 800bc0c:	9d07      	ldr	r5, [sp, #28]
 800bc0e:	eba6 040a 	sub.w	r4, r6, sl
 800bc12:	42a5      	cmp	r5, r4
 800bc14:	4602      	mov	r2, r0
 800bc16:	460b      	mov	r3, r1
 800bc18:	f040 8117 	bne.w	800be4a <_dtoa_r+0x6e2>
 800bc1c:	f7f4 fbe6 	bl	80003ec <__adddf3>
 800bc20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc24:	4604      	mov	r4, r0
 800bc26:	460d      	mov	r5, r1
 800bc28:	f7f5 f826 	bl	8000c78 <__aeabi_dcmpgt>
 800bc2c:	2800      	cmp	r0, #0
 800bc2e:	f040 80f9 	bne.w	800be24 <_dtoa_r+0x6bc>
 800bc32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc36:	4620      	mov	r0, r4
 800bc38:	4629      	mov	r1, r5
 800bc3a:	f7f4 fff5 	bl	8000c28 <__aeabi_dcmpeq>
 800bc3e:	b118      	cbz	r0, 800bc48 <_dtoa_r+0x4e0>
 800bc40:	f018 0f01 	tst.w	r8, #1
 800bc44:	f040 80ee 	bne.w	800be24 <_dtoa_r+0x6bc>
 800bc48:	4649      	mov	r1, r9
 800bc4a:	4658      	mov	r0, fp
 800bc4c:	f000 fc90 	bl	800c570 <_Bfree>
 800bc50:	2300      	movs	r3, #0
 800bc52:	7033      	strb	r3, [r6, #0]
 800bc54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bc56:	3701      	adds	r7, #1
 800bc58:	601f      	str	r7, [r3, #0]
 800bc5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	f000 831d 	beq.w	800c29c <_dtoa_r+0xb34>
 800bc62:	601e      	str	r6, [r3, #0]
 800bc64:	e31a      	b.n	800c29c <_dtoa_r+0xb34>
 800bc66:	07e2      	lsls	r2, r4, #31
 800bc68:	d505      	bpl.n	800bc76 <_dtoa_r+0x50e>
 800bc6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc6e:	f7f4 fd73 	bl	8000758 <__aeabi_dmul>
 800bc72:	3601      	adds	r6, #1
 800bc74:	2301      	movs	r3, #1
 800bc76:	1064      	asrs	r4, r4, #1
 800bc78:	3508      	adds	r5, #8
 800bc7a:	e73f      	b.n	800bafc <_dtoa_r+0x394>
 800bc7c:	2602      	movs	r6, #2
 800bc7e:	e742      	b.n	800bb06 <_dtoa_r+0x39e>
 800bc80:	9c07      	ldr	r4, [sp, #28]
 800bc82:	9704      	str	r7, [sp, #16]
 800bc84:	e761      	b.n	800bb4a <_dtoa_r+0x3e2>
 800bc86:	4b27      	ldr	r3, [pc, #156]	@ (800bd24 <_dtoa_r+0x5bc>)
 800bc88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bc8a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bc8e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bc92:	4454      	add	r4, sl
 800bc94:	2900      	cmp	r1, #0
 800bc96:	d053      	beq.n	800bd40 <_dtoa_r+0x5d8>
 800bc98:	4928      	ldr	r1, [pc, #160]	@ (800bd3c <_dtoa_r+0x5d4>)
 800bc9a:	2000      	movs	r0, #0
 800bc9c:	f7f4 fe86 	bl	80009ac <__aeabi_ddiv>
 800bca0:	4633      	mov	r3, r6
 800bca2:	462a      	mov	r2, r5
 800bca4:	f7f4 fba0 	bl	80003e8 <__aeabi_dsub>
 800bca8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bcac:	4656      	mov	r6, sl
 800bcae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcb2:	f7f5 f801 	bl	8000cb8 <__aeabi_d2iz>
 800bcb6:	4605      	mov	r5, r0
 800bcb8:	f7f4 fce4 	bl	8000684 <__aeabi_i2d>
 800bcbc:	4602      	mov	r2, r0
 800bcbe:	460b      	mov	r3, r1
 800bcc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcc4:	f7f4 fb90 	bl	80003e8 <__aeabi_dsub>
 800bcc8:	3530      	adds	r5, #48	@ 0x30
 800bcca:	4602      	mov	r2, r0
 800bccc:	460b      	mov	r3, r1
 800bcce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bcd2:	f806 5b01 	strb.w	r5, [r6], #1
 800bcd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bcda:	f7f4 ffaf 	bl	8000c3c <__aeabi_dcmplt>
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d171      	bne.n	800bdc6 <_dtoa_r+0x65e>
 800bce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bce6:	4911      	ldr	r1, [pc, #68]	@ (800bd2c <_dtoa_r+0x5c4>)
 800bce8:	2000      	movs	r0, #0
 800bcea:	f7f4 fb7d 	bl	80003e8 <__aeabi_dsub>
 800bcee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bcf2:	f7f4 ffa3 	bl	8000c3c <__aeabi_dcmplt>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	f040 8095 	bne.w	800be26 <_dtoa_r+0x6be>
 800bcfc:	42a6      	cmp	r6, r4
 800bcfe:	f43f af50 	beq.w	800bba2 <_dtoa_r+0x43a>
 800bd02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bd06:	4b0a      	ldr	r3, [pc, #40]	@ (800bd30 <_dtoa_r+0x5c8>)
 800bd08:	2200      	movs	r2, #0
 800bd0a:	f7f4 fd25 	bl	8000758 <__aeabi_dmul>
 800bd0e:	4b08      	ldr	r3, [pc, #32]	@ (800bd30 <_dtoa_r+0x5c8>)
 800bd10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bd14:	2200      	movs	r2, #0
 800bd16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd1a:	f7f4 fd1d 	bl	8000758 <__aeabi_dmul>
 800bd1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd22:	e7c4      	b.n	800bcae <_dtoa_r+0x546>
 800bd24:	0800d7f0 	.word	0x0800d7f0
 800bd28:	0800d7c8 	.word	0x0800d7c8
 800bd2c:	3ff00000 	.word	0x3ff00000
 800bd30:	40240000 	.word	0x40240000
 800bd34:	401c0000 	.word	0x401c0000
 800bd38:	40140000 	.word	0x40140000
 800bd3c:	3fe00000 	.word	0x3fe00000
 800bd40:	4631      	mov	r1, r6
 800bd42:	4628      	mov	r0, r5
 800bd44:	f7f4 fd08 	bl	8000758 <__aeabi_dmul>
 800bd48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bd4c:	9415      	str	r4, [sp, #84]	@ 0x54
 800bd4e:	4656      	mov	r6, sl
 800bd50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd54:	f7f4 ffb0 	bl	8000cb8 <__aeabi_d2iz>
 800bd58:	4605      	mov	r5, r0
 800bd5a:	f7f4 fc93 	bl	8000684 <__aeabi_i2d>
 800bd5e:	4602      	mov	r2, r0
 800bd60:	460b      	mov	r3, r1
 800bd62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd66:	f7f4 fb3f 	bl	80003e8 <__aeabi_dsub>
 800bd6a:	3530      	adds	r5, #48	@ 0x30
 800bd6c:	f806 5b01 	strb.w	r5, [r6], #1
 800bd70:	4602      	mov	r2, r0
 800bd72:	460b      	mov	r3, r1
 800bd74:	42a6      	cmp	r6, r4
 800bd76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd7a:	f04f 0200 	mov.w	r2, #0
 800bd7e:	d124      	bne.n	800bdca <_dtoa_r+0x662>
 800bd80:	4bac      	ldr	r3, [pc, #688]	@ (800c034 <_dtoa_r+0x8cc>)
 800bd82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bd86:	f7f4 fb31 	bl	80003ec <__adddf3>
 800bd8a:	4602      	mov	r2, r0
 800bd8c:	460b      	mov	r3, r1
 800bd8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd92:	f7f4 ff71 	bl	8000c78 <__aeabi_dcmpgt>
 800bd96:	2800      	cmp	r0, #0
 800bd98:	d145      	bne.n	800be26 <_dtoa_r+0x6be>
 800bd9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bd9e:	49a5      	ldr	r1, [pc, #660]	@ (800c034 <_dtoa_r+0x8cc>)
 800bda0:	2000      	movs	r0, #0
 800bda2:	f7f4 fb21 	bl	80003e8 <__aeabi_dsub>
 800bda6:	4602      	mov	r2, r0
 800bda8:	460b      	mov	r3, r1
 800bdaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdae:	f7f4 ff45 	bl	8000c3c <__aeabi_dcmplt>
 800bdb2:	2800      	cmp	r0, #0
 800bdb4:	f43f aef5 	beq.w	800bba2 <_dtoa_r+0x43a>
 800bdb8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800bdba:	1e73      	subs	r3, r6, #1
 800bdbc:	9315      	str	r3, [sp, #84]	@ 0x54
 800bdbe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bdc2:	2b30      	cmp	r3, #48	@ 0x30
 800bdc4:	d0f8      	beq.n	800bdb8 <_dtoa_r+0x650>
 800bdc6:	9f04      	ldr	r7, [sp, #16]
 800bdc8:	e73e      	b.n	800bc48 <_dtoa_r+0x4e0>
 800bdca:	4b9b      	ldr	r3, [pc, #620]	@ (800c038 <_dtoa_r+0x8d0>)
 800bdcc:	f7f4 fcc4 	bl	8000758 <__aeabi_dmul>
 800bdd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdd4:	e7bc      	b.n	800bd50 <_dtoa_r+0x5e8>
 800bdd6:	d10c      	bne.n	800bdf2 <_dtoa_r+0x68a>
 800bdd8:	4b98      	ldr	r3, [pc, #608]	@ (800c03c <_dtoa_r+0x8d4>)
 800bdda:	2200      	movs	r2, #0
 800bddc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bde0:	f7f4 fcba 	bl	8000758 <__aeabi_dmul>
 800bde4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bde8:	f7f4 ff3c 	bl	8000c64 <__aeabi_dcmpge>
 800bdec:	2800      	cmp	r0, #0
 800bdee:	f000 8157 	beq.w	800c0a0 <_dtoa_r+0x938>
 800bdf2:	2400      	movs	r4, #0
 800bdf4:	4625      	mov	r5, r4
 800bdf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdf8:	43db      	mvns	r3, r3
 800bdfa:	9304      	str	r3, [sp, #16]
 800bdfc:	4656      	mov	r6, sl
 800bdfe:	2700      	movs	r7, #0
 800be00:	4621      	mov	r1, r4
 800be02:	4658      	mov	r0, fp
 800be04:	f000 fbb4 	bl	800c570 <_Bfree>
 800be08:	2d00      	cmp	r5, #0
 800be0a:	d0dc      	beq.n	800bdc6 <_dtoa_r+0x65e>
 800be0c:	b12f      	cbz	r7, 800be1a <_dtoa_r+0x6b2>
 800be0e:	42af      	cmp	r7, r5
 800be10:	d003      	beq.n	800be1a <_dtoa_r+0x6b2>
 800be12:	4639      	mov	r1, r7
 800be14:	4658      	mov	r0, fp
 800be16:	f000 fbab 	bl	800c570 <_Bfree>
 800be1a:	4629      	mov	r1, r5
 800be1c:	4658      	mov	r0, fp
 800be1e:	f000 fba7 	bl	800c570 <_Bfree>
 800be22:	e7d0      	b.n	800bdc6 <_dtoa_r+0x65e>
 800be24:	9704      	str	r7, [sp, #16]
 800be26:	4633      	mov	r3, r6
 800be28:	461e      	mov	r6, r3
 800be2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be2e:	2a39      	cmp	r2, #57	@ 0x39
 800be30:	d107      	bne.n	800be42 <_dtoa_r+0x6da>
 800be32:	459a      	cmp	sl, r3
 800be34:	d1f8      	bne.n	800be28 <_dtoa_r+0x6c0>
 800be36:	9a04      	ldr	r2, [sp, #16]
 800be38:	3201      	adds	r2, #1
 800be3a:	9204      	str	r2, [sp, #16]
 800be3c:	2230      	movs	r2, #48	@ 0x30
 800be3e:	f88a 2000 	strb.w	r2, [sl]
 800be42:	781a      	ldrb	r2, [r3, #0]
 800be44:	3201      	adds	r2, #1
 800be46:	701a      	strb	r2, [r3, #0]
 800be48:	e7bd      	b.n	800bdc6 <_dtoa_r+0x65e>
 800be4a:	4b7b      	ldr	r3, [pc, #492]	@ (800c038 <_dtoa_r+0x8d0>)
 800be4c:	2200      	movs	r2, #0
 800be4e:	f7f4 fc83 	bl	8000758 <__aeabi_dmul>
 800be52:	2200      	movs	r2, #0
 800be54:	2300      	movs	r3, #0
 800be56:	4604      	mov	r4, r0
 800be58:	460d      	mov	r5, r1
 800be5a:	f7f4 fee5 	bl	8000c28 <__aeabi_dcmpeq>
 800be5e:	2800      	cmp	r0, #0
 800be60:	f43f aebb 	beq.w	800bbda <_dtoa_r+0x472>
 800be64:	e6f0      	b.n	800bc48 <_dtoa_r+0x4e0>
 800be66:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800be68:	2a00      	cmp	r2, #0
 800be6a:	f000 80db 	beq.w	800c024 <_dtoa_r+0x8bc>
 800be6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be70:	2a01      	cmp	r2, #1
 800be72:	f300 80bf 	bgt.w	800bff4 <_dtoa_r+0x88c>
 800be76:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800be78:	2a00      	cmp	r2, #0
 800be7a:	f000 80b7 	beq.w	800bfec <_dtoa_r+0x884>
 800be7e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800be82:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800be84:	4646      	mov	r6, r8
 800be86:	9a08      	ldr	r2, [sp, #32]
 800be88:	2101      	movs	r1, #1
 800be8a:	441a      	add	r2, r3
 800be8c:	4658      	mov	r0, fp
 800be8e:	4498      	add	r8, r3
 800be90:	9208      	str	r2, [sp, #32]
 800be92:	f000 fc21 	bl	800c6d8 <__i2b>
 800be96:	4605      	mov	r5, r0
 800be98:	b15e      	cbz	r6, 800beb2 <_dtoa_r+0x74a>
 800be9a:	9b08      	ldr	r3, [sp, #32]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	dd08      	ble.n	800beb2 <_dtoa_r+0x74a>
 800bea0:	42b3      	cmp	r3, r6
 800bea2:	9a08      	ldr	r2, [sp, #32]
 800bea4:	bfa8      	it	ge
 800bea6:	4633      	movge	r3, r6
 800bea8:	eba8 0803 	sub.w	r8, r8, r3
 800beac:	1af6      	subs	r6, r6, r3
 800beae:	1ad3      	subs	r3, r2, r3
 800beb0:	9308      	str	r3, [sp, #32]
 800beb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800beb4:	b1f3      	cbz	r3, 800bef4 <_dtoa_r+0x78c>
 800beb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800beb8:	2b00      	cmp	r3, #0
 800beba:	f000 80b7 	beq.w	800c02c <_dtoa_r+0x8c4>
 800bebe:	b18c      	cbz	r4, 800bee4 <_dtoa_r+0x77c>
 800bec0:	4629      	mov	r1, r5
 800bec2:	4622      	mov	r2, r4
 800bec4:	4658      	mov	r0, fp
 800bec6:	f000 fcc7 	bl	800c858 <__pow5mult>
 800beca:	464a      	mov	r2, r9
 800becc:	4601      	mov	r1, r0
 800bece:	4605      	mov	r5, r0
 800bed0:	4658      	mov	r0, fp
 800bed2:	f000 fc17 	bl	800c704 <__multiply>
 800bed6:	4649      	mov	r1, r9
 800bed8:	9004      	str	r0, [sp, #16]
 800beda:	4658      	mov	r0, fp
 800bedc:	f000 fb48 	bl	800c570 <_Bfree>
 800bee0:	9b04      	ldr	r3, [sp, #16]
 800bee2:	4699      	mov	r9, r3
 800bee4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bee6:	1b1a      	subs	r2, r3, r4
 800bee8:	d004      	beq.n	800bef4 <_dtoa_r+0x78c>
 800beea:	4649      	mov	r1, r9
 800beec:	4658      	mov	r0, fp
 800beee:	f000 fcb3 	bl	800c858 <__pow5mult>
 800bef2:	4681      	mov	r9, r0
 800bef4:	2101      	movs	r1, #1
 800bef6:	4658      	mov	r0, fp
 800bef8:	f000 fbee 	bl	800c6d8 <__i2b>
 800befc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800befe:	4604      	mov	r4, r0
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	f000 81cf 	beq.w	800c2a4 <_dtoa_r+0xb3c>
 800bf06:	461a      	mov	r2, r3
 800bf08:	4601      	mov	r1, r0
 800bf0a:	4658      	mov	r0, fp
 800bf0c:	f000 fca4 	bl	800c858 <__pow5mult>
 800bf10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf12:	2b01      	cmp	r3, #1
 800bf14:	4604      	mov	r4, r0
 800bf16:	f300 8095 	bgt.w	800c044 <_dtoa_r+0x8dc>
 800bf1a:	9b02      	ldr	r3, [sp, #8]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	f040 8087 	bne.w	800c030 <_dtoa_r+0x8c8>
 800bf22:	9b03      	ldr	r3, [sp, #12]
 800bf24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	f040 8089 	bne.w	800c040 <_dtoa_r+0x8d8>
 800bf2e:	9b03      	ldr	r3, [sp, #12]
 800bf30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bf34:	0d1b      	lsrs	r3, r3, #20
 800bf36:	051b      	lsls	r3, r3, #20
 800bf38:	b12b      	cbz	r3, 800bf46 <_dtoa_r+0x7de>
 800bf3a:	9b08      	ldr	r3, [sp, #32]
 800bf3c:	3301      	adds	r3, #1
 800bf3e:	9308      	str	r3, [sp, #32]
 800bf40:	f108 0801 	add.w	r8, r8, #1
 800bf44:	2301      	movs	r3, #1
 800bf46:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	f000 81b0 	beq.w	800c2b0 <_dtoa_r+0xb48>
 800bf50:	6923      	ldr	r3, [r4, #16]
 800bf52:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf56:	6918      	ldr	r0, [r3, #16]
 800bf58:	f000 fb72 	bl	800c640 <__hi0bits>
 800bf5c:	f1c0 0020 	rsb	r0, r0, #32
 800bf60:	9b08      	ldr	r3, [sp, #32]
 800bf62:	4418      	add	r0, r3
 800bf64:	f010 001f 	ands.w	r0, r0, #31
 800bf68:	d077      	beq.n	800c05a <_dtoa_r+0x8f2>
 800bf6a:	f1c0 0320 	rsb	r3, r0, #32
 800bf6e:	2b04      	cmp	r3, #4
 800bf70:	dd6b      	ble.n	800c04a <_dtoa_r+0x8e2>
 800bf72:	9b08      	ldr	r3, [sp, #32]
 800bf74:	f1c0 001c 	rsb	r0, r0, #28
 800bf78:	4403      	add	r3, r0
 800bf7a:	4480      	add	r8, r0
 800bf7c:	4406      	add	r6, r0
 800bf7e:	9308      	str	r3, [sp, #32]
 800bf80:	f1b8 0f00 	cmp.w	r8, #0
 800bf84:	dd05      	ble.n	800bf92 <_dtoa_r+0x82a>
 800bf86:	4649      	mov	r1, r9
 800bf88:	4642      	mov	r2, r8
 800bf8a:	4658      	mov	r0, fp
 800bf8c:	f000 fcbe 	bl	800c90c <__lshift>
 800bf90:	4681      	mov	r9, r0
 800bf92:	9b08      	ldr	r3, [sp, #32]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	dd05      	ble.n	800bfa4 <_dtoa_r+0x83c>
 800bf98:	4621      	mov	r1, r4
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	4658      	mov	r0, fp
 800bf9e:	f000 fcb5 	bl	800c90c <__lshift>
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d059      	beq.n	800c05e <_dtoa_r+0x8f6>
 800bfaa:	4621      	mov	r1, r4
 800bfac:	4648      	mov	r0, r9
 800bfae:	f000 fd19 	bl	800c9e4 <__mcmp>
 800bfb2:	2800      	cmp	r0, #0
 800bfb4:	da53      	bge.n	800c05e <_dtoa_r+0x8f6>
 800bfb6:	1e7b      	subs	r3, r7, #1
 800bfb8:	9304      	str	r3, [sp, #16]
 800bfba:	4649      	mov	r1, r9
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	220a      	movs	r2, #10
 800bfc0:	4658      	mov	r0, fp
 800bfc2:	f000 faf7 	bl	800c5b4 <__multadd>
 800bfc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bfc8:	4681      	mov	r9, r0
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	f000 8172 	beq.w	800c2b4 <_dtoa_r+0xb4c>
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	4629      	mov	r1, r5
 800bfd4:	220a      	movs	r2, #10
 800bfd6:	4658      	mov	r0, fp
 800bfd8:	f000 faec 	bl	800c5b4 <__multadd>
 800bfdc:	9b00      	ldr	r3, [sp, #0]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	4605      	mov	r5, r0
 800bfe2:	dc67      	bgt.n	800c0b4 <_dtoa_r+0x94c>
 800bfe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfe6:	2b02      	cmp	r3, #2
 800bfe8:	dc41      	bgt.n	800c06e <_dtoa_r+0x906>
 800bfea:	e063      	b.n	800c0b4 <_dtoa_r+0x94c>
 800bfec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bfee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bff2:	e746      	b.n	800be82 <_dtoa_r+0x71a>
 800bff4:	9b07      	ldr	r3, [sp, #28]
 800bff6:	1e5c      	subs	r4, r3, #1
 800bff8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bffa:	42a3      	cmp	r3, r4
 800bffc:	bfbf      	itttt	lt
 800bffe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c000:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c002:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c004:	1ae3      	sublt	r3, r4, r3
 800c006:	bfb4      	ite	lt
 800c008:	18d2      	addlt	r2, r2, r3
 800c00a:	1b1c      	subge	r4, r3, r4
 800c00c:	9b07      	ldr	r3, [sp, #28]
 800c00e:	bfbc      	itt	lt
 800c010:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c012:	2400      	movlt	r4, #0
 800c014:	2b00      	cmp	r3, #0
 800c016:	bfb5      	itete	lt
 800c018:	eba8 0603 	sublt.w	r6, r8, r3
 800c01c:	9b07      	ldrge	r3, [sp, #28]
 800c01e:	2300      	movlt	r3, #0
 800c020:	4646      	movge	r6, r8
 800c022:	e730      	b.n	800be86 <_dtoa_r+0x71e>
 800c024:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c026:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c028:	4646      	mov	r6, r8
 800c02a:	e735      	b.n	800be98 <_dtoa_r+0x730>
 800c02c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c02e:	e75c      	b.n	800beea <_dtoa_r+0x782>
 800c030:	2300      	movs	r3, #0
 800c032:	e788      	b.n	800bf46 <_dtoa_r+0x7de>
 800c034:	3fe00000 	.word	0x3fe00000
 800c038:	40240000 	.word	0x40240000
 800c03c:	40140000 	.word	0x40140000
 800c040:	9b02      	ldr	r3, [sp, #8]
 800c042:	e780      	b.n	800bf46 <_dtoa_r+0x7de>
 800c044:	2300      	movs	r3, #0
 800c046:	930a      	str	r3, [sp, #40]	@ 0x28
 800c048:	e782      	b.n	800bf50 <_dtoa_r+0x7e8>
 800c04a:	d099      	beq.n	800bf80 <_dtoa_r+0x818>
 800c04c:	9a08      	ldr	r2, [sp, #32]
 800c04e:	331c      	adds	r3, #28
 800c050:	441a      	add	r2, r3
 800c052:	4498      	add	r8, r3
 800c054:	441e      	add	r6, r3
 800c056:	9208      	str	r2, [sp, #32]
 800c058:	e792      	b.n	800bf80 <_dtoa_r+0x818>
 800c05a:	4603      	mov	r3, r0
 800c05c:	e7f6      	b.n	800c04c <_dtoa_r+0x8e4>
 800c05e:	9b07      	ldr	r3, [sp, #28]
 800c060:	9704      	str	r7, [sp, #16]
 800c062:	2b00      	cmp	r3, #0
 800c064:	dc20      	bgt.n	800c0a8 <_dtoa_r+0x940>
 800c066:	9300      	str	r3, [sp, #0]
 800c068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c06a:	2b02      	cmp	r3, #2
 800c06c:	dd1e      	ble.n	800c0ac <_dtoa_r+0x944>
 800c06e:	9b00      	ldr	r3, [sp, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	f47f aec0 	bne.w	800bdf6 <_dtoa_r+0x68e>
 800c076:	4621      	mov	r1, r4
 800c078:	2205      	movs	r2, #5
 800c07a:	4658      	mov	r0, fp
 800c07c:	f000 fa9a 	bl	800c5b4 <__multadd>
 800c080:	4601      	mov	r1, r0
 800c082:	4604      	mov	r4, r0
 800c084:	4648      	mov	r0, r9
 800c086:	f000 fcad 	bl	800c9e4 <__mcmp>
 800c08a:	2800      	cmp	r0, #0
 800c08c:	f77f aeb3 	ble.w	800bdf6 <_dtoa_r+0x68e>
 800c090:	4656      	mov	r6, sl
 800c092:	2331      	movs	r3, #49	@ 0x31
 800c094:	f806 3b01 	strb.w	r3, [r6], #1
 800c098:	9b04      	ldr	r3, [sp, #16]
 800c09a:	3301      	adds	r3, #1
 800c09c:	9304      	str	r3, [sp, #16]
 800c09e:	e6ae      	b.n	800bdfe <_dtoa_r+0x696>
 800c0a0:	9c07      	ldr	r4, [sp, #28]
 800c0a2:	9704      	str	r7, [sp, #16]
 800c0a4:	4625      	mov	r5, r4
 800c0a6:	e7f3      	b.n	800c090 <_dtoa_r+0x928>
 800c0a8:	9b07      	ldr	r3, [sp, #28]
 800c0aa:	9300      	str	r3, [sp, #0]
 800c0ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	f000 8104 	beq.w	800c2bc <_dtoa_r+0xb54>
 800c0b4:	2e00      	cmp	r6, #0
 800c0b6:	dd05      	ble.n	800c0c4 <_dtoa_r+0x95c>
 800c0b8:	4629      	mov	r1, r5
 800c0ba:	4632      	mov	r2, r6
 800c0bc:	4658      	mov	r0, fp
 800c0be:	f000 fc25 	bl	800c90c <__lshift>
 800c0c2:	4605      	mov	r5, r0
 800c0c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d05a      	beq.n	800c180 <_dtoa_r+0xa18>
 800c0ca:	6869      	ldr	r1, [r5, #4]
 800c0cc:	4658      	mov	r0, fp
 800c0ce:	f000 fa0f 	bl	800c4f0 <_Balloc>
 800c0d2:	4606      	mov	r6, r0
 800c0d4:	b928      	cbnz	r0, 800c0e2 <_dtoa_r+0x97a>
 800c0d6:	4b84      	ldr	r3, [pc, #528]	@ (800c2e8 <_dtoa_r+0xb80>)
 800c0d8:	4602      	mov	r2, r0
 800c0da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c0de:	f7ff bb5a 	b.w	800b796 <_dtoa_r+0x2e>
 800c0e2:	692a      	ldr	r2, [r5, #16]
 800c0e4:	3202      	adds	r2, #2
 800c0e6:	0092      	lsls	r2, r2, #2
 800c0e8:	f105 010c 	add.w	r1, r5, #12
 800c0ec:	300c      	adds	r0, #12
 800c0ee:	f001 f803 	bl	800d0f8 <memcpy>
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	4631      	mov	r1, r6
 800c0f6:	4658      	mov	r0, fp
 800c0f8:	f000 fc08 	bl	800c90c <__lshift>
 800c0fc:	f10a 0301 	add.w	r3, sl, #1
 800c100:	9307      	str	r3, [sp, #28]
 800c102:	9b00      	ldr	r3, [sp, #0]
 800c104:	4453      	add	r3, sl
 800c106:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c108:	9b02      	ldr	r3, [sp, #8]
 800c10a:	f003 0301 	and.w	r3, r3, #1
 800c10e:	462f      	mov	r7, r5
 800c110:	930a      	str	r3, [sp, #40]	@ 0x28
 800c112:	4605      	mov	r5, r0
 800c114:	9b07      	ldr	r3, [sp, #28]
 800c116:	4621      	mov	r1, r4
 800c118:	3b01      	subs	r3, #1
 800c11a:	4648      	mov	r0, r9
 800c11c:	9300      	str	r3, [sp, #0]
 800c11e:	f7ff fa98 	bl	800b652 <quorem>
 800c122:	4639      	mov	r1, r7
 800c124:	9002      	str	r0, [sp, #8]
 800c126:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c12a:	4648      	mov	r0, r9
 800c12c:	f000 fc5a 	bl	800c9e4 <__mcmp>
 800c130:	462a      	mov	r2, r5
 800c132:	9008      	str	r0, [sp, #32]
 800c134:	4621      	mov	r1, r4
 800c136:	4658      	mov	r0, fp
 800c138:	f000 fc70 	bl	800ca1c <__mdiff>
 800c13c:	68c2      	ldr	r2, [r0, #12]
 800c13e:	4606      	mov	r6, r0
 800c140:	bb02      	cbnz	r2, 800c184 <_dtoa_r+0xa1c>
 800c142:	4601      	mov	r1, r0
 800c144:	4648      	mov	r0, r9
 800c146:	f000 fc4d 	bl	800c9e4 <__mcmp>
 800c14a:	4602      	mov	r2, r0
 800c14c:	4631      	mov	r1, r6
 800c14e:	4658      	mov	r0, fp
 800c150:	920e      	str	r2, [sp, #56]	@ 0x38
 800c152:	f000 fa0d 	bl	800c570 <_Bfree>
 800c156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c158:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c15a:	9e07      	ldr	r6, [sp, #28]
 800c15c:	ea43 0102 	orr.w	r1, r3, r2
 800c160:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c162:	4319      	orrs	r1, r3
 800c164:	d110      	bne.n	800c188 <_dtoa_r+0xa20>
 800c166:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c16a:	d029      	beq.n	800c1c0 <_dtoa_r+0xa58>
 800c16c:	9b08      	ldr	r3, [sp, #32]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	dd02      	ble.n	800c178 <_dtoa_r+0xa10>
 800c172:	9b02      	ldr	r3, [sp, #8]
 800c174:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c178:	9b00      	ldr	r3, [sp, #0]
 800c17a:	f883 8000 	strb.w	r8, [r3]
 800c17e:	e63f      	b.n	800be00 <_dtoa_r+0x698>
 800c180:	4628      	mov	r0, r5
 800c182:	e7bb      	b.n	800c0fc <_dtoa_r+0x994>
 800c184:	2201      	movs	r2, #1
 800c186:	e7e1      	b.n	800c14c <_dtoa_r+0x9e4>
 800c188:	9b08      	ldr	r3, [sp, #32]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	db04      	blt.n	800c198 <_dtoa_r+0xa30>
 800c18e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c190:	430b      	orrs	r3, r1
 800c192:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c194:	430b      	orrs	r3, r1
 800c196:	d120      	bne.n	800c1da <_dtoa_r+0xa72>
 800c198:	2a00      	cmp	r2, #0
 800c19a:	dded      	ble.n	800c178 <_dtoa_r+0xa10>
 800c19c:	4649      	mov	r1, r9
 800c19e:	2201      	movs	r2, #1
 800c1a0:	4658      	mov	r0, fp
 800c1a2:	f000 fbb3 	bl	800c90c <__lshift>
 800c1a6:	4621      	mov	r1, r4
 800c1a8:	4681      	mov	r9, r0
 800c1aa:	f000 fc1b 	bl	800c9e4 <__mcmp>
 800c1ae:	2800      	cmp	r0, #0
 800c1b0:	dc03      	bgt.n	800c1ba <_dtoa_r+0xa52>
 800c1b2:	d1e1      	bne.n	800c178 <_dtoa_r+0xa10>
 800c1b4:	f018 0f01 	tst.w	r8, #1
 800c1b8:	d0de      	beq.n	800c178 <_dtoa_r+0xa10>
 800c1ba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c1be:	d1d8      	bne.n	800c172 <_dtoa_r+0xa0a>
 800c1c0:	9a00      	ldr	r2, [sp, #0]
 800c1c2:	2339      	movs	r3, #57	@ 0x39
 800c1c4:	7013      	strb	r3, [r2, #0]
 800c1c6:	4633      	mov	r3, r6
 800c1c8:	461e      	mov	r6, r3
 800c1ca:	3b01      	subs	r3, #1
 800c1cc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c1d0:	2a39      	cmp	r2, #57	@ 0x39
 800c1d2:	d052      	beq.n	800c27a <_dtoa_r+0xb12>
 800c1d4:	3201      	adds	r2, #1
 800c1d6:	701a      	strb	r2, [r3, #0]
 800c1d8:	e612      	b.n	800be00 <_dtoa_r+0x698>
 800c1da:	2a00      	cmp	r2, #0
 800c1dc:	dd07      	ble.n	800c1ee <_dtoa_r+0xa86>
 800c1de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c1e2:	d0ed      	beq.n	800c1c0 <_dtoa_r+0xa58>
 800c1e4:	9a00      	ldr	r2, [sp, #0]
 800c1e6:	f108 0301 	add.w	r3, r8, #1
 800c1ea:	7013      	strb	r3, [r2, #0]
 800c1ec:	e608      	b.n	800be00 <_dtoa_r+0x698>
 800c1ee:	9b07      	ldr	r3, [sp, #28]
 800c1f0:	9a07      	ldr	r2, [sp, #28]
 800c1f2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c1f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c1f8:	4293      	cmp	r3, r2
 800c1fa:	d028      	beq.n	800c24e <_dtoa_r+0xae6>
 800c1fc:	4649      	mov	r1, r9
 800c1fe:	2300      	movs	r3, #0
 800c200:	220a      	movs	r2, #10
 800c202:	4658      	mov	r0, fp
 800c204:	f000 f9d6 	bl	800c5b4 <__multadd>
 800c208:	42af      	cmp	r7, r5
 800c20a:	4681      	mov	r9, r0
 800c20c:	f04f 0300 	mov.w	r3, #0
 800c210:	f04f 020a 	mov.w	r2, #10
 800c214:	4639      	mov	r1, r7
 800c216:	4658      	mov	r0, fp
 800c218:	d107      	bne.n	800c22a <_dtoa_r+0xac2>
 800c21a:	f000 f9cb 	bl	800c5b4 <__multadd>
 800c21e:	4607      	mov	r7, r0
 800c220:	4605      	mov	r5, r0
 800c222:	9b07      	ldr	r3, [sp, #28]
 800c224:	3301      	adds	r3, #1
 800c226:	9307      	str	r3, [sp, #28]
 800c228:	e774      	b.n	800c114 <_dtoa_r+0x9ac>
 800c22a:	f000 f9c3 	bl	800c5b4 <__multadd>
 800c22e:	4629      	mov	r1, r5
 800c230:	4607      	mov	r7, r0
 800c232:	2300      	movs	r3, #0
 800c234:	220a      	movs	r2, #10
 800c236:	4658      	mov	r0, fp
 800c238:	f000 f9bc 	bl	800c5b4 <__multadd>
 800c23c:	4605      	mov	r5, r0
 800c23e:	e7f0      	b.n	800c222 <_dtoa_r+0xaba>
 800c240:	9b00      	ldr	r3, [sp, #0]
 800c242:	2b00      	cmp	r3, #0
 800c244:	bfcc      	ite	gt
 800c246:	461e      	movgt	r6, r3
 800c248:	2601      	movle	r6, #1
 800c24a:	4456      	add	r6, sl
 800c24c:	2700      	movs	r7, #0
 800c24e:	4649      	mov	r1, r9
 800c250:	2201      	movs	r2, #1
 800c252:	4658      	mov	r0, fp
 800c254:	f000 fb5a 	bl	800c90c <__lshift>
 800c258:	4621      	mov	r1, r4
 800c25a:	4681      	mov	r9, r0
 800c25c:	f000 fbc2 	bl	800c9e4 <__mcmp>
 800c260:	2800      	cmp	r0, #0
 800c262:	dcb0      	bgt.n	800c1c6 <_dtoa_r+0xa5e>
 800c264:	d102      	bne.n	800c26c <_dtoa_r+0xb04>
 800c266:	f018 0f01 	tst.w	r8, #1
 800c26a:	d1ac      	bne.n	800c1c6 <_dtoa_r+0xa5e>
 800c26c:	4633      	mov	r3, r6
 800c26e:	461e      	mov	r6, r3
 800c270:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c274:	2a30      	cmp	r2, #48	@ 0x30
 800c276:	d0fa      	beq.n	800c26e <_dtoa_r+0xb06>
 800c278:	e5c2      	b.n	800be00 <_dtoa_r+0x698>
 800c27a:	459a      	cmp	sl, r3
 800c27c:	d1a4      	bne.n	800c1c8 <_dtoa_r+0xa60>
 800c27e:	9b04      	ldr	r3, [sp, #16]
 800c280:	3301      	adds	r3, #1
 800c282:	9304      	str	r3, [sp, #16]
 800c284:	2331      	movs	r3, #49	@ 0x31
 800c286:	f88a 3000 	strb.w	r3, [sl]
 800c28a:	e5b9      	b.n	800be00 <_dtoa_r+0x698>
 800c28c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c28e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c2ec <_dtoa_r+0xb84>
 800c292:	b11b      	cbz	r3, 800c29c <_dtoa_r+0xb34>
 800c294:	f10a 0308 	add.w	r3, sl, #8
 800c298:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c29a:	6013      	str	r3, [r2, #0]
 800c29c:	4650      	mov	r0, sl
 800c29e:	b019      	add	sp, #100	@ 0x64
 800c2a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2a6:	2b01      	cmp	r3, #1
 800c2a8:	f77f ae37 	ble.w	800bf1a <_dtoa_r+0x7b2>
 800c2ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2b0:	2001      	movs	r0, #1
 800c2b2:	e655      	b.n	800bf60 <_dtoa_r+0x7f8>
 800c2b4:	9b00      	ldr	r3, [sp, #0]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	f77f aed6 	ble.w	800c068 <_dtoa_r+0x900>
 800c2bc:	4656      	mov	r6, sl
 800c2be:	4621      	mov	r1, r4
 800c2c0:	4648      	mov	r0, r9
 800c2c2:	f7ff f9c6 	bl	800b652 <quorem>
 800c2c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c2ca:	f806 8b01 	strb.w	r8, [r6], #1
 800c2ce:	9b00      	ldr	r3, [sp, #0]
 800c2d0:	eba6 020a 	sub.w	r2, r6, sl
 800c2d4:	4293      	cmp	r3, r2
 800c2d6:	ddb3      	ble.n	800c240 <_dtoa_r+0xad8>
 800c2d8:	4649      	mov	r1, r9
 800c2da:	2300      	movs	r3, #0
 800c2dc:	220a      	movs	r2, #10
 800c2de:	4658      	mov	r0, fp
 800c2e0:	f000 f968 	bl	800c5b4 <__multadd>
 800c2e4:	4681      	mov	r9, r0
 800c2e6:	e7ea      	b.n	800c2be <_dtoa_r+0xb56>
 800c2e8:	0800d751 	.word	0x0800d751
 800c2ec:	0800d6d5 	.word	0x0800d6d5

0800c2f0 <_free_r>:
 800c2f0:	b538      	push	{r3, r4, r5, lr}
 800c2f2:	4605      	mov	r5, r0
 800c2f4:	2900      	cmp	r1, #0
 800c2f6:	d041      	beq.n	800c37c <_free_r+0x8c>
 800c2f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2fc:	1f0c      	subs	r4, r1, #4
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	bfb8      	it	lt
 800c302:	18e4      	addlt	r4, r4, r3
 800c304:	f000 f8e8 	bl	800c4d8 <__malloc_lock>
 800c308:	4a1d      	ldr	r2, [pc, #116]	@ (800c380 <_free_r+0x90>)
 800c30a:	6813      	ldr	r3, [r2, #0]
 800c30c:	b933      	cbnz	r3, 800c31c <_free_r+0x2c>
 800c30e:	6063      	str	r3, [r4, #4]
 800c310:	6014      	str	r4, [r2, #0]
 800c312:	4628      	mov	r0, r5
 800c314:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c318:	f000 b8e4 	b.w	800c4e4 <__malloc_unlock>
 800c31c:	42a3      	cmp	r3, r4
 800c31e:	d908      	bls.n	800c332 <_free_r+0x42>
 800c320:	6820      	ldr	r0, [r4, #0]
 800c322:	1821      	adds	r1, r4, r0
 800c324:	428b      	cmp	r3, r1
 800c326:	bf01      	itttt	eq
 800c328:	6819      	ldreq	r1, [r3, #0]
 800c32a:	685b      	ldreq	r3, [r3, #4]
 800c32c:	1809      	addeq	r1, r1, r0
 800c32e:	6021      	streq	r1, [r4, #0]
 800c330:	e7ed      	b.n	800c30e <_free_r+0x1e>
 800c332:	461a      	mov	r2, r3
 800c334:	685b      	ldr	r3, [r3, #4]
 800c336:	b10b      	cbz	r3, 800c33c <_free_r+0x4c>
 800c338:	42a3      	cmp	r3, r4
 800c33a:	d9fa      	bls.n	800c332 <_free_r+0x42>
 800c33c:	6811      	ldr	r1, [r2, #0]
 800c33e:	1850      	adds	r0, r2, r1
 800c340:	42a0      	cmp	r0, r4
 800c342:	d10b      	bne.n	800c35c <_free_r+0x6c>
 800c344:	6820      	ldr	r0, [r4, #0]
 800c346:	4401      	add	r1, r0
 800c348:	1850      	adds	r0, r2, r1
 800c34a:	4283      	cmp	r3, r0
 800c34c:	6011      	str	r1, [r2, #0]
 800c34e:	d1e0      	bne.n	800c312 <_free_r+0x22>
 800c350:	6818      	ldr	r0, [r3, #0]
 800c352:	685b      	ldr	r3, [r3, #4]
 800c354:	6053      	str	r3, [r2, #4]
 800c356:	4408      	add	r0, r1
 800c358:	6010      	str	r0, [r2, #0]
 800c35a:	e7da      	b.n	800c312 <_free_r+0x22>
 800c35c:	d902      	bls.n	800c364 <_free_r+0x74>
 800c35e:	230c      	movs	r3, #12
 800c360:	602b      	str	r3, [r5, #0]
 800c362:	e7d6      	b.n	800c312 <_free_r+0x22>
 800c364:	6820      	ldr	r0, [r4, #0]
 800c366:	1821      	adds	r1, r4, r0
 800c368:	428b      	cmp	r3, r1
 800c36a:	bf04      	itt	eq
 800c36c:	6819      	ldreq	r1, [r3, #0]
 800c36e:	685b      	ldreq	r3, [r3, #4]
 800c370:	6063      	str	r3, [r4, #4]
 800c372:	bf04      	itt	eq
 800c374:	1809      	addeq	r1, r1, r0
 800c376:	6021      	streq	r1, [r4, #0]
 800c378:	6054      	str	r4, [r2, #4]
 800c37a:	e7ca      	b.n	800c312 <_free_r+0x22>
 800c37c:	bd38      	pop	{r3, r4, r5, pc}
 800c37e:	bf00      	nop
 800c380:	20007d04 	.word	0x20007d04

0800c384 <malloc>:
 800c384:	4b02      	ldr	r3, [pc, #8]	@ (800c390 <malloc+0xc>)
 800c386:	4601      	mov	r1, r0
 800c388:	6818      	ldr	r0, [r3, #0]
 800c38a:	f000 b825 	b.w	800c3d8 <_malloc_r>
 800c38e:	bf00      	nop
 800c390:	20000018 	.word	0x20000018

0800c394 <sbrk_aligned>:
 800c394:	b570      	push	{r4, r5, r6, lr}
 800c396:	4e0f      	ldr	r6, [pc, #60]	@ (800c3d4 <sbrk_aligned+0x40>)
 800c398:	460c      	mov	r4, r1
 800c39a:	6831      	ldr	r1, [r6, #0]
 800c39c:	4605      	mov	r5, r0
 800c39e:	b911      	cbnz	r1, 800c3a6 <sbrk_aligned+0x12>
 800c3a0:	f000 fe9a 	bl	800d0d8 <_sbrk_r>
 800c3a4:	6030      	str	r0, [r6, #0]
 800c3a6:	4621      	mov	r1, r4
 800c3a8:	4628      	mov	r0, r5
 800c3aa:	f000 fe95 	bl	800d0d8 <_sbrk_r>
 800c3ae:	1c43      	adds	r3, r0, #1
 800c3b0:	d103      	bne.n	800c3ba <sbrk_aligned+0x26>
 800c3b2:	f04f 34ff 	mov.w	r4, #4294967295
 800c3b6:	4620      	mov	r0, r4
 800c3b8:	bd70      	pop	{r4, r5, r6, pc}
 800c3ba:	1cc4      	adds	r4, r0, #3
 800c3bc:	f024 0403 	bic.w	r4, r4, #3
 800c3c0:	42a0      	cmp	r0, r4
 800c3c2:	d0f8      	beq.n	800c3b6 <sbrk_aligned+0x22>
 800c3c4:	1a21      	subs	r1, r4, r0
 800c3c6:	4628      	mov	r0, r5
 800c3c8:	f000 fe86 	bl	800d0d8 <_sbrk_r>
 800c3cc:	3001      	adds	r0, #1
 800c3ce:	d1f2      	bne.n	800c3b6 <sbrk_aligned+0x22>
 800c3d0:	e7ef      	b.n	800c3b2 <sbrk_aligned+0x1e>
 800c3d2:	bf00      	nop
 800c3d4:	20007d00 	.word	0x20007d00

0800c3d8 <_malloc_r>:
 800c3d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3dc:	1ccd      	adds	r5, r1, #3
 800c3de:	f025 0503 	bic.w	r5, r5, #3
 800c3e2:	3508      	adds	r5, #8
 800c3e4:	2d0c      	cmp	r5, #12
 800c3e6:	bf38      	it	cc
 800c3e8:	250c      	movcc	r5, #12
 800c3ea:	2d00      	cmp	r5, #0
 800c3ec:	4606      	mov	r6, r0
 800c3ee:	db01      	blt.n	800c3f4 <_malloc_r+0x1c>
 800c3f0:	42a9      	cmp	r1, r5
 800c3f2:	d904      	bls.n	800c3fe <_malloc_r+0x26>
 800c3f4:	230c      	movs	r3, #12
 800c3f6:	6033      	str	r3, [r6, #0]
 800c3f8:	2000      	movs	r0, #0
 800c3fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c4d4 <_malloc_r+0xfc>
 800c402:	f000 f869 	bl	800c4d8 <__malloc_lock>
 800c406:	f8d8 3000 	ldr.w	r3, [r8]
 800c40a:	461c      	mov	r4, r3
 800c40c:	bb44      	cbnz	r4, 800c460 <_malloc_r+0x88>
 800c40e:	4629      	mov	r1, r5
 800c410:	4630      	mov	r0, r6
 800c412:	f7ff ffbf 	bl	800c394 <sbrk_aligned>
 800c416:	1c43      	adds	r3, r0, #1
 800c418:	4604      	mov	r4, r0
 800c41a:	d158      	bne.n	800c4ce <_malloc_r+0xf6>
 800c41c:	f8d8 4000 	ldr.w	r4, [r8]
 800c420:	4627      	mov	r7, r4
 800c422:	2f00      	cmp	r7, #0
 800c424:	d143      	bne.n	800c4ae <_malloc_r+0xd6>
 800c426:	2c00      	cmp	r4, #0
 800c428:	d04b      	beq.n	800c4c2 <_malloc_r+0xea>
 800c42a:	6823      	ldr	r3, [r4, #0]
 800c42c:	4639      	mov	r1, r7
 800c42e:	4630      	mov	r0, r6
 800c430:	eb04 0903 	add.w	r9, r4, r3
 800c434:	f000 fe50 	bl	800d0d8 <_sbrk_r>
 800c438:	4581      	cmp	r9, r0
 800c43a:	d142      	bne.n	800c4c2 <_malloc_r+0xea>
 800c43c:	6821      	ldr	r1, [r4, #0]
 800c43e:	1a6d      	subs	r5, r5, r1
 800c440:	4629      	mov	r1, r5
 800c442:	4630      	mov	r0, r6
 800c444:	f7ff ffa6 	bl	800c394 <sbrk_aligned>
 800c448:	3001      	adds	r0, #1
 800c44a:	d03a      	beq.n	800c4c2 <_malloc_r+0xea>
 800c44c:	6823      	ldr	r3, [r4, #0]
 800c44e:	442b      	add	r3, r5
 800c450:	6023      	str	r3, [r4, #0]
 800c452:	f8d8 3000 	ldr.w	r3, [r8]
 800c456:	685a      	ldr	r2, [r3, #4]
 800c458:	bb62      	cbnz	r2, 800c4b4 <_malloc_r+0xdc>
 800c45a:	f8c8 7000 	str.w	r7, [r8]
 800c45e:	e00f      	b.n	800c480 <_malloc_r+0xa8>
 800c460:	6822      	ldr	r2, [r4, #0]
 800c462:	1b52      	subs	r2, r2, r5
 800c464:	d420      	bmi.n	800c4a8 <_malloc_r+0xd0>
 800c466:	2a0b      	cmp	r2, #11
 800c468:	d917      	bls.n	800c49a <_malloc_r+0xc2>
 800c46a:	1961      	adds	r1, r4, r5
 800c46c:	42a3      	cmp	r3, r4
 800c46e:	6025      	str	r5, [r4, #0]
 800c470:	bf18      	it	ne
 800c472:	6059      	strne	r1, [r3, #4]
 800c474:	6863      	ldr	r3, [r4, #4]
 800c476:	bf08      	it	eq
 800c478:	f8c8 1000 	streq.w	r1, [r8]
 800c47c:	5162      	str	r2, [r4, r5]
 800c47e:	604b      	str	r3, [r1, #4]
 800c480:	4630      	mov	r0, r6
 800c482:	f000 f82f 	bl	800c4e4 <__malloc_unlock>
 800c486:	f104 000b 	add.w	r0, r4, #11
 800c48a:	1d23      	adds	r3, r4, #4
 800c48c:	f020 0007 	bic.w	r0, r0, #7
 800c490:	1ac2      	subs	r2, r0, r3
 800c492:	bf1c      	itt	ne
 800c494:	1a1b      	subne	r3, r3, r0
 800c496:	50a3      	strne	r3, [r4, r2]
 800c498:	e7af      	b.n	800c3fa <_malloc_r+0x22>
 800c49a:	6862      	ldr	r2, [r4, #4]
 800c49c:	42a3      	cmp	r3, r4
 800c49e:	bf0c      	ite	eq
 800c4a0:	f8c8 2000 	streq.w	r2, [r8]
 800c4a4:	605a      	strne	r2, [r3, #4]
 800c4a6:	e7eb      	b.n	800c480 <_malloc_r+0xa8>
 800c4a8:	4623      	mov	r3, r4
 800c4aa:	6864      	ldr	r4, [r4, #4]
 800c4ac:	e7ae      	b.n	800c40c <_malloc_r+0x34>
 800c4ae:	463c      	mov	r4, r7
 800c4b0:	687f      	ldr	r7, [r7, #4]
 800c4b2:	e7b6      	b.n	800c422 <_malloc_r+0x4a>
 800c4b4:	461a      	mov	r2, r3
 800c4b6:	685b      	ldr	r3, [r3, #4]
 800c4b8:	42a3      	cmp	r3, r4
 800c4ba:	d1fb      	bne.n	800c4b4 <_malloc_r+0xdc>
 800c4bc:	2300      	movs	r3, #0
 800c4be:	6053      	str	r3, [r2, #4]
 800c4c0:	e7de      	b.n	800c480 <_malloc_r+0xa8>
 800c4c2:	230c      	movs	r3, #12
 800c4c4:	6033      	str	r3, [r6, #0]
 800c4c6:	4630      	mov	r0, r6
 800c4c8:	f000 f80c 	bl	800c4e4 <__malloc_unlock>
 800c4cc:	e794      	b.n	800c3f8 <_malloc_r+0x20>
 800c4ce:	6005      	str	r5, [r0, #0]
 800c4d0:	e7d6      	b.n	800c480 <_malloc_r+0xa8>
 800c4d2:	bf00      	nop
 800c4d4:	20007d04 	.word	0x20007d04

0800c4d8 <__malloc_lock>:
 800c4d8:	4801      	ldr	r0, [pc, #4]	@ (800c4e0 <__malloc_lock+0x8>)
 800c4da:	f7ff b8b8 	b.w	800b64e <__retarget_lock_acquire_recursive>
 800c4de:	bf00      	nop
 800c4e0:	20007cfc 	.word	0x20007cfc

0800c4e4 <__malloc_unlock>:
 800c4e4:	4801      	ldr	r0, [pc, #4]	@ (800c4ec <__malloc_unlock+0x8>)
 800c4e6:	f7ff b8b3 	b.w	800b650 <__retarget_lock_release_recursive>
 800c4ea:	bf00      	nop
 800c4ec:	20007cfc 	.word	0x20007cfc

0800c4f0 <_Balloc>:
 800c4f0:	b570      	push	{r4, r5, r6, lr}
 800c4f2:	69c6      	ldr	r6, [r0, #28]
 800c4f4:	4604      	mov	r4, r0
 800c4f6:	460d      	mov	r5, r1
 800c4f8:	b976      	cbnz	r6, 800c518 <_Balloc+0x28>
 800c4fa:	2010      	movs	r0, #16
 800c4fc:	f7ff ff42 	bl	800c384 <malloc>
 800c500:	4602      	mov	r2, r0
 800c502:	61e0      	str	r0, [r4, #28]
 800c504:	b920      	cbnz	r0, 800c510 <_Balloc+0x20>
 800c506:	4b18      	ldr	r3, [pc, #96]	@ (800c568 <_Balloc+0x78>)
 800c508:	4818      	ldr	r0, [pc, #96]	@ (800c56c <_Balloc+0x7c>)
 800c50a:	216b      	movs	r1, #107	@ 0x6b
 800c50c:	f000 fe02 	bl	800d114 <__assert_func>
 800c510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c514:	6006      	str	r6, [r0, #0]
 800c516:	60c6      	str	r6, [r0, #12]
 800c518:	69e6      	ldr	r6, [r4, #28]
 800c51a:	68f3      	ldr	r3, [r6, #12]
 800c51c:	b183      	cbz	r3, 800c540 <_Balloc+0x50>
 800c51e:	69e3      	ldr	r3, [r4, #28]
 800c520:	68db      	ldr	r3, [r3, #12]
 800c522:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c526:	b9b8      	cbnz	r0, 800c558 <_Balloc+0x68>
 800c528:	2101      	movs	r1, #1
 800c52a:	fa01 f605 	lsl.w	r6, r1, r5
 800c52e:	1d72      	adds	r2, r6, #5
 800c530:	0092      	lsls	r2, r2, #2
 800c532:	4620      	mov	r0, r4
 800c534:	f000 fe0c 	bl	800d150 <_calloc_r>
 800c538:	b160      	cbz	r0, 800c554 <_Balloc+0x64>
 800c53a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c53e:	e00e      	b.n	800c55e <_Balloc+0x6e>
 800c540:	2221      	movs	r2, #33	@ 0x21
 800c542:	2104      	movs	r1, #4
 800c544:	4620      	mov	r0, r4
 800c546:	f000 fe03 	bl	800d150 <_calloc_r>
 800c54a:	69e3      	ldr	r3, [r4, #28]
 800c54c:	60f0      	str	r0, [r6, #12]
 800c54e:	68db      	ldr	r3, [r3, #12]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d1e4      	bne.n	800c51e <_Balloc+0x2e>
 800c554:	2000      	movs	r0, #0
 800c556:	bd70      	pop	{r4, r5, r6, pc}
 800c558:	6802      	ldr	r2, [r0, #0]
 800c55a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c55e:	2300      	movs	r3, #0
 800c560:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c564:	e7f7      	b.n	800c556 <_Balloc+0x66>
 800c566:	bf00      	nop
 800c568:	0800d6e2 	.word	0x0800d6e2
 800c56c:	0800d762 	.word	0x0800d762

0800c570 <_Bfree>:
 800c570:	b570      	push	{r4, r5, r6, lr}
 800c572:	69c6      	ldr	r6, [r0, #28]
 800c574:	4605      	mov	r5, r0
 800c576:	460c      	mov	r4, r1
 800c578:	b976      	cbnz	r6, 800c598 <_Bfree+0x28>
 800c57a:	2010      	movs	r0, #16
 800c57c:	f7ff ff02 	bl	800c384 <malloc>
 800c580:	4602      	mov	r2, r0
 800c582:	61e8      	str	r0, [r5, #28]
 800c584:	b920      	cbnz	r0, 800c590 <_Bfree+0x20>
 800c586:	4b09      	ldr	r3, [pc, #36]	@ (800c5ac <_Bfree+0x3c>)
 800c588:	4809      	ldr	r0, [pc, #36]	@ (800c5b0 <_Bfree+0x40>)
 800c58a:	218f      	movs	r1, #143	@ 0x8f
 800c58c:	f000 fdc2 	bl	800d114 <__assert_func>
 800c590:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c594:	6006      	str	r6, [r0, #0]
 800c596:	60c6      	str	r6, [r0, #12]
 800c598:	b13c      	cbz	r4, 800c5aa <_Bfree+0x3a>
 800c59a:	69eb      	ldr	r3, [r5, #28]
 800c59c:	6862      	ldr	r2, [r4, #4]
 800c59e:	68db      	ldr	r3, [r3, #12]
 800c5a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c5a4:	6021      	str	r1, [r4, #0]
 800c5a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c5aa:	bd70      	pop	{r4, r5, r6, pc}
 800c5ac:	0800d6e2 	.word	0x0800d6e2
 800c5b0:	0800d762 	.word	0x0800d762

0800c5b4 <__multadd>:
 800c5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5b8:	690d      	ldr	r5, [r1, #16]
 800c5ba:	4607      	mov	r7, r0
 800c5bc:	460c      	mov	r4, r1
 800c5be:	461e      	mov	r6, r3
 800c5c0:	f101 0c14 	add.w	ip, r1, #20
 800c5c4:	2000      	movs	r0, #0
 800c5c6:	f8dc 3000 	ldr.w	r3, [ip]
 800c5ca:	b299      	uxth	r1, r3
 800c5cc:	fb02 6101 	mla	r1, r2, r1, r6
 800c5d0:	0c1e      	lsrs	r6, r3, #16
 800c5d2:	0c0b      	lsrs	r3, r1, #16
 800c5d4:	fb02 3306 	mla	r3, r2, r6, r3
 800c5d8:	b289      	uxth	r1, r1
 800c5da:	3001      	adds	r0, #1
 800c5dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c5e0:	4285      	cmp	r5, r0
 800c5e2:	f84c 1b04 	str.w	r1, [ip], #4
 800c5e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c5ea:	dcec      	bgt.n	800c5c6 <__multadd+0x12>
 800c5ec:	b30e      	cbz	r6, 800c632 <__multadd+0x7e>
 800c5ee:	68a3      	ldr	r3, [r4, #8]
 800c5f0:	42ab      	cmp	r3, r5
 800c5f2:	dc19      	bgt.n	800c628 <__multadd+0x74>
 800c5f4:	6861      	ldr	r1, [r4, #4]
 800c5f6:	4638      	mov	r0, r7
 800c5f8:	3101      	adds	r1, #1
 800c5fa:	f7ff ff79 	bl	800c4f0 <_Balloc>
 800c5fe:	4680      	mov	r8, r0
 800c600:	b928      	cbnz	r0, 800c60e <__multadd+0x5a>
 800c602:	4602      	mov	r2, r0
 800c604:	4b0c      	ldr	r3, [pc, #48]	@ (800c638 <__multadd+0x84>)
 800c606:	480d      	ldr	r0, [pc, #52]	@ (800c63c <__multadd+0x88>)
 800c608:	21ba      	movs	r1, #186	@ 0xba
 800c60a:	f000 fd83 	bl	800d114 <__assert_func>
 800c60e:	6922      	ldr	r2, [r4, #16]
 800c610:	3202      	adds	r2, #2
 800c612:	f104 010c 	add.w	r1, r4, #12
 800c616:	0092      	lsls	r2, r2, #2
 800c618:	300c      	adds	r0, #12
 800c61a:	f000 fd6d 	bl	800d0f8 <memcpy>
 800c61e:	4621      	mov	r1, r4
 800c620:	4638      	mov	r0, r7
 800c622:	f7ff ffa5 	bl	800c570 <_Bfree>
 800c626:	4644      	mov	r4, r8
 800c628:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c62c:	3501      	adds	r5, #1
 800c62e:	615e      	str	r6, [r3, #20]
 800c630:	6125      	str	r5, [r4, #16]
 800c632:	4620      	mov	r0, r4
 800c634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c638:	0800d751 	.word	0x0800d751
 800c63c:	0800d762 	.word	0x0800d762

0800c640 <__hi0bits>:
 800c640:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c644:	4603      	mov	r3, r0
 800c646:	bf36      	itet	cc
 800c648:	0403      	lslcc	r3, r0, #16
 800c64a:	2000      	movcs	r0, #0
 800c64c:	2010      	movcc	r0, #16
 800c64e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c652:	bf3c      	itt	cc
 800c654:	021b      	lslcc	r3, r3, #8
 800c656:	3008      	addcc	r0, #8
 800c658:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c65c:	bf3c      	itt	cc
 800c65e:	011b      	lslcc	r3, r3, #4
 800c660:	3004      	addcc	r0, #4
 800c662:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c666:	bf3c      	itt	cc
 800c668:	009b      	lslcc	r3, r3, #2
 800c66a:	3002      	addcc	r0, #2
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	db05      	blt.n	800c67c <__hi0bits+0x3c>
 800c670:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c674:	f100 0001 	add.w	r0, r0, #1
 800c678:	bf08      	it	eq
 800c67a:	2020      	moveq	r0, #32
 800c67c:	4770      	bx	lr

0800c67e <__lo0bits>:
 800c67e:	6803      	ldr	r3, [r0, #0]
 800c680:	4602      	mov	r2, r0
 800c682:	f013 0007 	ands.w	r0, r3, #7
 800c686:	d00b      	beq.n	800c6a0 <__lo0bits+0x22>
 800c688:	07d9      	lsls	r1, r3, #31
 800c68a:	d421      	bmi.n	800c6d0 <__lo0bits+0x52>
 800c68c:	0798      	lsls	r0, r3, #30
 800c68e:	bf49      	itett	mi
 800c690:	085b      	lsrmi	r3, r3, #1
 800c692:	089b      	lsrpl	r3, r3, #2
 800c694:	2001      	movmi	r0, #1
 800c696:	6013      	strmi	r3, [r2, #0]
 800c698:	bf5c      	itt	pl
 800c69a:	6013      	strpl	r3, [r2, #0]
 800c69c:	2002      	movpl	r0, #2
 800c69e:	4770      	bx	lr
 800c6a0:	b299      	uxth	r1, r3
 800c6a2:	b909      	cbnz	r1, 800c6a8 <__lo0bits+0x2a>
 800c6a4:	0c1b      	lsrs	r3, r3, #16
 800c6a6:	2010      	movs	r0, #16
 800c6a8:	b2d9      	uxtb	r1, r3
 800c6aa:	b909      	cbnz	r1, 800c6b0 <__lo0bits+0x32>
 800c6ac:	3008      	adds	r0, #8
 800c6ae:	0a1b      	lsrs	r3, r3, #8
 800c6b0:	0719      	lsls	r1, r3, #28
 800c6b2:	bf04      	itt	eq
 800c6b4:	091b      	lsreq	r3, r3, #4
 800c6b6:	3004      	addeq	r0, #4
 800c6b8:	0799      	lsls	r1, r3, #30
 800c6ba:	bf04      	itt	eq
 800c6bc:	089b      	lsreq	r3, r3, #2
 800c6be:	3002      	addeq	r0, #2
 800c6c0:	07d9      	lsls	r1, r3, #31
 800c6c2:	d403      	bmi.n	800c6cc <__lo0bits+0x4e>
 800c6c4:	085b      	lsrs	r3, r3, #1
 800c6c6:	f100 0001 	add.w	r0, r0, #1
 800c6ca:	d003      	beq.n	800c6d4 <__lo0bits+0x56>
 800c6cc:	6013      	str	r3, [r2, #0]
 800c6ce:	4770      	bx	lr
 800c6d0:	2000      	movs	r0, #0
 800c6d2:	4770      	bx	lr
 800c6d4:	2020      	movs	r0, #32
 800c6d6:	4770      	bx	lr

0800c6d8 <__i2b>:
 800c6d8:	b510      	push	{r4, lr}
 800c6da:	460c      	mov	r4, r1
 800c6dc:	2101      	movs	r1, #1
 800c6de:	f7ff ff07 	bl	800c4f0 <_Balloc>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	b928      	cbnz	r0, 800c6f2 <__i2b+0x1a>
 800c6e6:	4b05      	ldr	r3, [pc, #20]	@ (800c6fc <__i2b+0x24>)
 800c6e8:	4805      	ldr	r0, [pc, #20]	@ (800c700 <__i2b+0x28>)
 800c6ea:	f240 1145 	movw	r1, #325	@ 0x145
 800c6ee:	f000 fd11 	bl	800d114 <__assert_func>
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	6144      	str	r4, [r0, #20]
 800c6f6:	6103      	str	r3, [r0, #16]
 800c6f8:	bd10      	pop	{r4, pc}
 800c6fa:	bf00      	nop
 800c6fc:	0800d751 	.word	0x0800d751
 800c700:	0800d762 	.word	0x0800d762

0800c704 <__multiply>:
 800c704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c708:	4614      	mov	r4, r2
 800c70a:	690a      	ldr	r2, [r1, #16]
 800c70c:	6923      	ldr	r3, [r4, #16]
 800c70e:	429a      	cmp	r2, r3
 800c710:	bfa8      	it	ge
 800c712:	4623      	movge	r3, r4
 800c714:	460f      	mov	r7, r1
 800c716:	bfa4      	itt	ge
 800c718:	460c      	movge	r4, r1
 800c71a:	461f      	movge	r7, r3
 800c71c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c720:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c724:	68a3      	ldr	r3, [r4, #8]
 800c726:	6861      	ldr	r1, [r4, #4]
 800c728:	eb0a 0609 	add.w	r6, sl, r9
 800c72c:	42b3      	cmp	r3, r6
 800c72e:	b085      	sub	sp, #20
 800c730:	bfb8      	it	lt
 800c732:	3101      	addlt	r1, #1
 800c734:	f7ff fedc 	bl	800c4f0 <_Balloc>
 800c738:	b930      	cbnz	r0, 800c748 <__multiply+0x44>
 800c73a:	4602      	mov	r2, r0
 800c73c:	4b44      	ldr	r3, [pc, #272]	@ (800c850 <__multiply+0x14c>)
 800c73e:	4845      	ldr	r0, [pc, #276]	@ (800c854 <__multiply+0x150>)
 800c740:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c744:	f000 fce6 	bl	800d114 <__assert_func>
 800c748:	f100 0514 	add.w	r5, r0, #20
 800c74c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c750:	462b      	mov	r3, r5
 800c752:	2200      	movs	r2, #0
 800c754:	4543      	cmp	r3, r8
 800c756:	d321      	bcc.n	800c79c <__multiply+0x98>
 800c758:	f107 0114 	add.w	r1, r7, #20
 800c75c:	f104 0214 	add.w	r2, r4, #20
 800c760:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c764:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c768:	9302      	str	r3, [sp, #8]
 800c76a:	1b13      	subs	r3, r2, r4
 800c76c:	3b15      	subs	r3, #21
 800c76e:	f023 0303 	bic.w	r3, r3, #3
 800c772:	3304      	adds	r3, #4
 800c774:	f104 0715 	add.w	r7, r4, #21
 800c778:	42ba      	cmp	r2, r7
 800c77a:	bf38      	it	cc
 800c77c:	2304      	movcc	r3, #4
 800c77e:	9301      	str	r3, [sp, #4]
 800c780:	9b02      	ldr	r3, [sp, #8]
 800c782:	9103      	str	r1, [sp, #12]
 800c784:	428b      	cmp	r3, r1
 800c786:	d80c      	bhi.n	800c7a2 <__multiply+0x9e>
 800c788:	2e00      	cmp	r6, #0
 800c78a:	dd03      	ble.n	800c794 <__multiply+0x90>
 800c78c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c790:	2b00      	cmp	r3, #0
 800c792:	d05b      	beq.n	800c84c <__multiply+0x148>
 800c794:	6106      	str	r6, [r0, #16]
 800c796:	b005      	add	sp, #20
 800c798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c79c:	f843 2b04 	str.w	r2, [r3], #4
 800c7a0:	e7d8      	b.n	800c754 <__multiply+0x50>
 800c7a2:	f8b1 a000 	ldrh.w	sl, [r1]
 800c7a6:	f1ba 0f00 	cmp.w	sl, #0
 800c7aa:	d024      	beq.n	800c7f6 <__multiply+0xf2>
 800c7ac:	f104 0e14 	add.w	lr, r4, #20
 800c7b0:	46a9      	mov	r9, r5
 800c7b2:	f04f 0c00 	mov.w	ip, #0
 800c7b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c7ba:	f8d9 3000 	ldr.w	r3, [r9]
 800c7be:	fa1f fb87 	uxth.w	fp, r7
 800c7c2:	b29b      	uxth	r3, r3
 800c7c4:	fb0a 330b 	mla	r3, sl, fp, r3
 800c7c8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c7cc:	f8d9 7000 	ldr.w	r7, [r9]
 800c7d0:	4463      	add	r3, ip
 800c7d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c7d6:	fb0a c70b 	mla	r7, sl, fp, ip
 800c7da:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c7de:	b29b      	uxth	r3, r3
 800c7e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c7e4:	4572      	cmp	r2, lr
 800c7e6:	f849 3b04 	str.w	r3, [r9], #4
 800c7ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c7ee:	d8e2      	bhi.n	800c7b6 <__multiply+0xb2>
 800c7f0:	9b01      	ldr	r3, [sp, #4]
 800c7f2:	f845 c003 	str.w	ip, [r5, r3]
 800c7f6:	9b03      	ldr	r3, [sp, #12]
 800c7f8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c7fc:	3104      	adds	r1, #4
 800c7fe:	f1b9 0f00 	cmp.w	r9, #0
 800c802:	d021      	beq.n	800c848 <__multiply+0x144>
 800c804:	682b      	ldr	r3, [r5, #0]
 800c806:	f104 0c14 	add.w	ip, r4, #20
 800c80a:	46ae      	mov	lr, r5
 800c80c:	f04f 0a00 	mov.w	sl, #0
 800c810:	f8bc b000 	ldrh.w	fp, [ip]
 800c814:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c818:	fb09 770b 	mla	r7, r9, fp, r7
 800c81c:	4457      	add	r7, sl
 800c81e:	b29b      	uxth	r3, r3
 800c820:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c824:	f84e 3b04 	str.w	r3, [lr], #4
 800c828:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c82c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c830:	f8be 3000 	ldrh.w	r3, [lr]
 800c834:	fb09 330a 	mla	r3, r9, sl, r3
 800c838:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c83c:	4562      	cmp	r2, ip
 800c83e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c842:	d8e5      	bhi.n	800c810 <__multiply+0x10c>
 800c844:	9f01      	ldr	r7, [sp, #4]
 800c846:	51eb      	str	r3, [r5, r7]
 800c848:	3504      	adds	r5, #4
 800c84a:	e799      	b.n	800c780 <__multiply+0x7c>
 800c84c:	3e01      	subs	r6, #1
 800c84e:	e79b      	b.n	800c788 <__multiply+0x84>
 800c850:	0800d751 	.word	0x0800d751
 800c854:	0800d762 	.word	0x0800d762

0800c858 <__pow5mult>:
 800c858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c85c:	4615      	mov	r5, r2
 800c85e:	f012 0203 	ands.w	r2, r2, #3
 800c862:	4607      	mov	r7, r0
 800c864:	460e      	mov	r6, r1
 800c866:	d007      	beq.n	800c878 <__pow5mult+0x20>
 800c868:	4c25      	ldr	r4, [pc, #148]	@ (800c900 <__pow5mult+0xa8>)
 800c86a:	3a01      	subs	r2, #1
 800c86c:	2300      	movs	r3, #0
 800c86e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c872:	f7ff fe9f 	bl	800c5b4 <__multadd>
 800c876:	4606      	mov	r6, r0
 800c878:	10ad      	asrs	r5, r5, #2
 800c87a:	d03d      	beq.n	800c8f8 <__pow5mult+0xa0>
 800c87c:	69fc      	ldr	r4, [r7, #28]
 800c87e:	b97c      	cbnz	r4, 800c8a0 <__pow5mult+0x48>
 800c880:	2010      	movs	r0, #16
 800c882:	f7ff fd7f 	bl	800c384 <malloc>
 800c886:	4602      	mov	r2, r0
 800c888:	61f8      	str	r0, [r7, #28]
 800c88a:	b928      	cbnz	r0, 800c898 <__pow5mult+0x40>
 800c88c:	4b1d      	ldr	r3, [pc, #116]	@ (800c904 <__pow5mult+0xac>)
 800c88e:	481e      	ldr	r0, [pc, #120]	@ (800c908 <__pow5mult+0xb0>)
 800c890:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c894:	f000 fc3e 	bl	800d114 <__assert_func>
 800c898:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c89c:	6004      	str	r4, [r0, #0]
 800c89e:	60c4      	str	r4, [r0, #12]
 800c8a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c8a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c8a8:	b94c      	cbnz	r4, 800c8be <__pow5mult+0x66>
 800c8aa:	f240 2171 	movw	r1, #625	@ 0x271
 800c8ae:	4638      	mov	r0, r7
 800c8b0:	f7ff ff12 	bl	800c6d8 <__i2b>
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c8ba:	4604      	mov	r4, r0
 800c8bc:	6003      	str	r3, [r0, #0]
 800c8be:	f04f 0900 	mov.w	r9, #0
 800c8c2:	07eb      	lsls	r3, r5, #31
 800c8c4:	d50a      	bpl.n	800c8dc <__pow5mult+0x84>
 800c8c6:	4631      	mov	r1, r6
 800c8c8:	4622      	mov	r2, r4
 800c8ca:	4638      	mov	r0, r7
 800c8cc:	f7ff ff1a 	bl	800c704 <__multiply>
 800c8d0:	4631      	mov	r1, r6
 800c8d2:	4680      	mov	r8, r0
 800c8d4:	4638      	mov	r0, r7
 800c8d6:	f7ff fe4b 	bl	800c570 <_Bfree>
 800c8da:	4646      	mov	r6, r8
 800c8dc:	106d      	asrs	r5, r5, #1
 800c8de:	d00b      	beq.n	800c8f8 <__pow5mult+0xa0>
 800c8e0:	6820      	ldr	r0, [r4, #0]
 800c8e2:	b938      	cbnz	r0, 800c8f4 <__pow5mult+0x9c>
 800c8e4:	4622      	mov	r2, r4
 800c8e6:	4621      	mov	r1, r4
 800c8e8:	4638      	mov	r0, r7
 800c8ea:	f7ff ff0b 	bl	800c704 <__multiply>
 800c8ee:	6020      	str	r0, [r4, #0]
 800c8f0:	f8c0 9000 	str.w	r9, [r0]
 800c8f4:	4604      	mov	r4, r0
 800c8f6:	e7e4      	b.n	800c8c2 <__pow5mult+0x6a>
 800c8f8:	4630      	mov	r0, r6
 800c8fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8fe:	bf00      	nop
 800c900:	0800d7bc 	.word	0x0800d7bc
 800c904:	0800d6e2 	.word	0x0800d6e2
 800c908:	0800d762 	.word	0x0800d762

0800c90c <__lshift>:
 800c90c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c910:	460c      	mov	r4, r1
 800c912:	6849      	ldr	r1, [r1, #4]
 800c914:	6923      	ldr	r3, [r4, #16]
 800c916:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c91a:	68a3      	ldr	r3, [r4, #8]
 800c91c:	4607      	mov	r7, r0
 800c91e:	4691      	mov	r9, r2
 800c920:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c924:	f108 0601 	add.w	r6, r8, #1
 800c928:	42b3      	cmp	r3, r6
 800c92a:	db0b      	blt.n	800c944 <__lshift+0x38>
 800c92c:	4638      	mov	r0, r7
 800c92e:	f7ff fddf 	bl	800c4f0 <_Balloc>
 800c932:	4605      	mov	r5, r0
 800c934:	b948      	cbnz	r0, 800c94a <__lshift+0x3e>
 800c936:	4602      	mov	r2, r0
 800c938:	4b28      	ldr	r3, [pc, #160]	@ (800c9dc <__lshift+0xd0>)
 800c93a:	4829      	ldr	r0, [pc, #164]	@ (800c9e0 <__lshift+0xd4>)
 800c93c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c940:	f000 fbe8 	bl	800d114 <__assert_func>
 800c944:	3101      	adds	r1, #1
 800c946:	005b      	lsls	r3, r3, #1
 800c948:	e7ee      	b.n	800c928 <__lshift+0x1c>
 800c94a:	2300      	movs	r3, #0
 800c94c:	f100 0114 	add.w	r1, r0, #20
 800c950:	f100 0210 	add.w	r2, r0, #16
 800c954:	4618      	mov	r0, r3
 800c956:	4553      	cmp	r3, sl
 800c958:	db33      	blt.n	800c9c2 <__lshift+0xb6>
 800c95a:	6920      	ldr	r0, [r4, #16]
 800c95c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c960:	f104 0314 	add.w	r3, r4, #20
 800c964:	f019 091f 	ands.w	r9, r9, #31
 800c968:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c96c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c970:	d02b      	beq.n	800c9ca <__lshift+0xbe>
 800c972:	f1c9 0e20 	rsb	lr, r9, #32
 800c976:	468a      	mov	sl, r1
 800c978:	2200      	movs	r2, #0
 800c97a:	6818      	ldr	r0, [r3, #0]
 800c97c:	fa00 f009 	lsl.w	r0, r0, r9
 800c980:	4310      	orrs	r0, r2
 800c982:	f84a 0b04 	str.w	r0, [sl], #4
 800c986:	f853 2b04 	ldr.w	r2, [r3], #4
 800c98a:	459c      	cmp	ip, r3
 800c98c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c990:	d8f3      	bhi.n	800c97a <__lshift+0x6e>
 800c992:	ebac 0304 	sub.w	r3, ip, r4
 800c996:	3b15      	subs	r3, #21
 800c998:	f023 0303 	bic.w	r3, r3, #3
 800c99c:	3304      	adds	r3, #4
 800c99e:	f104 0015 	add.w	r0, r4, #21
 800c9a2:	4584      	cmp	ip, r0
 800c9a4:	bf38      	it	cc
 800c9a6:	2304      	movcc	r3, #4
 800c9a8:	50ca      	str	r2, [r1, r3]
 800c9aa:	b10a      	cbz	r2, 800c9b0 <__lshift+0xa4>
 800c9ac:	f108 0602 	add.w	r6, r8, #2
 800c9b0:	3e01      	subs	r6, #1
 800c9b2:	4638      	mov	r0, r7
 800c9b4:	612e      	str	r6, [r5, #16]
 800c9b6:	4621      	mov	r1, r4
 800c9b8:	f7ff fdda 	bl	800c570 <_Bfree>
 800c9bc:	4628      	mov	r0, r5
 800c9be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9c2:	f842 0f04 	str.w	r0, [r2, #4]!
 800c9c6:	3301      	adds	r3, #1
 800c9c8:	e7c5      	b.n	800c956 <__lshift+0x4a>
 800c9ca:	3904      	subs	r1, #4
 800c9cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9d0:	f841 2f04 	str.w	r2, [r1, #4]!
 800c9d4:	459c      	cmp	ip, r3
 800c9d6:	d8f9      	bhi.n	800c9cc <__lshift+0xc0>
 800c9d8:	e7ea      	b.n	800c9b0 <__lshift+0xa4>
 800c9da:	bf00      	nop
 800c9dc:	0800d751 	.word	0x0800d751
 800c9e0:	0800d762 	.word	0x0800d762

0800c9e4 <__mcmp>:
 800c9e4:	690a      	ldr	r2, [r1, #16]
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	6900      	ldr	r0, [r0, #16]
 800c9ea:	1a80      	subs	r0, r0, r2
 800c9ec:	b530      	push	{r4, r5, lr}
 800c9ee:	d10e      	bne.n	800ca0e <__mcmp+0x2a>
 800c9f0:	3314      	adds	r3, #20
 800c9f2:	3114      	adds	r1, #20
 800c9f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c9f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c9fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ca00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ca04:	4295      	cmp	r5, r2
 800ca06:	d003      	beq.n	800ca10 <__mcmp+0x2c>
 800ca08:	d205      	bcs.n	800ca16 <__mcmp+0x32>
 800ca0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ca0e:	bd30      	pop	{r4, r5, pc}
 800ca10:	42a3      	cmp	r3, r4
 800ca12:	d3f3      	bcc.n	800c9fc <__mcmp+0x18>
 800ca14:	e7fb      	b.n	800ca0e <__mcmp+0x2a>
 800ca16:	2001      	movs	r0, #1
 800ca18:	e7f9      	b.n	800ca0e <__mcmp+0x2a>
	...

0800ca1c <__mdiff>:
 800ca1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca20:	4689      	mov	r9, r1
 800ca22:	4606      	mov	r6, r0
 800ca24:	4611      	mov	r1, r2
 800ca26:	4648      	mov	r0, r9
 800ca28:	4614      	mov	r4, r2
 800ca2a:	f7ff ffdb 	bl	800c9e4 <__mcmp>
 800ca2e:	1e05      	subs	r5, r0, #0
 800ca30:	d112      	bne.n	800ca58 <__mdiff+0x3c>
 800ca32:	4629      	mov	r1, r5
 800ca34:	4630      	mov	r0, r6
 800ca36:	f7ff fd5b 	bl	800c4f0 <_Balloc>
 800ca3a:	4602      	mov	r2, r0
 800ca3c:	b928      	cbnz	r0, 800ca4a <__mdiff+0x2e>
 800ca3e:	4b3f      	ldr	r3, [pc, #252]	@ (800cb3c <__mdiff+0x120>)
 800ca40:	f240 2137 	movw	r1, #567	@ 0x237
 800ca44:	483e      	ldr	r0, [pc, #248]	@ (800cb40 <__mdiff+0x124>)
 800ca46:	f000 fb65 	bl	800d114 <__assert_func>
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ca50:	4610      	mov	r0, r2
 800ca52:	b003      	add	sp, #12
 800ca54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca58:	bfbc      	itt	lt
 800ca5a:	464b      	movlt	r3, r9
 800ca5c:	46a1      	movlt	r9, r4
 800ca5e:	4630      	mov	r0, r6
 800ca60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ca64:	bfba      	itte	lt
 800ca66:	461c      	movlt	r4, r3
 800ca68:	2501      	movlt	r5, #1
 800ca6a:	2500      	movge	r5, #0
 800ca6c:	f7ff fd40 	bl	800c4f0 <_Balloc>
 800ca70:	4602      	mov	r2, r0
 800ca72:	b918      	cbnz	r0, 800ca7c <__mdiff+0x60>
 800ca74:	4b31      	ldr	r3, [pc, #196]	@ (800cb3c <__mdiff+0x120>)
 800ca76:	f240 2145 	movw	r1, #581	@ 0x245
 800ca7a:	e7e3      	b.n	800ca44 <__mdiff+0x28>
 800ca7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ca80:	6926      	ldr	r6, [r4, #16]
 800ca82:	60c5      	str	r5, [r0, #12]
 800ca84:	f109 0310 	add.w	r3, r9, #16
 800ca88:	f109 0514 	add.w	r5, r9, #20
 800ca8c:	f104 0e14 	add.w	lr, r4, #20
 800ca90:	f100 0b14 	add.w	fp, r0, #20
 800ca94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ca98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ca9c:	9301      	str	r3, [sp, #4]
 800ca9e:	46d9      	mov	r9, fp
 800caa0:	f04f 0c00 	mov.w	ip, #0
 800caa4:	9b01      	ldr	r3, [sp, #4]
 800caa6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800caaa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800caae:	9301      	str	r3, [sp, #4]
 800cab0:	fa1f f38a 	uxth.w	r3, sl
 800cab4:	4619      	mov	r1, r3
 800cab6:	b283      	uxth	r3, r0
 800cab8:	1acb      	subs	r3, r1, r3
 800caba:	0c00      	lsrs	r0, r0, #16
 800cabc:	4463      	add	r3, ip
 800cabe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cac2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cac6:	b29b      	uxth	r3, r3
 800cac8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cacc:	4576      	cmp	r6, lr
 800cace:	f849 3b04 	str.w	r3, [r9], #4
 800cad2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cad6:	d8e5      	bhi.n	800caa4 <__mdiff+0x88>
 800cad8:	1b33      	subs	r3, r6, r4
 800cada:	3b15      	subs	r3, #21
 800cadc:	f023 0303 	bic.w	r3, r3, #3
 800cae0:	3415      	adds	r4, #21
 800cae2:	3304      	adds	r3, #4
 800cae4:	42a6      	cmp	r6, r4
 800cae6:	bf38      	it	cc
 800cae8:	2304      	movcc	r3, #4
 800caea:	441d      	add	r5, r3
 800caec:	445b      	add	r3, fp
 800caee:	461e      	mov	r6, r3
 800caf0:	462c      	mov	r4, r5
 800caf2:	4544      	cmp	r4, r8
 800caf4:	d30e      	bcc.n	800cb14 <__mdiff+0xf8>
 800caf6:	f108 0103 	add.w	r1, r8, #3
 800cafa:	1b49      	subs	r1, r1, r5
 800cafc:	f021 0103 	bic.w	r1, r1, #3
 800cb00:	3d03      	subs	r5, #3
 800cb02:	45a8      	cmp	r8, r5
 800cb04:	bf38      	it	cc
 800cb06:	2100      	movcc	r1, #0
 800cb08:	440b      	add	r3, r1
 800cb0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cb0e:	b191      	cbz	r1, 800cb36 <__mdiff+0x11a>
 800cb10:	6117      	str	r7, [r2, #16]
 800cb12:	e79d      	b.n	800ca50 <__mdiff+0x34>
 800cb14:	f854 1b04 	ldr.w	r1, [r4], #4
 800cb18:	46e6      	mov	lr, ip
 800cb1a:	0c08      	lsrs	r0, r1, #16
 800cb1c:	fa1c fc81 	uxtah	ip, ip, r1
 800cb20:	4471      	add	r1, lr
 800cb22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cb26:	b289      	uxth	r1, r1
 800cb28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cb2c:	f846 1b04 	str.w	r1, [r6], #4
 800cb30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cb34:	e7dd      	b.n	800caf2 <__mdiff+0xd6>
 800cb36:	3f01      	subs	r7, #1
 800cb38:	e7e7      	b.n	800cb0a <__mdiff+0xee>
 800cb3a:	bf00      	nop
 800cb3c:	0800d751 	.word	0x0800d751
 800cb40:	0800d762 	.word	0x0800d762

0800cb44 <__d2b>:
 800cb44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cb48:	460f      	mov	r7, r1
 800cb4a:	2101      	movs	r1, #1
 800cb4c:	ec59 8b10 	vmov	r8, r9, d0
 800cb50:	4616      	mov	r6, r2
 800cb52:	f7ff fccd 	bl	800c4f0 <_Balloc>
 800cb56:	4604      	mov	r4, r0
 800cb58:	b930      	cbnz	r0, 800cb68 <__d2b+0x24>
 800cb5a:	4602      	mov	r2, r0
 800cb5c:	4b23      	ldr	r3, [pc, #140]	@ (800cbec <__d2b+0xa8>)
 800cb5e:	4824      	ldr	r0, [pc, #144]	@ (800cbf0 <__d2b+0xac>)
 800cb60:	f240 310f 	movw	r1, #783	@ 0x30f
 800cb64:	f000 fad6 	bl	800d114 <__assert_func>
 800cb68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cb6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cb70:	b10d      	cbz	r5, 800cb76 <__d2b+0x32>
 800cb72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cb76:	9301      	str	r3, [sp, #4]
 800cb78:	f1b8 0300 	subs.w	r3, r8, #0
 800cb7c:	d023      	beq.n	800cbc6 <__d2b+0x82>
 800cb7e:	4668      	mov	r0, sp
 800cb80:	9300      	str	r3, [sp, #0]
 800cb82:	f7ff fd7c 	bl	800c67e <__lo0bits>
 800cb86:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cb8a:	b1d0      	cbz	r0, 800cbc2 <__d2b+0x7e>
 800cb8c:	f1c0 0320 	rsb	r3, r0, #32
 800cb90:	fa02 f303 	lsl.w	r3, r2, r3
 800cb94:	430b      	orrs	r3, r1
 800cb96:	40c2      	lsrs	r2, r0
 800cb98:	6163      	str	r3, [r4, #20]
 800cb9a:	9201      	str	r2, [sp, #4]
 800cb9c:	9b01      	ldr	r3, [sp, #4]
 800cb9e:	61a3      	str	r3, [r4, #24]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	bf0c      	ite	eq
 800cba4:	2201      	moveq	r2, #1
 800cba6:	2202      	movne	r2, #2
 800cba8:	6122      	str	r2, [r4, #16]
 800cbaa:	b1a5      	cbz	r5, 800cbd6 <__d2b+0x92>
 800cbac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cbb0:	4405      	add	r5, r0
 800cbb2:	603d      	str	r5, [r7, #0]
 800cbb4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cbb8:	6030      	str	r0, [r6, #0]
 800cbba:	4620      	mov	r0, r4
 800cbbc:	b003      	add	sp, #12
 800cbbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cbc2:	6161      	str	r1, [r4, #20]
 800cbc4:	e7ea      	b.n	800cb9c <__d2b+0x58>
 800cbc6:	a801      	add	r0, sp, #4
 800cbc8:	f7ff fd59 	bl	800c67e <__lo0bits>
 800cbcc:	9b01      	ldr	r3, [sp, #4]
 800cbce:	6163      	str	r3, [r4, #20]
 800cbd0:	3020      	adds	r0, #32
 800cbd2:	2201      	movs	r2, #1
 800cbd4:	e7e8      	b.n	800cba8 <__d2b+0x64>
 800cbd6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cbda:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cbde:	6038      	str	r0, [r7, #0]
 800cbe0:	6918      	ldr	r0, [r3, #16]
 800cbe2:	f7ff fd2d 	bl	800c640 <__hi0bits>
 800cbe6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cbea:	e7e5      	b.n	800cbb8 <__d2b+0x74>
 800cbec:	0800d751 	.word	0x0800d751
 800cbf0:	0800d762 	.word	0x0800d762

0800cbf4 <__sfputc_r>:
 800cbf4:	6893      	ldr	r3, [r2, #8]
 800cbf6:	3b01      	subs	r3, #1
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	b410      	push	{r4}
 800cbfc:	6093      	str	r3, [r2, #8]
 800cbfe:	da08      	bge.n	800cc12 <__sfputc_r+0x1e>
 800cc00:	6994      	ldr	r4, [r2, #24]
 800cc02:	42a3      	cmp	r3, r4
 800cc04:	db01      	blt.n	800cc0a <__sfputc_r+0x16>
 800cc06:	290a      	cmp	r1, #10
 800cc08:	d103      	bne.n	800cc12 <__sfputc_r+0x1e>
 800cc0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc0e:	f7fe bc0c 	b.w	800b42a <__swbuf_r>
 800cc12:	6813      	ldr	r3, [r2, #0]
 800cc14:	1c58      	adds	r0, r3, #1
 800cc16:	6010      	str	r0, [r2, #0]
 800cc18:	7019      	strb	r1, [r3, #0]
 800cc1a:	4608      	mov	r0, r1
 800cc1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc20:	4770      	bx	lr

0800cc22 <__sfputs_r>:
 800cc22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc24:	4606      	mov	r6, r0
 800cc26:	460f      	mov	r7, r1
 800cc28:	4614      	mov	r4, r2
 800cc2a:	18d5      	adds	r5, r2, r3
 800cc2c:	42ac      	cmp	r4, r5
 800cc2e:	d101      	bne.n	800cc34 <__sfputs_r+0x12>
 800cc30:	2000      	movs	r0, #0
 800cc32:	e007      	b.n	800cc44 <__sfputs_r+0x22>
 800cc34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc38:	463a      	mov	r2, r7
 800cc3a:	4630      	mov	r0, r6
 800cc3c:	f7ff ffda 	bl	800cbf4 <__sfputc_r>
 800cc40:	1c43      	adds	r3, r0, #1
 800cc42:	d1f3      	bne.n	800cc2c <__sfputs_r+0xa>
 800cc44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cc48 <_vfiprintf_r>:
 800cc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc4c:	460d      	mov	r5, r1
 800cc4e:	b09d      	sub	sp, #116	@ 0x74
 800cc50:	4614      	mov	r4, r2
 800cc52:	4698      	mov	r8, r3
 800cc54:	4606      	mov	r6, r0
 800cc56:	b118      	cbz	r0, 800cc60 <_vfiprintf_r+0x18>
 800cc58:	6a03      	ldr	r3, [r0, #32]
 800cc5a:	b90b      	cbnz	r3, 800cc60 <_vfiprintf_r+0x18>
 800cc5c:	f7fe fa48 	bl	800b0f0 <__sinit>
 800cc60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc62:	07d9      	lsls	r1, r3, #31
 800cc64:	d405      	bmi.n	800cc72 <_vfiprintf_r+0x2a>
 800cc66:	89ab      	ldrh	r3, [r5, #12]
 800cc68:	059a      	lsls	r2, r3, #22
 800cc6a:	d402      	bmi.n	800cc72 <_vfiprintf_r+0x2a>
 800cc6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc6e:	f7fe fcee 	bl	800b64e <__retarget_lock_acquire_recursive>
 800cc72:	89ab      	ldrh	r3, [r5, #12]
 800cc74:	071b      	lsls	r3, r3, #28
 800cc76:	d501      	bpl.n	800cc7c <_vfiprintf_r+0x34>
 800cc78:	692b      	ldr	r3, [r5, #16]
 800cc7a:	b99b      	cbnz	r3, 800cca4 <_vfiprintf_r+0x5c>
 800cc7c:	4629      	mov	r1, r5
 800cc7e:	4630      	mov	r0, r6
 800cc80:	f7fe fc12 	bl	800b4a8 <__swsetup_r>
 800cc84:	b170      	cbz	r0, 800cca4 <_vfiprintf_r+0x5c>
 800cc86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc88:	07dc      	lsls	r4, r3, #31
 800cc8a:	d504      	bpl.n	800cc96 <_vfiprintf_r+0x4e>
 800cc8c:	f04f 30ff 	mov.w	r0, #4294967295
 800cc90:	b01d      	add	sp, #116	@ 0x74
 800cc92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc96:	89ab      	ldrh	r3, [r5, #12]
 800cc98:	0598      	lsls	r0, r3, #22
 800cc9a:	d4f7      	bmi.n	800cc8c <_vfiprintf_r+0x44>
 800cc9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc9e:	f7fe fcd7 	bl	800b650 <__retarget_lock_release_recursive>
 800cca2:	e7f3      	b.n	800cc8c <_vfiprintf_r+0x44>
 800cca4:	2300      	movs	r3, #0
 800cca6:	9309      	str	r3, [sp, #36]	@ 0x24
 800cca8:	2320      	movs	r3, #32
 800ccaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ccae:	f8cd 800c 	str.w	r8, [sp, #12]
 800ccb2:	2330      	movs	r3, #48	@ 0x30
 800ccb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ce64 <_vfiprintf_r+0x21c>
 800ccb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ccbc:	f04f 0901 	mov.w	r9, #1
 800ccc0:	4623      	mov	r3, r4
 800ccc2:	469a      	mov	sl, r3
 800ccc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccc8:	b10a      	cbz	r2, 800ccce <_vfiprintf_r+0x86>
 800ccca:	2a25      	cmp	r2, #37	@ 0x25
 800cccc:	d1f9      	bne.n	800ccc2 <_vfiprintf_r+0x7a>
 800ccce:	ebba 0b04 	subs.w	fp, sl, r4
 800ccd2:	d00b      	beq.n	800ccec <_vfiprintf_r+0xa4>
 800ccd4:	465b      	mov	r3, fp
 800ccd6:	4622      	mov	r2, r4
 800ccd8:	4629      	mov	r1, r5
 800ccda:	4630      	mov	r0, r6
 800ccdc:	f7ff ffa1 	bl	800cc22 <__sfputs_r>
 800cce0:	3001      	adds	r0, #1
 800cce2:	f000 80a7 	beq.w	800ce34 <_vfiprintf_r+0x1ec>
 800cce6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cce8:	445a      	add	r2, fp
 800ccea:	9209      	str	r2, [sp, #36]	@ 0x24
 800ccec:	f89a 3000 	ldrb.w	r3, [sl]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	f000 809f 	beq.w	800ce34 <_vfiprintf_r+0x1ec>
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	f04f 32ff 	mov.w	r2, #4294967295
 800ccfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd00:	f10a 0a01 	add.w	sl, sl, #1
 800cd04:	9304      	str	r3, [sp, #16]
 800cd06:	9307      	str	r3, [sp, #28]
 800cd08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd0c:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd0e:	4654      	mov	r4, sl
 800cd10:	2205      	movs	r2, #5
 800cd12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd16:	4853      	ldr	r0, [pc, #332]	@ (800ce64 <_vfiprintf_r+0x21c>)
 800cd18:	f7f3 fb0a 	bl	8000330 <memchr>
 800cd1c:	9a04      	ldr	r2, [sp, #16]
 800cd1e:	b9d8      	cbnz	r0, 800cd58 <_vfiprintf_r+0x110>
 800cd20:	06d1      	lsls	r1, r2, #27
 800cd22:	bf44      	itt	mi
 800cd24:	2320      	movmi	r3, #32
 800cd26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd2a:	0713      	lsls	r3, r2, #28
 800cd2c:	bf44      	itt	mi
 800cd2e:	232b      	movmi	r3, #43	@ 0x2b
 800cd30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd34:	f89a 3000 	ldrb.w	r3, [sl]
 800cd38:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd3a:	d015      	beq.n	800cd68 <_vfiprintf_r+0x120>
 800cd3c:	9a07      	ldr	r2, [sp, #28]
 800cd3e:	4654      	mov	r4, sl
 800cd40:	2000      	movs	r0, #0
 800cd42:	f04f 0c0a 	mov.w	ip, #10
 800cd46:	4621      	mov	r1, r4
 800cd48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd4c:	3b30      	subs	r3, #48	@ 0x30
 800cd4e:	2b09      	cmp	r3, #9
 800cd50:	d94b      	bls.n	800cdea <_vfiprintf_r+0x1a2>
 800cd52:	b1b0      	cbz	r0, 800cd82 <_vfiprintf_r+0x13a>
 800cd54:	9207      	str	r2, [sp, #28]
 800cd56:	e014      	b.n	800cd82 <_vfiprintf_r+0x13a>
 800cd58:	eba0 0308 	sub.w	r3, r0, r8
 800cd5c:	fa09 f303 	lsl.w	r3, r9, r3
 800cd60:	4313      	orrs	r3, r2
 800cd62:	9304      	str	r3, [sp, #16]
 800cd64:	46a2      	mov	sl, r4
 800cd66:	e7d2      	b.n	800cd0e <_vfiprintf_r+0xc6>
 800cd68:	9b03      	ldr	r3, [sp, #12]
 800cd6a:	1d19      	adds	r1, r3, #4
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	9103      	str	r1, [sp, #12]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	bfbb      	ittet	lt
 800cd74:	425b      	neglt	r3, r3
 800cd76:	f042 0202 	orrlt.w	r2, r2, #2
 800cd7a:	9307      	strge	r3, [sp, #28]
 800cd7c:	9307      	strlt	r3, [sp, #28]
 800cd7e:	bfb8      	it	lt
 800cd80:	9204      	strlt	r2, [sp, #16]
 800cd82:	7823      	ldrb	r3, [r4, #0]
 800cd84:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd86:	d10a      	bne.n	800cd9e <_vfiprintf_r+0x156>
 800cd88:	7863      	ldrb	r3, [r4, #1]
 800cd8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd8c:	d132      	bne.n	800cdf4 <_vfiprintf_r+0x1ac>
 800cd8e:	9b03      	ldr	r3, [sp, #12]
 800cd90:	1d1a      	adds	r2, r3, #4
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	9203      	str	r2, [sp, #12]
 800cd96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cd9a:	3402      	adds	r4, #2
 800cd9c:	9305      	str	r3, [sp, #20]
 800cd9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ce74 <_vfiprintf_r+0x22c>
 800cda2:	7821      	ldrb	r1, [r4, #0]
 800cda4:	2203      	movs	r2, #3
 800cda6:	4650      	mov	r0, sl
 800cda8:	f7f3 fac2 	bl	8000330 <memchr>
 800cdac:	b138      	cbz	r0, 800cdbe <_vfiprintf_r+0x176>
 800cdae:	9b04      	ldr	r3, [sp, #16]
 800cdb0:	eba0 000a 	sub.w	r0, r0, sl
 800cdb4:	2240      	movs	r2, #64	@ 0x40
 800cdb6:	4082      	lsls	r2, r0
 800cdb8:	4313      	orrs	r3, r2
 800cdba:	3401      	adds	r4, #1
 800cdbc:	9304      	str	r3, [sp, #16]
 800cdbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdc2:	4829      	ldr	r0, [pc, #164]	@ (800ce68 <_vfiprintf_r+0x220>)
 800cdc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cdc8:	2206      	movs	r2, #6
 800cdca:	f7f3 fab1 	bl	8000330 <memchr>
 800cdce:	2800      	cmp	r0, #0
 800cdd0:	d03f      	beq.n	800ce52 <_vfiprintf_r+0x20a>
 800cdd2:	4b26      	ldr	r3, [pc, #152]	@ (800ce6c <_vfiprintf_r+0x224>)
 800cdd4:	bb1b      	cbnz	r3, 800ce1e <_vfiprintf_r+0x1d6>
 800cdd6:	9b03      	ldr	r3, [sp, #12]
 800cdd8:	3307      	adds	r3, #7
 800cdda:	f023 0307 	bic.w	r3, r3, #7
 800cdde:	3308      	adds	r3, #8
 800cde0:	9303      	str	r3, [sp, #12]
 800cde2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cde4:	443b      	add	r3, r7
 800cde6:	9309      	str	r3, [sp, #36]	@ 0x24
 800cde8:	e76a      	b.n	800ccc0 <_vfiprintf_r+0x78>
 800cdea:	fb0c 3202 	mla	r2, ip, r2, r3
 800cdee:	460c      	mov	r4, r1
 800cdf0:	2001      	movs	r0, #1
 800cdf2:	e7a8      	b.n	800cd46 <_vfiprintf_r+0xfe>
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	3401      	adds	r4, #1
 800cdf8:	9305      	str	r3, [sp, #20]
 800cdfa:	4619      	mov	r1, r3
 800cdfc:	f04f 0c0a 	mov.w	ip, #10
 800ce00:	4620      	mov	r0, r4
 800ce02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce06:	3a30      	subs	r2, #48	@ 0x30
 800ce08:	2a09      	cmp	r2, #9
 800ce0a:	d903      	bls.n	800ce14 <_vfiprintf_r+0x1cc>
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d0c6      	beq.n	800cd9e <_vfiprintf_r+0x156>
 800ce10:	9105      	str	r1, [sp, #20]
 800ce12:	e7c4      	b.n	800cd9e <_vfiprintf_r+0x156>
 800ce14:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce18:	4604      	mov	r4, r0
 800ce1a:	2301      	movs	r3, #1
 800ce1c:	e7f0      	b.n	800ce00 <_vfiprintf_r+0x1b8>
 800ce1e:	ab03      	add	r3, sp, #12
 800ce20:	9300      	str	r3, [sp, #0]
 800ce22:	462a      	mov	r2, r5
 800ce24:	4b12      	ldr	r3, [pc, #72]	@ (800ce70 <_vfiprintf_r+0x228>)
 800ce26:	a904      	add	r1, sp, #16
 800ce28:	4630      	mov	r0, r6
 800ce2a:	f7fd fd1d 	bl	800a868 <_printf_float>
 800ce2e:	4607      	mov	r7, r0
 800ce30:	1c78      	adds	r0, r7, #1
 800ce32:	d1d6      	bne.n	800cde2 <_vfiprintf_r+0x19a>
 800ce34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce36:	07d9      	lsls	r1, r3, #31
 800ce38:	d405      	bmi.n	800ce46 <_vfiprintf_r+0x1fe>
 800ce3a:	89ab      	ldrh	r3, [r5, #12]
 800ce3c:	059a      	lsls	r2, r3, #22
 800ce3e:	d402      	bmi.n	800ce46 <_vfiprintf_r+0x1fe>
 800ce40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce42:	f7fe fc05 	bl	800b650 <__retarget_lock_release_recursive>
 800ce46:	89ab      	ldrh	r3, [r5, #12]
 800ce48:	065b      	lsls	r3, r3, #25
 800ce4a:	f53f af1f 	bmi.w	800cc8c <_vfiprintf_r+0x44>
 800ce4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce50:	e71e      	b.n	800cc90 <_vfiprintf_r+0x48>
 800ce52:	ab03      	add	r3, sp, #12
 800ce54:	9300      	str	r3, [sp, #0]
 800ce56:	462a      	mov	r2, r5
 800ce58:	4b05      	ldr	r3, [pc, #20]	@ (800ce70 <_vfiprintf_r+0x228>)
 800ce5a:	a904      	add	r1, sp, #16
 800ce5c:	4630      	mov	r0, r6
 800ce5e:	f7fd ff9b 	bl	800ad98 <_printf_i>
 800ce62:	e7e4      	b.n	800ce2e <_vfiprintf_r+0x1e6>
 800ce64:	0800d8b8 	.word	0x0800d8b8
 800ce68:	0800d8c2 	.word	0x0800d8c2
 800ce6c:	0800a869 	.word	0x0800a869
 800ce70:	0800cc23 	.word	0x0800cc23
 800ce74:	0800d8be 	.word	0x0800d8be

0800ce78 <__sflush_r>:
 800ce78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce80:	0716      	lsls	r6, r2, #28
 800ce82:	4605      	mov	r5, r0
 800ce84:	460c      	mov	r4, r1
 800ce86:	d454      	bmi.n	800cf32 <__sflush_r+0xba>
 800ce88:	684b      	ldr	r3, [r1, #4]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	dc02      	bgt.n	800ce94 <__sflush_r+0x1c>
 800ce8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	dd48      	ble.n	800cf26 <__sflush_r+0xae>
 800ce94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce96:	2e00      	cmp	r6, #0
 800ce98:	d045      	beq.n	800cf26 <__sflush_r+0xae>
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cea0:	682f      	ldr	r7, [r5, #0]
 800cea2:	6a21      	ldr	r1, [r4, #32]
 800cea4:	602b      	str	r3, [r5, #0]
 800cea6:	d030      	beq.n	800cf0a <__sflush_r+0x92>
 800cea8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ceaa:	89a3      	ldrh	r3, [r4, #12]
 800ceac:	0759      	lsls	r1, r3, #29
 800ceae:	d505      	bpl.n	800cebc <__sflush_r+0x44>
 800ceb0:	6863      	ldr	r3, [r4, #4]
 800ceb2:	1ad2      	subs	r2, r2, r3
 800ceb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ceb6:	b10b      	cbz	r3, 800cebc <__sflush_r+0x44>
 800ceb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ceba:	1ad2      	subs	r2, r2, r3
 800cebc:	2300      	movs	r3, #0
 800cebe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cec0:	6a21      	ldr	r1, [r4, #32]
 800cec2:	4628      	mov	r0, r5
 800cec4:	47b0      	blx	r6
 800cec6:	1c43      	adds	r3, r0, #1
 800cec8:	89a3      	ldrh	r3, [r4, #12]
 800ceca:	d106      	bne.n	800ceda <__sflush_r+0x62>
 800cecc:	6829      	ldr	r1, [r5, #0]
 800cece:	291d      	cmp	r1, #29
 800ced0:	d82b      	bhi.n	800cf2a <__sflush_r+0xb2>
 800ced2:	4a2a      	ldr	r2, [pc, #168]	@ (800cf7c <__sflush_r+0x104>)
 800ced4:	410a      	asrs	r2, r1
 800ced6:	07d6      	lsls	r6, r2, #31
 800ced8:	d427      	bmi.n	800cf2a <__sflush_r+0xb2>
 800ceda:	2200      	movs	r2, #0
 800cedc:	6062      	str	r2, [r4, #4]
 800cede:	04d9      	lsls	r1, r3, #19
 800cee0:	6922      	ldr	r2, [r4, #16]
 800cee2:	6022      	str	r2, [r4, #0]
 800cee4:	d504      	bpl.n	800cef0 <__sflush_r+0x78>
 800cee6:	1c42      	adds	r2, r0, #1
 800cee8:	d101      	bne.n	800ceee <__sflush_r+0x76>
 800ceea:	682b      	ldr	r3, [r5, #0]
 800ceec:	b903      	cbnz	r3, 800cef0 <__sflush_r+0x78>
 800ceee:	6560      	str	r0, [r4, #84]	@ 0x54
 800cef0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cef2:	602f      	str	r7, [r5, #0]
 800cef4:	b1b9      	cbz	r1, 800cf26 <__sflush_r+0xae>
 800cef6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cefa:	4299      	cmp	r1, r3
 800cefc:	d002      	beq.n	800cf04 <__sflush_r+0x8c>
 800cefe:	4628      	mov	r0, r5
 800cf00:	f7ff f9f6 	bl	800c2f0 <_free_r>
 800cf04:	2300      	movs	r3, #0
 800cf06:	6363      	str	r3, [r4, #52]	@ 0x34
 800cf08:	e00d      	b.n	800cf26 <__sflush_r+0xae>
 800cf0a:	2301      	movs	r3, #1
 800cf0c:	4628      	mov	r0, r5
 800cf0e:	47b0      	blx	r6
 800cf10:	4602      	mov	r2, r0
 800cf12:	1c50      	adds	r0, r2, #1
 800cf14:	d1c9      	bne.n	800ceaa <__sflush_r+0x32>
 800cf16:	682b      	ldr	r3, [r5, #0]
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d0c6      	beq.n	800ceaa <__sflush_r+0x32>
 800cf1c:	2b1d      	cmp	r3, #29
 800cf1e:	d001      	beq.n	800cf24 <__sflush_r+0xac>
 800cf20:	2b16      	cmp	r3, #22
 800cf22:	d11e      	bne.n	800cf62 <__sflush_r+0xea>
 800cf24:	602f      	str	r7, [r5, #0]
 800cf26:	2000      	movs	r0, #0
 800cf28:	e022      	b.n	800cf70 <__sflush_r+0xf8>
 800cf2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf2e:	b21b      	sxth	r3, r3
 800cf30:	e01b      	b.n	800cf6a <__sflush_r+0xf2>
 800cf32:	690f      	ldr	r7, [r1, #16]
 800cf34:	2f00      	cmp	r7, #0
 800cf36:	d0f6      	beq.n	800cf26 <__sflush_r+0xae>
 800cf38:	0793      	lsls	r3, r2, #30
 800cf3a:	680e      	ldr	r6, [r1, #0]
 800cf3c:	bf08      	it	eq
 800cf3e:	694b      	ldreq	r3, [r1, #20]
 800cf40:	600f      	str	r7, [r1, #0]
 800cf42:	bf18      	it	ne
 800cf44:	2300      	movne	r3, #0
 800cf46:	eba6 0807 	sub.w	r8, r6, r7
 800cf4a:	608b      	str	r3, [r1, #8]
 800cf4c:	f1b8 0f00 	cmp.w	r8, #0
 800cf50:	dde9      	ble.n	800cf26 <__sflush_r+0xae>
 800cf52:	6a21      	ldr	r1, [r4, #32]
 800cf54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cf56:	4643      	mov	r3, r8
 800cf58:	463a      	mov	r2, r7
 800cf5a:	4628      	mov	r0, r5
 800cf5c:	47b0      	blx	r6
 800cf5e:	2800      	cmp	r0, #0
 800cf60:	dc08      	bgt.n	800cf74 <__sflush_r+0xfc>
 800cf62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf6a:	81a3      	strh	r3, [r4, #12]
 800cf6c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf74:	4407      	add	r7, r0
 800cf76:	eba8 0800 	sub.w	r8, r8, r0
 800cf7a:	e7e7      	b.n	800cf4c <__sflush_r+0xd4>
 800cf7c:	dfbffffe 	.word	0xdfbffffe

0800cf80 <_fflush_r>:
 800cf80:	b538      	push	{r3, r4, r5, lr}
 800cf82:	690b      	ldr	r3, [r1, #16]
 800cf84:	4605      	mov	r5, r0
 800cf86:	460c      	mov	r4, r1
 800cf88:	b913      	cbnz	r3, 800cf90 <_fflush_r+0x10>
 800cf8a:	2500      	movs	r5, #0
 800cf8c:	4628      	mov	r0, r5
 800cf8e:	bd38      	pop	{r3, r4, r5, pc}
 800cf90:	b118      	cbz	r0, 800cf9a <_fflush_r+0x1a>
 800cf92:	6a03      	ldr	r3, [r0, #32]
 800cf94:	b90b      	cbnz	r3, 800cf9a <_fflush_r+0x1a>
 800cf96:	f7fe f8ab 	bl	800b0f0 <__sinit>
 800cf9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d0f3      	beq.n	800cf8a <_fflush_r+0xa>
 800cfa2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cfa4:	07d0      	lsls	r0, r2, #31
 800cfa6:	d404      	bmi.n	800cfb2 <_fflush_r+0x32>
 800cfa8:	0599      	lsls	r1, r3, #22
 800cfaa:	d402      	bmi.n	800cfb2 <_fflush_r+0x32>
 800cfac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cfae:	f7fe fb4e 	bl	800b64e <__retarget_lock_acquire_recursive>
 800cfb2:	4628      	mov	r0, r5
 800cfb4:	4621      	mov	r1, r4
 800cfb6:	f7ff ff5f 	bl	800ce78 <__sflush_r>
 800cfba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cfbc:	07da      	lsls	r2, r3, #31
 800cfbe:	4605      	mov	r5, r0
 800cfc0:	d4e4      	bmi.n	800cf8c <_fflush_r+0xc>
 800cfc2:	89a3      	ldrh	r3, [r4, #12]
 800cfc4:	059b      	lsls	r3, r3, #22
 800cfc6:	d4e1      	bmi.n	800cf8c <_fflush_r+0xc>
 800cfc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cfca:	f7fe fb41 	bl	800b650 <__retarget_lock_release_recursive>
 800cfce:	e7dd      	b.n	800cf8c <_fflush_r+0xc>

0800cfd0 <__swhatbuf_r>:
 800cfd0:	b570      	push	{r4, r5, r6, lr}
 800cfd2:	460c      	mov	r4, r1
 800cfd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfd8:	2900      	cmp	r1, #0
 800cfda:	b096      	sub	sp, #88	@ 0x58
 800cfdc:	4615      	mov	r5, r2
 800cfde:	461e      	mov	r6, r3
 800cfe0:	da0d      	bge.n	800cffe <__swhatbuf_r+0x2e>
 800cfe2:	89a3      	ldrh	r3, [r4, #12]
 800cfe4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cfe8:	f04f 0100 	mov.w	r1, #0
 800cfec:	bf14      	ite	ne
 800cfee:	2340      	movne	r3, #64	@ 0x40
 800cff0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cff4:	2000      	movs	r0, #0
 800cff6:	6031      	str	r1, [r6, #0]
 800cff8:	602b      	str	r3, [r5, #0]
 800cffa:	b016      	add	sp, #88	@ 0x58
 800cffc:	bd70      	pop	{r4, r5, r6, pc}
 800cffe:	466a      	mov	r2, sp
 800d000:	f000 f848 	bl	800d094 <_fstat_r>
 800d004:	2800      	cmp	r0, #0
 800d006:	dbec      	blt.n	800cfe2 <__swhatbuf_r+0x12>
 800d008:	9901      	ldr	r1, [sp, #4]
 800d00a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d00e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d012:	4259      	negs	r1, r3
 800d014:	4159      	adcs	r1, r3
 800d016:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d01a:	e7eb      	b.n	800cff4 <__swhatbuf_r+0x24>

0800d01c <__smakebuf_r>:
 800d01c:	898b      	ldrh	r3, [r1, #12]
 800d01e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d020:	079d      	lsls	r5, r3, #30
 800d022:	4606      	mov	r6, r0
 800d024:	460c      	mov	r4, r1
 800d026:	d507      	bpl.n	800d038 <__smakebuf_r+0x1c>
 800d028:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d02c:	6023      	str	r3, [r4, #0]
 800d02e:	6123      	str	r3, [r4, #16]
 800d030:	2301      	movs	r3, #1
 800d032:	6163      	str	r3, [r4, #20]
 800d034:	b003      	add	sp, #12
 800d036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d038:	ab01      	add	r3, sp, #4
 800d03a:	466a      	mov	r2, sp
 800d03c:	f7ff ffc8 	bl	800cfd0 <__swhatbuf_r>
 800d040:	9f00      	ldr	r7, [sp, #0]
 800d042:	4605      	mov	r5, r0
 800d044:	4639      	mov	r1, r7
 800d046:	4630      	mov	r0, r6
 800d048:	f7ff f9c6 	bl	800c3d8 <_malloc_r>
 800d04c:	b948      	cbnz	r0, 800d062 <__smakebuf_r+0x46>
 800d04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d052:	059a      	lsls	r2, r3, #22
 800d054:	d4ee      	bmi.n	800d034 <__smakebuf_r+0x18>
 800d056:	f023 0303 	bic.w	r3, r3, #3
 800d05a:	f043 0302 	orr.w	r3, r3, #2
 800d05e:	81a3      	strh	r3, [r4, #12]
 800d060:	e7e2      	b.n	800d028 <__smakebuf_r+0xc>
 800d062:	89a3      	ldrh	r3, [r4, #12]
 800d064:	6020      	str	r0, [r4, #0]
 800d066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d06a:	81a3      	strh	r3, [r4, #12]
 800d06c:	9b01      	ldr	r3, [sp, #4]
 800d06e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d072:	b15b      	cbz	r3, 800d08c <__smakebuf_r+0x70>
 800d074:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d078:	4630      	mov	r0, r6
 800d07a:	f000 f81d 	bl	800d0b8 <_isatty_r>
 800d07e:	b128      	cbz	r0, 800d08c <__smakebuf_r+0x70>
 800d080:	89a3      	ldrh	r3, [r4, #12]
 800d082:	f023 0303 	bic.w	r3, r3, #3
 800d086:	f043 0301 	orr.w	r3, r3, #1
 800d08a:	81a3      	strh	r3, [r4, #12]
 800d08c:	89a3      	ldrh	r3, [r4, #12]
 800d08e:	431d      	orrs	r5, r3
 800d090:	81a5      	strh	r5, [r4, #12]
 800d092:	e7cf      	b.n	800d034 <__smakebuf_r+0x18>

0800d094 <_fstat_r>:
 800d094:	b538      	push	{r3, r4, r5, lr}
 800d096:	4d07      	ldr	r5, [pc, #28]	@ (800d0b4 <_fstat_r+0x20>)
 800d098:	2300      	movs	r3, #0
 800d09a:	4604      	mov	r4, r0
 800d09c:	4608      	mov	r0, r1
 800d09e:	4611      	mov	r1, r2
 800d0a0:	602b      	str	r3, [r5, #0]
 800d0a2:	f7f4 fcd3 	bl	8001a4c <_fstat>
 800d0a6:	1c43      	adds	r3, r0, #1
 800d0a8:	d102      	bne.n	800d0b0 <_fstat_r+0x1c>
 800d0aa:	682b      	ldr	r3, [r5, #0]
 800d0ac:	b103      	cbz	r3, 800d0b0 <_fstat_r+0x1c>
 800d0ae:	6023      	str	r3, [r4, #0]
 800d0b0:	bd38      	pop	{r3, r4, r5, pc}
 800d0b2:	bf00      	nop
 800d0b4:	20007cf8 	.word	0x20007cf8

0800d0b8 <_isatty_r>:
 800d0b8:	b538      	push	{r3, r4, r5, lr}
 800d0ba:	4d06      	ldr	r5, [pc, #24]	@ (800d0d4 <_isatty_r+0x1c>)
 800d0bc:	2300      	movs	r3, #0
 800d0be:	4604      	mov	r4, r0
 800d0c0:	4608      	mov	r0, r1
 800d0c2:	602b      	str	r3, [r5, #0]
 800d0c4:	f7f4 fc40 	bl	8001948 <_isatty>
 800d0c8:	1c43      	adds	r3, r0, #1
 800d0ca:	d102      	bne.n	800d0d2 <_isatty_r+0x1a>
 800d0cc:	682b      	ldr	r3, [r5, #0]
 800d0ce:	b103      	cbz	r3, 800d0d2 <_isatty_r+0x1a>
 800d0d0:	6023      	str	r3, [r4, #0]
 800d0d2:	bd38      	pop	{r3, r4, r5, pc}
 800d0d4:	20007cf8 	.word	0x20007cf8

0800d0d8 <_sbrk_r>:
 800d0d8:	b538      	push	{r3, r4, r5, lr}
 800d0da:	4d06      	ldr	r5, [pc, #24]	@ (800d0f4 <_sbrk_r+0x1c>)
 800d0dc:	2300      	movs	r3, #0
 800d0de:	4604      	mov	r4, r0
 800d0e0:	4608      	mov	r0, r1
 800d0e2:	602b      	str	r3, [r5, #0]
 800d0e4:	f7f4 fe10 	bl	8001d08 <_sbrk>
 800d0e8:	1c43      	adds	r3, r0, #1
 800d0ea:	d102      	bne.n	800d0f2 <_sbrk_r+0x1a>
 800d0ec:	682b      	ldr	r3, [r5, #0]
 800d0ee:	b103      	cbz	r3, 800d0f2 <_sbrk_r+0x1a>
 800d0f0:	6023      	str	r3, [r4, #0]
 800d0f2:	bd38      	pop	{r3, r4, r5, pc}
 800d0f4:	20007cf8 	.word	0x20007cf8

0800d0f8 <memcpy>:
 800d0f8:	440a      	add	r2, r1
 800d0fa:	4291      	cmp	r1, r2
 800d0fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800d100:	d100      	bne.n	800d104 <memcpy+0xc>
 800d102:	4770      	bx	lr
 800d104:	b510      	push	{r4, lr}
 800d106:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d10a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d10e:	4291      	cmp	r1, r2
 800d110:	d1f9      	bne.n	800d106 <memcpy+0xe>
 800d112:	bd10      	pop	{r4, pc}

0800d114 <__assert_func>:
 800d114:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d116:	4614      	mov	r4, r2
 800d118:	461a      	mov	r2, r3
 800d11a:	4b09      	ldr	r3, [pc, #36]	@ (800d140 <__assert_func+0x2c>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	4605      	mov	r5, r0
 800d120:	68d8      	ldr	r0, [r3, #12]
 800d122:	b954      	cbnz	r4, 800d13a <__assert_func+0x26>
 800d124:	4b07      	ldr	r3, [pc, #28]	@ (800d144 <__assert_func+0x30>)
 800d126:	461c      	mov	r4, r3
 800d128:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d12c:	9100      	str	r1, [sp, #0]
 800d12e:	462b      	mov	r3, r5
 800d130:	4905      	ldr	r1, [pc, #20]	@ (800d148 <__assert_func+0x34>)
 800d132:	f000 f841 	bl	800d1b8 <fiprintf>
 800d136:	f000 f851 	bl	800d1dc <abort>
 800d13a:	4b04      	ldr	r3, [pc, #16]	@ (800d14c <__assert_func+0x38>)
 800d13c:	e7f4      	b.n	800d128 <__assert_func+0x14>
 800d13e:	bf00      	nop
 800d140:	20000018 	.word	0x20000018
 800d144:	0800d90e 	.word	0x0800d90e
 800d148:	0800d8e0 	.word	0x0800d8e0
 800d14c:	0800d8d3 	.word	0x0800d8d3

0800d150 <_calloc_r>:
 800d150:	b570      	push	{r4, r5, r6, lr}
 800d152:	fba1 5402 	umull	r5, r4, r1, r2
 800d156:	b93c      	cbnz	r4, 800d168 <_calloc_r+0x18>
 800d158:	4629      	mov	r1, r5
 800d15a:	f7ff f93d 	bl	800c3d8 <_malloc_r>
 800d15e:	4606      	mov	r6, r0
 800d160:	b928      	cbnz	r0, 800d16e <_calloc_r+0x1e>
 800d162:	2600      	movs	r6, #0
 800d164:	4630      	mov	r0, r6
 800d166:	bd70      	pop	{r4, r5, r6, pc}
 800d168:	220c      	movs	r2, #12
 800d16a:	6002      	str	r2, [r0, #0]
 800d16c:	e7f9      	b.n	800d162 <_calloc_r+0x12>
 800d16e:	462a      	mov	r2, r5
 800d170:	4621      	mov	r1, r4
 800d172:	f7fe f9ef 	bl	800b554 <memset>
 800d176:	e7f5      	b.n	800d164 <_calloc_r+0x14>

0800d178 <__ascii_mbtowc>:
 800d178:	b082      	sub	sp, #8
 800d17a:	b901      	cbnz	r1, 800d17e <__ascii_mbtowc+0x6>
 800d17c:	a901      	add	r1, sp, #4
 800d17e:	b142      	cbz	r2, 800d192 <__ascii_mbtowc+0x1a>
 800d180:	b14b      	cbz	r3, 800d196 <__ascii_mbtowc+0x1e>
 800d182:	7813      	ldrb	r3, [r2, #0]
 800d184:	600b      	str	r3, [r1, #0]
 800d186:	7812      	ldrb	r2, [r2, #0]
 800d188:	1e10      	subs	r0, r2, #0
 800d18a:	bf18      	it	ne
 800d18c:	2001      	movne	r0, #1
 800d18e:	b002      	add	sp, #8
 800d190:	4770      	bx	lr
 800d192:	4610      	mov	r0, r2
 800d194:	e7fb      	b.n	800d18e <__ascii_mbtowc+0x16>
 800d196:	f06f 0001 	mvn.w	r0, #1
 800d19a:	e7f8      	b.n	800d18e <__ascii_mbtowc+0x16>

0800d19c <__ascii_wctomb>:
 800d19c:	4603      	mov	r3, r0
 800d19e:	4608      	mov	r0, r1
 800d1a0:	b141      	cbz	r1, 800d1b4 <__ascii_wctomb+0x18>
 800d1a2:	2aff      	cmp	r2, #255	@ 0xff
 800d1a4:	d904      	bls.n	800d1b0 <__ascii_wctomb+0x14>
 800d1a6:	228a      	movs	r2, #138	@ 0x8a
 800d1a8:	601a      	str	r2, [r3, #0]
 800d1aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ae:	4770      	bx	lr
 800d1b0:	700a      	strb	r2, [r1, #0]
 800d1b2:	2001      	movs	r0, #1
 800d1b4:	4770      	bx	lr
	...

0800d1b8 <fiprintf>:
 800d1b8:	b40e      	push	{r1, r2, r3}
 800d1ba:	b503      	push	{r0, r1, lr}
 800d1bc:	4601      	mov	r1, r0
 800d1be:	ab03      	add	r3, sp, #12
 800d1c0:	4805      	ldr	r0, [pc, #20]	@ (800d1d8 <fiprintf+0x20>)
 800d1c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1c6:	6800      	ldr	r0, [r0, #0]
 800d1c8:	9301      	str	r3, [sp, #4]
 800d1ca:	f7ff fd3d 	bl	800cc48 <_vfiprintf_r>
 800d1ce:	b002      	add	sp, #8
 800d1d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d1d4:	b003      	add	sp, #12
 800d1d6:	4770      	bx	lr
 800d1d8:	20000018 	.word	0x20000018

0800d1dc <abort>:
 800d1dc:	b508      	push	{r3, lr}
 800d1de:	2006      	movs	r0, #6
 800d1e0:	f000 f82c 	bl	800d23c <raise>
 800d1e4:	2001      	movs	r0, #1
 800d1e6:	f7f4 fd77 	bl	8001cd8 <_exit>

0800d1ea <_raise_r>:
 800d1ea:	291f      	cmp	r1, #31
 800d1ec:	b538      	push	{r3, r4, r5, lr}
 800d1ee:	4605      	mov	r5, r0
 800d1f0:	460c      	mov	r4, r1
 800d1f2:	d904      	bls.n	800d1fe <_raise_r+0x14>
 800d1f4:	2316      	movs	r3, #22
 800d1f6:	6003      	str	r3, [r0, #0]
 800d1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d1fc:	bd38      	pop	{r3, r4, r5, pc}
 800d1fe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d200:	b112      	cbz	r2, 800d208 <_raise_r+0x1e>
 800d202:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d206:	b94b      	cbnz	r3, 800d21c <_raise_r+0x32>
 800d208:	4628      	mov	r0, r5
 800d20a:	f000 f831 	bl	800d270 <_getpid_r>
 800d20e:	4622      	mov	r2, r4
 800d210:	4601      	mov	r1, r0
 800d212:	4628      	mov	r0, r5
 800d214:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d218:	f000 b818 	b.w	800d24c <_kill_r>
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d00a      	beq.n	800d236 <_raise_r+0x4c>
 800d220:	1c59      	adds	r1, r3, #1
 800d222:	d103      	bne.n	800d22c <_raise_r+0x42>
 800d224:	2316      	movs	r3, #22
 800d226:	6003      	str	r3, [r0, #0]
 800d228:	2001      	movs	r0, #1
 800d22a:	e7e7      	b.n	800d1fc <_raise_r+0x12>
 800d22c:	2100      	movs	r1, #0
 800d22e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d232:	4620      	mov	r0, r4
 800d234:	4798      	blx	r3
 800d236:	2000      	movs	r0, #0
 800d238:	e7e0      	b.n	800d1fc <_raise_r+0x12>
	...

0800d23c <raise>:
 800d23c:	4b02      	ldr	r3, [pc, #8]	@ (800d248 <raise+0xc>)
 800d23e:	4601      	mov	r1, r0
 800d240:	6818      	ldr	r0, [r3, #0]
 800d242:	f7ff bfd2 	b.w	800d1ea <_raise_r>
 800d246:	bf00      	nop
 800d248:	20000018 	.word	0x20000018

0800d24c <_kill_r>:
 800d24c:	b538      	push	{r3, r4, r5, lr}
 800d24e:	4d07      	ldr	r5, [pc, #28]	@ (800d26c <_kill_r+0x20>)
 800d250:	2300      	movs	r3, #0
 800d252:	4604      	mov	r4, r0
 800d254:	4608      	mov	r0, r1
 800d256:	4611      	mov	r1, r2
 800d258:	602b      	str	r3, [r5, #0]
 800d25a:	f7f4 fd2d 	bl	8001cb8 <_kill>
 800d25e:	1c43      	adds	r3, r0, #1
 800d260:	d102      	bne.n	800d268 <_kill_r+0x1c>
 800d262:	682b      	ldr	r3, [r5, #0]
 800d264:	b103      	cbz	r3, 800d268 <_kill_r+0x1c>
 800d266:	6023      	str	r3, [r4, #0]
 800d268:	bd38      	pop	{r3, r4, r5, pc}
 800d26a:	bf00      	nop
 800d26c:	20007cf8 	.word	0x20007cf8

0800d270 <_getpid_r>:
 800d270:	f7f4 bd1a 	b.w	8001ca8 <_getpid>

0800d274 <roundf>:
 800d274:	ee10 0a10 	vmov	r0, s0
 800d278:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800d27c:	3a7f      	subs	r2, #127	@ 0x7f
 800d27e:	2a16      	cmp	r2, #22
 800d280:	dc15      	bgt.n	800d2ae <roundf+0x3a>
 800d282:	2a00      	cmp	r2, #0
 800d284:	da08      	bge.n	800d298 <roundf+0x24>
 800d286:	3201      	adds	r2, #1
 800d288:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800d28c:	d101      	bne.n	800d292 <roundf+0x1e>
 800d28e:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800d292:	ee00 3a10 	vmov	s0, r3
 800d296:	4770      	bx	lr
 800d298:	4907      	ldr	r1, [pc, #28]	@ (800d2b8 <roundf+0x44>)
 800d29a:	4111      	asrs	r1, r2
 800d29c:	4201      	tst	r1, r0
 800d29e:	d0fa      	beq.n	800d296 <roundf+0x22>
 800d2a0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800d2a4:	4113      	asrs	r3, r2
 800d2a6:	4403      	add	r3, r0
 800d2a8:	ea23 0301 	bic.w	r3, r3, r1
 800d2ac:	e7f1      	b.n	800d292 <roundf+0x1e>
 800d2ae:	2a80      	cmp	r2, #128	@ 0x80
 800d2b0:	d1f1      	bne.n	800d296 <roundf+0x22>
 800d2b2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d2b6:	4770      	bx	lr
 800d2b8:	007fffff 	.word	0x007fffff

0800d2bc <_init>:
 800d2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2be:	bf00      	nop
 800d2c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2c2:	bc08      	pop	{r3}
 800d2c4:	469e      	mov	lr, r3
 800d2c6:	4770      	bx	lr

0800d2c8 <_fini>:
 800d2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ca:	bf00      	nop
 800d2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2ce:	bc08      	pop	{r3}
 800d2d0:	469e      	mov	lr, r3
 800d2d2:	4770      	bx	lr
