git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_vga_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418187437
git clone --depth 1 --no-tags https://github.com/SouthernPark/ECE550_32_bits_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419542737
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/PMD85_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411316702
git clone --depth 1 --no-tags https://github.com/spareack/roberts-operator-Verilog-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419897149
git clone --depth 1 --no-tags https://github.com/DrSpectacles/DSDL2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416782113
git clone --depth 1 --no-tags https://github.com/lorenzocarrano/ISA_2021_Group21_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416308292
git clone --depth 1 --no-tags https://github.com/JiangDazhao/MulticycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417561713
git clone --depth 1 --no-tags https://github.com/marcotulio956/cache.coherencyLAOCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415306259
git clone --depth 1 --no-tags https://github.com/KKeith18/SingleCycleDatapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410347908
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-ScooterShooter_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411506095
git clone --depth 1 --no-tags https://github.com/Brandon451/ECE284FA2021-Low-powered-VLSI-implementation-for-Machine-Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411965337
git clone --depth 1 --no-tags https://github.com/SatyenderYadav/verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412172500
git clone --depth 1 --no-tags https://github.com/CHIPS-PESU/8-bit-ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409135846
git clone --depth 1 --no-tags https://github.com/Abd-ELrahmanHamza/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407995710
git clone --depth 1 --no-tags https://github.com/mikhailkhokhlov/digilent-zybo-z7-vga-hdma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413951263
git clone --depth 1 --no-tags https://github.com/anall/sudoku-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413292788
git clone --depth 1 --no-tags https://github.com/preminstrel/Verilog-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411171705
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e16-co502-RV32IM-NoC-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418488856
git clone --depth 1 --no-tags https://github.com/erdemirbehiye/digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415987083
git clone --depth 1 --no-tags https://github.com/droggen/BlueMax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410297268
git clone --depth 1 --no-tags https://github.com/shivamsingha/hardware-lab-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408153267
git clone --depth 1 --no-tags https://github.com/AroraShreshth/embedded_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416808864
git clone --depth 1 --no-tags https://github.com/efabless/clock-mesh-analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414328682
git clone --depth 1 --no-tags https://github.com/Richielee630/MIPS_pipeline_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415147616
git clone --depth 1 --no-tags https://github.com/XPPGX/SPI_Master_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412667020
git clone --depth 1 --no-tags https://github.com/EnigmaticAbyss/DigitalDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410452109
git clone --depth 1 --no-tags https://github.com/CarolinaAlvarado/Phy_Pcie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412874325
git clone --depth 1 --no-tags https://github.com/SergeyIvanets/SDRAM-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413137174
git clone --depth 1 --no-tags https://github.com/MuhammadZubairSC/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417268106
git clone --depth 1 --no-tags https://github.com/SM2A/Digital_Logic_Design_Lab_Course_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414366201
git clone --depth 1 --no-tags https://github.com/A-sly-fox/CA_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411691073
git clone --depth 1 --no-tags https://github.com/kshaa/dip-testbed-dist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420035166
git clone --depth 1 --no-tags https://github.com/Learndesign/2021-Fall-Architecture-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411573761
git clone --depth 1 --no-tags https://github.com/CaioRodrigues200/Projeto-Truco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419765688
git clone --depth 1 --no-tags https://github.com/hhping/7channel-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419201840
git clone --depth 1 --no-tags https://github.com/lihui91/Digital_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408270961
git clone --depth 1 --no-tags https://github.com/remisiki/VE370.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408372062
git clone --depth 1 --no-tags https://github.com/rykovv/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418752767
git clone --depth 1 --no-tags https://github.com/schdoel/LogicDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414980600
git clone --depth 1 --no-tags https://github.com/OpenEDF/macan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420086087
git clone --depth 1 --no-tags https://github.com/Aimane9/UART-transmitter---Verilog-code-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417151651
git clone --depth 1 --no-tags https://github.com/marcos2307/MIPS_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409664751
git clone --depth 1 --no-tags https://github.com/sunyw99/MIPS-Computer-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408674911
git clone --depth 1 --no-tags https://github.com/AUCOHL/Stdcells.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410641426
git clone --depth 1 --no-tags https://github.com/Jonathan-Woo/ECE253-Digital-and-Computer-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420259318
git clone --depth 1 --no-tags https://github.com/0xArt/Parallel_Transposed_FIR_Filter_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417347157
git clone --depth 1 --no-tags https://github.com/shashwat0426/MOSFET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417740327
git clone --depth 1 --no-tags https://github.com/BYCakar/caravel_yonga-100m-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418897317
git clone --depth 1 --no-tags https://github.com/Liuzirui666/CS145--for-cs.SJTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415326990
git clone --depth 1 --no-tags https://github.com/whi497/ustc-magic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417474530
git clone --depth 1 --no-tags https://github.com/Saumya0206/HammingCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409332426
git clone --depth 1 --no-tags https://github.com/ahmedqamesh/mopshub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417073550
git clone --depth 1 --no-tags https://github.com/tcc3810/BoothMultiplierRadix4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411618104
git clone --depth 1 --no-tags https://github.com/BeshoyMorad/Serial-peripheral-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412065518
git clone --depth 1 --no-tags https://github.com/TheRadDani/Tarea7_D_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412191581
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2011_preliminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415081534
git clone --depth 1 --no-tags https://github.com/AbhinavBhattacharya/MOD5_counter_RTL_to_GDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418065153
git clone --depth 1 --no-tags https://github.com/Asmami/dic-pa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417065763
git clone --depth 1 --no-tags https://github.com/RISE-SIPP/Piccolo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416845861
git clone --depth 1 --no-tags https://github.com/canyilankiran/CS240.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417187701
git clone --depth 1 --no-tags https://github.com/deolsatish/329Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408059184
git clone --depth 1 --no-tags https://github.com/hohaicongthuan/Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408140767
git clone --depth 1 --no-tags https://github.com/C0L/GPCP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408370769
git clone --depth 1 --no-tags https://github.com/DeMistified/CoCo2_Demistify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408649234
git clone --depth 1 --no-tags https://github.com/sarathsundarh/sem3-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412541599
git clone --depth 1 --no-tags https://github.com/Ron8203/mipsProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409942840
git clone --depth 1 --no-tags https://github.com/ianbig/ece550-regfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411773597
git clone --depth 1 --no-tags https://github.com/youmna2023/UART_Tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409195909
git clone --depth 1 --no-tags https://github.com/spenserwenhe/Tetris-On-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411462361
git clone --depth 1 --no-tags https://github.com/zetavB/ProyectoDigitales2_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413248222
git clone --depth 1 --no-tags https://github.com/dogukan-bicer/Altera_max_ii_blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416147434
git clone --depth 1 --no-tags https://github.com/pranjali-pathre/Processor-architecture-design---Y86-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413876199
git clone --depth 1 --no-tags https://github.com/samuel0710774/Mini_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414101404
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesign8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415794263
git clone --depth 1 --no-tags https://github.com/jukkanghost2/arqui-tp2-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414379879
git clone --depth 1 --no-tags https://github.com/splinedrive/hacks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414664427
git clone --depth 1 --no-tags https://github.com/Omaramos16/EE108.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414401273
git clone --depth 1 --no-tags https://github.com/saiharishk/Number-of-zeroes-in-a-3-bit-input.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414495868
git clone --depth 1 --no-tags https://github.com/HBzhainan-wzw/154Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413358020
git clone --depth 1 --no-tags https://github.com/gabomora2200/DigitalCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415471040
git clone --depth 1 --no-tags https://github.com/Qinghao-Li/EECS150-fa21_team12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420534987
git clone --depth 1 --no-tags https://github.com/georgc4/SMP8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419428230
git clone --depth 1 --no-tags https://github.com/Chubbyman2/ECE253-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420283938
git clone --depth 1 --no-tags https://github.com/ndane/SpaceInvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419909421
git clone --depth 1 --no-tags https://github.com/wharksmad15/compArch_stack-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416911156
git clone --depth 1 --no-tags https://github.com/brandonHahnPersonal/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417674531
git clone --depth 1 --no-tags https://github.com/Renjith-Ramachandran/ebmc-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419901790
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/M.Tech_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419946477
git clone --depth 1 --no-tags https://github.com/nehalzahra/Fixed-Point-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414167162
git clone --depth 1 --no-tags https://github.com/LibrarristShalinward/unsigned_int_accumulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414246151
git clone --depth 1 --no-tags https://github.com/MonaRadad/Singlecycle-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413952832
git clone --depth 1 --no-tags https://github.com/oliveiraop/eletronica_digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414417887
git clone --depth 1 --no-tags https://github.com/Rahulbiju315-yb/caAssignm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419605163
git clone --depth 1 --no-tags https://github.com/arjun-mittu/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416238757
git clone --depth 1 --no-tags https://github.com/Paleface101/DSP_DATA_SWITCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415949724
git clone --depth 1 --no-tags https://github.com/Szpila123/FPGA_exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417288846
git clone --depth 1 --no-tags https://github.com/afaringhazal/Logic-Circuits-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417244134
