// Seed: 2416623060
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  logic id_4;
  assign id_1[1] = id_3 || id_3;
  logic id_5;
  defparam id_6.id_7 = 1;
endmodule
