<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 18 17:18:21 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>24587</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14222</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>69.780(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>60.543(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.188</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/pcr_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.029</td>
</tr>
<tr>
<td>2</td>
<td>4.215</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.001</td>
</tr>
<tr>
<td>3</td>
<td>4.330</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_reload_s6/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>13.816</td>
</tr>
<tr>
<td>4</td>
<td>4.344</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>13.864</td>
</tr>
<tr>
<td>5</td>
<td>4.527</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_0_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>13.699</td>
</tr>
<tr>
<td>6</td>
<td>4.639</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>13.569</td>
</tr>
<tr>
<td>7</td>
<td>4.715</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.501</td>
</tr>
<tr>
<td>8</td>
<td>4.715</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.501</td>
</tr>
<tr>
<td>9</td>
<td>4.715</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.501</td>
</tr>
<tr>
<td>10</td>
<td>4.715</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.501</td>
</tr>
<tr>
<td>11</td>
<td>4.715</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.501</td>
</tr>
<tr>
<td>12</td>
<td>4.771</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>13.684</td>
</tr>
<tr>
<td>13</td>
<td>4.855</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/pcr_3_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>13.371</td>
</tr>
<tr>
<td>14</td>
<td>4.855</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/pcr_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>13.371</td>
</tr>
<tr>
<td>15</td>
<td>4.856</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>13.672</td>
</tr>
<tr>
<td>16</td>
<td>4.904</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>13.304</td>
</tr>
<tr>
<td>17</td>
<td>4.904</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>13.304</td>
</tr>
<tr>
<td>18</td>
<td>4.935</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/pcr_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>13.291</td>
</tr>
<tr>
<td>19</td>
<td>4.981</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_13_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>13.492</td>
</tr>
<tr>
<td>20</td>
<td>5.113</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.351</td>
</tr>
<tr>
<td>21</td>
<td>5.113</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.351</td>
</tr>
<tr>
<td>22</td>
<td>5.127</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.090</td>
</tr>
<tr>
<td>23</td>
<td>5.137</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/pio_i.ddrb_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>13.070</td>
</tr>
<tr>
<td>24</td>
<td>5.139</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_5_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.078</td>
</tr>
<tr>
<td>25</td>
<td>5.159</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.057</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.178</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_5_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/ADB[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.209</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s/WAD[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s/WAD[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>apple_speaker/speaker_bit_s2/Q</td>
<td>apple_speaker/speaker_bit_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>apple_speaker/countdown_4_s0/Q</td>
<td>apple_speaker/countdown_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>apple_speaker/countdown_11_s0/Q</td>
<td>apple_speaker/countdown_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>apple_speaker/countdown_13_s0/Q</td>
<td>apple_speaker/countdown_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>apple_speaker/countdown_15_s0/Q</td>
<td>apple_speaker/countdown_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>apple_speaker/countdown_17_s0/Q</td>
<td>apple_speaker/countdown_17_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>superserial/COM2/READ_STATE_0_s0/Q</td>
<td>superserial/COM2/READ_STATE_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>mockingboard/psg_right/noise_div_s2/Q</td>
<td>mockingboard/psg_right/noise_div_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[5]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[5]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>mockingboard/psg_right/env_hold_s0/Q</td>
<td>mockingboard/psg_right/env_hold_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/Q</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>mockingboard/m6522_right/shift_reg_0_s2/Q</td>
<td>mockingboard/m6522_right/shift_reg_0_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.426</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/RX_REG_7_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.736</td>
</tr>
<tr>
<td>2</td>
<td>13.426</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/RX_REG_5_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.736</td>
</tr>
<tr>
<td>3</td>
<td>13.426</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/RX_REG_4_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.736</td>
</tr>
<tr>
<td>4</td>
<td>13.426</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/RX_REG_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.736</td>
</tr>
<tr>
<td>5</td>
<td>13.426</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/RX_REG_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.736</td>
</tr>
<tr>
<td>6</td>
<td>13.571</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.591</td>
</tr>
<tr>
<td>7</td>
<td>13.571</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.591</td>
</tr>
<tr>
<td>8</td>
<td>13.571</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_12_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.591</td>
</tr>
<tr>
<td>9</td>
<td>13.571</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.591</td>
</tr>
<tr>
<td>10</td>
<td>13.571</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_16_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.591</td>
</tr>
<tr>
<td>11</td>
<td>13.571</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_19_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.591</td>
</tr>
<tr>
<td>12</td>
<td>13.590</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>4.581</td>
</tr>
<tr>
<td>13</td>
<td>13.595</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>4.576</td>
</tr>
<tr>
<td>14</td>
<td>13.595</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>4.576</td>
</tr>
<tr>
<td>15</td>
<td>13.600</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>4.581</td>
</tr>
<tr>
<td>16</td>
<td>13.600</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>4.581</td>
</tr>
<tr>
<td>17</td>
<td>13.600</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/RDRF_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>4.581</td>
</tr>
<tr>
<td>18</td>
<td>13.615</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.547</td>
</tr>
<tr>
<td>19</td>
<td>13.615</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.547</td>
</tr>
<tr>
<td>20</td>
<td>13.615</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>4.547</td>
</tr>
<tr>
<td>21</td>
<td>13.629</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>4.542</td>
</tr>
<tr>
<td>22</td>
<td>13.629</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>4.542</td>
</tr>
<tr>
<td>23</td>
<td>13.629</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>4.542</td>
</tr>
<tr>
<td>24</td>
<td>13.630</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>4.541</td>
</tr>
<tr>
<td>25</td>
<td>13.630</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>4.541</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.883</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.834</td>
</tr>
<tr>
<td>2</td>
<td>1.885</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.828</td>
</tr>
<tr>
<td>3</td>
<td>1.886</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.837</td>
</tr>
<tr>
<td>4</td>
<td>1.886</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.837</td>
</tr>
<tr>
<td>5</td>
<td>1.886</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.837</td>
</tr>
<tr>
<td>6</td>
<td>1.886</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.837</td>
</tr>
<tr>
<td>7</td>
<td>1.887</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/RX_REG_6_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.834</td>
</tr>
<tr>
<td>8</td>
<td>1.887</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_START_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.834</td>
</tr>
<tr>
<td>9</td>
<td>1.887</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TDRE_s1/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.834</td>
</tr>
<tr>
<td>10</td>
<td>1.888</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.835</td>
</tr>
<tr>
<td>11</td>
<td>1.888</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.835</td>
</tr>
<tr>
<td>12</td>
<td>1.888</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.835</td>
</tr>
<tr>
<td>13</td>
<td>1.890</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.841</td>
</tr>
<tr>
<td>14</td>
<td>1.890</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.841</td>
</tr>
<tr>
<td>15</td>
<td>1.892</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.839</td>
</tr>
<tr>
<td>16</td>
<td>1.892</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.839</td>
</tr>
<tr>
<td>17</td>
<td>1.892</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.839</td>
</tr>
<tr>
<td>18</td>
<td>1.892</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.839</td>
</tr>
<tr>
<td>19</td>
<td>1.895</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/READ_STATE_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.842</td>
</tr>
<tr>
<td>20</td>
<td>1.895</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.842</td>
</tr>
<tr>
<td>21</td>
<td>1.895</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.842</td>
</tr>
<tr>
<td>22</td>
<td>1.909</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.856</td>
</tr>
<tr>
<td>23</td>
<td>1.909</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.856</td>
</tr>
<tr>
<td>24</td>
<td>1.909</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.856</td>
</tr>
<tr>
<td>25</td>
<td>1.909</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.856</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n592_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n609_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>6.831</td>
<td>7.831</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pcr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.864</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C117[0][B]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>12.325</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C117[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C112[3][A]</td>
<td>mockingboard/m6522_right/n328_s1/I3</td>
</tr>
<tr>
<td>13.774</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C112[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n328_s1/F</td>
</tr>
<tr>
<td>16.119</td>
<td>2.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C120[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pcr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C120[0][A]</td>
<td>mockingboard/m6522_right/pcr_6_s0/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C120[0][A]</td>
<td>mockingboard/m6522_right/pcr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.750, 12.474%; route: 11.896, 84.799%; tC2Q: 0.382, 2.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C112[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>15.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C112[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>16.091</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C108[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C108[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C108[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 15.668%; route: 11.425, 81.600%; tC2Q: 0.382, 2.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_reload_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.195</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C112[1][A]</td>
<td>mockingboard/m6522_right/n714_s2/I3</td>
</tr>
<tr>
<td>13.656</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C112[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n714_s2/F</td>
</tr>
<tr>
<td>15.036</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C120[3][B]</td>
<td>mockingboard/m6522_right/n1303_s2/I3</td>
</tr>
<tr>
<td>15.534</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C120[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1303_s2/F</td>
</tr>
<tr>
<td>15.906</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C119[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_a.timer_a_reload_s6/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C119[0][B]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_reload_s6/CLK</td>
</tr>
<tr>
<td>20.236</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C119[0][B]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_reload_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.211, 16.005%; route: 11.223, 81.227%; tC2Q: 0.382, 2.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.710</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C115[2][B]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/I3</td>
</tr>
<tr>
<td>15.226</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C115[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/F</td>
</tr>
<tr>
<td>15.954</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C115[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C115[2][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C115[2][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.184, 15.752%; route: 11.298, 81.489%; tC2Q: 0.382, 2.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.518</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C115[1][B]</td>
<td>mockingboard/m6522_right/n201_s28/I2</td>
</tr>
<tr>
<td>14.034</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C115[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s28/F</td>
</tr>
<tr>
<td>14.661</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C121[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_0_s6/I0</td>
</tr>
<tr>
<td>15.188</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C121[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_0_s6/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C121[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_0_s4/I3</td>
</tr>
<tr>
<td>15.651</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C121[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_0_s4/F</td>
</tr>
<tr>
<td>15.789</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C121[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C121[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_0_s1/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C121[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.756, 20.120%; route: 10.560, 77.087%; tC2Q: 0.382, 2.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>12.849</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C114[3][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C114[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>14.390</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C119[1][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s5/I1</td>
</tr>
<tr>
<td>14.906</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C119[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s5/F</td>
</tr>
<tr>
<td>15.659</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C119[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C119[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s0/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C119[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.266, 16.702%; route: 10.920, 80.479%; tC2Q: 0.382, 2.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C112[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>15.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C112[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C116[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 16.248%; route: 10.925, 80.918%; tC2Q: 0.382, 2.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C112[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>15.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C112[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C116[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 16.248%; route: 10.925, 80.918%; tC2Q: 0.382, 2.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C112[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>15.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C112[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C116[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 16.248%; route: 10.925, 80.918%; tC2Q: 0.382, 2.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C112[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>15.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C112[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C116[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 16.248%; route: 10.925, 80.918%; tC2Q: 0.382, 2.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C112[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>15.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C112[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C116[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 16.248%; route: 10.925, 80.918%; tC2Q: 0.382, 2.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.195</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C112[1][A]</td>
<td>mockingboard/m6522_right/n714_s2/I3</td>
</tr>
<tr>
<td>13.656</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C112[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n714_s2/F</td>
</tr>
<tr>
<td>14.789</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C119[3][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s7/I2</td>
</tr>
<tr>
<td>15.310</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C119[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/tmr_a.timer_a_toggle_s7/F</td>
</tr>
<tr>
<td>15.313</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C119[2][B]</td>
<td>mockingboard/m6522_right/n734_s4/I3</td>
</tr>
<tr>
<td>15.774</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n734_s4/F</td>
</tr>
<tr>
<td>15.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C119[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C119[2][B]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/CLK</td>
</tr>
<tr>
<td>20.545</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C119[2][B]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.696, 19.704%; route: 10.605, 77.501%; tC2Q: 0.382, 2.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pcr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.864</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C117[0][B]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>12.325</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C117[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C112[3][A]</td>
<td>mockingboard/m6522_right/n328_s1/I3</td>
</tr>
<tr>
<td>13.774</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C112[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n328_s1/F</td>
</tr>
<tr>
<td>15.461</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C121[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pcr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C121[0][B]</td>
<td>mockingboard/m6522_right/pcr_3_s0/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C121[0][B]</td>
<td>mockingboard/m6522_right/pcr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.750, 13.088%; route: 11.239, 84.052%; tC2Q: 0.382, 2.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pcr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.864</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C117[0][B]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>12.325</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C117[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C112[3][A]</td>
<td>mockingboard/m6522_right/n328_s1/I3</td>
</tr>
<tr>
<td>13.774</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C112[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n328_s1/F</td>
</tr>
<tr>
<td>15.461</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C121[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pcr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C121[1][B]</td>
<td>mockingboard/m6522_right/pcr_2_s0/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C121[1][B]</td>
<td>mockingboard/m6522_right/pcr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.750, 13.088%; route: 11.239, 84.052%; tC2Q: 0.382, 2.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.195</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C112[1][A]</td>
<td>mockingboard/m6522_right/n714_s2/I3</td>
</tr>
<tr>
<td>13.656</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C112[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n714_s2/F</td>
</tr>
<tr>
<td>14.844</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C123[0][B]</td>
<td>mockingboard/m6522_right/n728_s5/I0</td>
</tr>
<tr>
<td>15.370</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C123[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n728_s5/F</td>
</tr>
<tr>
<td>15.508</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C123[3][A]</td>
<td>mockingboard/m6522_right/n728_s3/S0</td>
</tr>
<tr>
<td>15.760</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C123[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n728_s3/O</td>
</tr>
<tr>
<td>15.763</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C123[3][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C123[3][A]</td>
<td>mockingboard/m6522_right/timer_a_count_0_s1/CLK</td>
</tr>
<tr>
<td>20.619</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C123[3][A]</td>
<td>mockingboard/m6522_right/timer_a_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.492, 18.230%; route: 10.797, 78.972%; tC2Q: 0.382, 2.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C112[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>15.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C112[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.394</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C115[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C115[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C115[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 16.490%; route: 10.728, 80.635%; tC2Q: 0.382, 2.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C112[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>15.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C112[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.394</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C115[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C115[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C115[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 16.490%; route: 10.728, 80.635%; tC2Q: 0.382, 2.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pcr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.864</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C117[0][B]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>12.325</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C117[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C112[3][A]</td>
<td>mockingboard/m6522_right/n328_s1/I3</td>
</tr>
<tr>
<td>13.774</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C112[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n328_s1/F</td>
</tr>
<tr>
<td>15.381</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C117[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pcr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C117[1][A]</td>
<td>mockingboard/m6522_right/pcr_4_s0/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C117[1][A]</td>
<td>mockingboard/m6522_right/pcr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.750, 13.167%; route: 11.159, 83.956%; tC2Q: 0.382, 2.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.195</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C112[1][A]</td>
<td>mockingboard/m6522_right/n714_s2/I3</td>
</tr>
<tr>
<td>13.656</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C112[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n714_s2/F</td>
</tr>
<tr>
<td>15.056</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C117[2][A]</td>
<td>mockingboard/m6522_right/n715_s0/I2</td>
</tr>
<tr>
<td>15.583</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C117[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n715_s0/F</td>
</tr>
<tr>
<td>15.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C117[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C117[2][A]</td>
<td>mockingboard/m6522_right/timer_a_count_13_s1/CLK</td>
</tr>
<tr>
<td>20.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C117[2][A]</td>
<td>mockingboard/m6522_right/timer_a_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.240, 16.602%; route: 10.870, 80.563%; tC2Q: 0.382, 2.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.915</td>
<td>0.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[1][B]</td>
<td>mockingboard/m6522_right/n873_s0/I3</td>
</tr>
<tr>
<td>15.441</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C116[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n873_s0/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/CLK</td>
</tr>
<tr>
<td>20.554</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C116[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 16.431%; route: 10.775, 80.704%; tC2Q: 0.382, 2.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.750</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C111[3][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I2</td>
</tr>
<tr>
<td>14.165</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C111[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>14.915</td>
<td>0.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[0][A]</td>
<td>mockingboard/m6522_right/n867_s0/I3</td>
</tr>
<tr>
<td>15.441</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C116[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n867_s0/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C116[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CLK</td>
</tr>
<tr>
<td>20.554</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C116[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.194, 16.431%; route: 10.775, 80.704%; tC2Q: 0.382, 2.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>12.849</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C114[3][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C114[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>14.545</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C120[3][B]</td>
<td>mockingboard/m6522_right/irq_mask_2_s5/I1</td>
</tr>
<tr>
<td>15.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C120[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_2_s5/F</td>
</tr>
<tr>
<td>15.180</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C120[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C120[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_2_s0/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C120[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.247, 17.170%; route: 10.460, 79.908%; tC2Q: 0.382, 2.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pio_i.ddrb_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.864</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C117[0][B]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>12.325</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C117[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>12.720</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C115[2][A]</td>
<td>mockingboard/m6522_right/n281_s1/I1</td>
</tr>
<tr>
<td>13.246</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C115[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n281_s1/F</td>
</tr>
<tr>
<td>15.160</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C119[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pio_i.ddrb_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C119[2][B]</td>
<td>mockingboard/m6522_right/pio_i.ddrb_5_s0/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C119[2][B]</td>
<td>mockingboard/m6522_right/pio_i.ddrb_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 13.609%; route: 10.909, 83.464%; tC2Q: 0.382, 2.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.425</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C111[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_5_s7/I2</td>
</tr>
<tr>
<td>13.886</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C111[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_5_s7/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C122[1][B]</td>
<td>mockingboard/m6522_right/irq_flags_5_s4/I2</td>
</tr>
<tr>
<td>15.030</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C122[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_5_s4/F</td>
</tr>
<tr>
<td>15.168</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C122[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C122[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_5_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C122[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.175, 16.632%; route: 10.520, 80.444%; tC2Q: 0.382, 2.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C96[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>8.428</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C95[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R23C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>11.785</td>
<td>3.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I2</td>
</tr>
<tr>
<td>12.246</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R17C119[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>13.198</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C112[3][B]</td>
<td>mockingboard/m6522_right/n890_s6/I2</td>
</tr>
<tr>
<td>13.719</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R26C112[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>13.919</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C110[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>14.416</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C110[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>15.148</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C118[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C118[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C118[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.271, 17.394%; route: 10.404, 79.676%; tC2Q: 0.382, 2.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C93[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.886</td>
<td>0.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R19[4]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R19[4]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.708</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R19[4]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.068, 32.536%; tC2Q: 0.141, 67.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C79[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C79[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s0/Q</td>
</tr>
<tr>
<td>0.994</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C75</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C75</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s/CLK</td>
</tr>
<tr>
<td>0.719</td>
<td>0.050</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C75</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 55.692%; tC2Q: 0.144, 44.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C79[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C79[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s0/Q</td>
</tr>
<tr>
<td>0.994</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C75</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C75</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s/CLK</td>
</tr>
<tr>
<td>0.719</td>
<td>0.050</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C75</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 55.692%; tC2Q: 0.144, 44.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C106[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R59C106[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.824</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C106[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s7/I0</td>
</tr>
<tr>
<td>0.977</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C106[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s7/F</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C106[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C106[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C106[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C97[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R51C97[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
</tr>
<tr>
<td>0.820</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C97[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n783_s2/I0</td>
</tr>
<tr>
<td>0.973</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C97[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n783_s2/F</td>
</tr>
<tr>
<td>0.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C97[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C97[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>0.698</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C97[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[0][A]</td>
<td>apple_speaker/speaker_bit_s2/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R49C117[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s2/Q</td>
</tr>
<tr>
<td>0.824</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C117[0][A]</td>
<td>apple_speaker/n16_s5/I0</td>
</tr>
<tr>
<td>0.977</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C117[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n16_s5/F</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C117[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[0][A]</td>
<td>apple_speaker/speaker_bit_s2/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C117[0][A]</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C115[0][A]</td>
<td>apple_speaker/countdown_4_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R48C115[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_4_s0/Q</td>
</tr>
<tr>
<td>0.816</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C115[0][A]</td>
<td>apple_speaker/n69_s1/I1</td>
</tr>
<tr>
<td>0.969</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C115[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n69_s1/F</td>
</tr>
<tr>
<td>0.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C115[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C115[0][A]</td>
<td>apple_speaker/countdown_4_s0/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C115[0][A]</td>
<td>apple_speaker/countdown_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C116[0][A]</td>
<td>apple_speaker/countdown_11_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C116[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_11_s0/Q</td>
</tr>
<tr>
<td>0.820</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C116[0][A]</td>
<td>apple_speaker/n62_s1/I3</td>
</tr>
<tr>
<td>0.973</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C116[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n62_s1/F</td>
</tr>
<tr>
<td>0.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C116[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C116[0][A]</td>
<td>apple_speaker/countdown_11_s0/CLK</td>
</tr>
<tr>
<td>0.698</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C116[0][A]</td>
<td>apple_speaker/countdown_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C115[0][A]</td>
<td>apple_speaker/countdown_13_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R49C115[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_13_s0/Q</td>
</tr>
<tr>
<td>0.816</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[0][A]</td>
<td>apple_speaker/n60_s1/I1</td>
</tr>
<tr>
<td>0.969</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C115[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n60_s1/F</td>
</tr>
<tr>
<td>0.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C115[0][A]</td>
<td>apple_speaker/countdown_13_s0/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C115[0][A]</td>
<td>apple_speaker/countdown_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C118[0][A]</td>
<td>apple_speaker/countdown_15_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R49C118[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_15_s0/Q</td>
</tr>
<tr>
<td>0.820</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C118[0][A]</td>
<td>apple_speaker/n58_s1/I3</td>
</tr>
<tr>
<td>0.973</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C118[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n58_s1/F</td>
</tr>
<tr>
<td>0.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C118[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C118[0][A]</td>
<td>apple_speaker/countdown_15_s0/CLK</td>
</tr>
<tr>
<td>0.698</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C118[0][A]</td>
<td>apple_speaker/countdown_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C117[0][A]</td>
<td>apple_speaker/countdown_17_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C117[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_17_s0/Q</td>
</tr>
<tr>
<td>0.824</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C117[0][A]</td>
<td>apple_speaker/n56_s1/I1</td>
</tr>
<tr>
<td>0.977</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C117[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n56_s1/F</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C117[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C117[0][A]</td>
<td>apple_speaker/countdown_17_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C117[0][A]</td>
<td>apple_speaker/countdown_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C84[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.820</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C84[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n176_s0/I0</td>
</tr>
<tr>
<td>0.973</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C84[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n176_s0/F</td>
</tr>
<tr>
<td>0.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C84[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.698</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C84[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/Q</td>
</tr>
<tr>
<td>0.816</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n171_s0/I1</td>
</tr>
<tr>
<td>0.969</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C83[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n171_s0/F</td>
</tr>
<tr>
<td>0.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C83[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R12C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.816</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C83[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n112_s3/I0</td>
</tr>
<tr>
<td>0.969</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C83[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n112_s3/F</td>
</tr>
<tr>
<td>0.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C83[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C83[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C86[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_0_s0/Q</td>
</tr>
<tr>
<td>0.820</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C86[0][A]</td>
<td>superserial/COM2/n120_s5/I3</td>
</tr>
<tr>
<td>0.973</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C86[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n120_s5/F</td>
</tr>
<tr>
<td>0.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C86[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0/CLK</td>
</tr>
<tr>
<td>0.698</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C86[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C103[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C103[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/Q</td>
</tr>
<tr>
<td>0.816</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C103[0][A]</td>
<td>mockingboard/psg_right/n925_s3/I2</td>
</tr>
<tr>
<td>0.969</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C103[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n925_s3/F</td>
</tr>
<tr>
<td>0.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C103[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C103[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C103[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[5]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C113[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[5]_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C113[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[5]_s0/Q</td>
</tr>
<tr>
<td>0.824</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C113[0][A]</td>
<td>mockingboard/psg_right/n2660_s1/I1</td>
</tr>
<tr>
<td>0.977</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C113[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n2660_s1/F</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C113[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[5]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C113[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[5]_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C113[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C113[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C113[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/Q</td>
</tr>
<tr>
<td>0.824</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C113[1][A]</td>
<td>mockingboard/psg_right/n2663_s1/I1</td>
</tr>
<tr>
<td>0.977</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C113[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n2663_s1/F</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C113[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C113[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C113[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C123[0][A]</td>
<td>mockingboard/psg_right/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C123[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_hold_s0/Q</td>
</tr>
<tr>
<td>0.816</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C123[0][A]</td>
<td>mockingboard/psg_right/n1583_s1/I1</td>
</tr>
<tr>
<td>0.969</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C123[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1583_s1/F</td>
</tr>
<tr>
<td>0.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C123[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C123[0][A]</td>
<td>mockingboard/psg_right/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C123[0][A]</td>
<td>mockingboard/psg_right/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C109[1][A]</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C109[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_1_s0/Q</td>
</tr>
<tr>
<td>0.824</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C109[1][A]</td>
<td>mockingboard/psg_right/n1166_s0/I1</td>
</tr>
<tr>
<td>0.977</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C109[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1166_s0/F</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C109[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C109[1][A]</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C109[1][A]</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C109[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C109[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_2_s0/Q</td>
</tr>
<tr>
<td>0.824</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C109[0][A]</td>
<td>mockingboard/psg_right/n1233_s0/I0</td>
</tr>
<tr>
<td>0.977</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C109[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1233_s0/F</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C109[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C109[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C109[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C108[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C108[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_3_s0/Q</td>
</tr>
<tr>
<td>0.820</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C108[0][A]</td>
<td>mockingboard/psg_right/n1300_s0/I1</td>
</tr>
<tr>
<td>0.973</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C108[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1300_s0/F</td>
</tr>
<tr>
<td>0.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C108[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C108[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0/CLK</td>
</tr>
<tr>
<td>0.698</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C108[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C108[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C108[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_2_s1/Q</td>
</tr>
<tr>
<td>0.820</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C108[0][A]</td>
<td>mockingboard/m6522_right/n895_s3/I1</td>
</tr>
<tr>
<td>0.973</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C108[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n895_s3/F</td>
</tr>
<tr>
<td>0.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C108[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C108[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.698</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C108[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C108[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C108[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_9_s1/Q</td>
</tr>
<tr>
<td>0.820</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C108[1][A]</td>
<td>mockingboard/m6522_right/n872_s0/I1</td>
</tr>
<tr>
<td>0.973</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C108[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n872_s0/F</td>
</tr>
<tr>
<td>0.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C108[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C108[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>0.698</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C108[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/shift_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/shift_reg_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C121[1][A]</td>
<td>mockingboard/m6522_right/shift_reg_0_s2/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C121[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/shift_reg_0_s2/Q</td>
</tr>
<tr>
<td>0.824</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C121[1][A]</td>
<td>mockingboard/m6522_right/shift_reg_0_s6/I1</td>
</tr>
<tr>
<td>0.977</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C121[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/shift_reg_0_s6/F</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C121[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/shift_reg_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C121[1][A]</td>
<td>mockingboard/m6522_right/shift_reg_0_s2/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C121[1][A]</td>
<td>mockingboard/m6522_right/shift_reg_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.835</td>
<td>3.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C87[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C87[1][B]</td>
<td>superserial/COM2/RX_REG_7_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C87[1][B]</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.235%; route: 3.963, 83.687%; tC2Q: 0.382, 8.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.835</td>
<td>3.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C87[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C87[2][A]</td>
<td>superserial/COM2/RX_REG_5_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C87[2][A]</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.235%; route: 3.963, 83.687%; tC2Q: 0.382, 8.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.835</td>
<td>3.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C87[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C87[2][B]</td>
<td>superserial/COM2/RX_REG_4_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C87[2][B]</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.235%; route: 3.963, 83.687%; tC2Q: 0.382, 8.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.835</td>
<td>3.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C87[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C87[0][A]</td>
<td>superserial/COM2/RX_REG_2_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C87[0][A]</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.235%; route: 3.963, 83.687%; tC2Q: 0.382, 8.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.835</td>
<td>3.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C87[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C87[1][A]</td>
<td>superserial/COM2/RX_REG_0_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C87[1][A]</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.235%; route: 3.963, 83.687%; tC2Q: 0.382, 8.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.690</td>
<td>3.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C83[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C83[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C83[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.496%; route: 3.818, 83.172%; tC2Q: 0.382, 8.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.690</td>
<td>3.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C83[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C83[2][B]</td>
<td>superserial/COM2/cycle_11_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C83[2][B]</td>
<td>superserial/COM2/cycle_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.496%; route: 3.818, 83.172%; tC2Q: 0.382, 8.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.690</td>
<td>3.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C83[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_12_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C83[1][B]</td>
<td>superserial/COM2/cycle_12_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C83[1][B]</td>
<td>superserial/COM2/cycle_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.496%; route: 3.818, 83.172%; tC2Q: 0.382, 8.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.690</td>
<td>3.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C83[0][A]</td>
<td>superserial/COM2/cycle_13_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C83[0][A]</td>
<td>superserial/COM2/cycle_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.496%; route: 3.818, 83.172%; tC2Q: 0.382, 8.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.690</td>
<td>3.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C83[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C83[2][A]</td>
<td>superserial/COM2/cycle_16_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C83[2][A]</td>
<td>superserial/COM2/cycle_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.496%; route: 3.818, 83.172%; tC2Q: 0.382, 8.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.690</td>
<td>3.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C83[1][A]</td>
<td>superserial/COM2/cycle_19_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C83[1][A]</td>
<td>superserial/COM2/cycle_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.496%; route: 3.818, 83.172%; tC2Q: 0.382, 8.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.680</td>
<td>3.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C82[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C82[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C82[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.514%; route: 3.808, 83.135%; tC2Q: 0.382, 8.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.675</td>
<td>3.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C84[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C84[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C84[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.523%; route: 3.803, 83.117%; tC2Q: 0.382, 8.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.675</td>
<td>3.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C84[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C84[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C84[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.523%; route: 3.803, 83.117%; tC2Q: 0.382, 8.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.680</td>
<td>3.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C85[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C85[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C85[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.514%; route: 3.808, 83.135%; tC2Q: 0.382, 8.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.680</td>
<td>3.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C85[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C85[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C85[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.514%; route: 3.808, 83.135%; tC2Q: 0.382, 8.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.680</td>
<td>3.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C85[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RDRF_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C85[1][B]</td>
<td>superserial/COM2/RDRF_s1/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C85[1][B]</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.514%; route: 3.808, 83.135%; tC2Q: 0.382, 8.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.646</td>
<td>3.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C87[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C87[2][B]</td>
<td>superserial/COM2/CMD_REG_3_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C87[2][B]</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.577%; route: 3.774, 83.010%; tC2Q: 0.382, 8.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.646</td>
<td>3.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C87[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C87[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C87[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.577%; route: 3.774, 83.010%; tC2Q: 0.382, 8.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.646</td>
<td>3.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C87[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C87[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C87[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.577%; route: 3.774, 83.010%; tC2Q: 0.382, 8.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>3.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C86[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.587%; route: 3.769, 82.992%; tC2Q: 0.382, 8.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>3.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C86[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.587%; route: 3.769, 82.992%; tC2Q: 0.382, 8.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>3.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C88[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C88[1][A]</td>
<td>superserial/COM2/CMD_REG_5_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C88[1][A]</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.587%; route: 3.769, 82.992%; tC2Q: 0.382, 8.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>3.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C80[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C80[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C80[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.588%; route: 3.769, 82.989%; tC2Q: 0.382, 8.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>3.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C80[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C80[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C80[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.588%; route: 3.769, 82.989%; tC2Q: 0.382, 8.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C81[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C81[3][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C81[3][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.177%; route: 1.433, 78.135%; tC2Q: 0.141, 7.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.501</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C83[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C83[2][A]</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLK</td>
</tr>
<tr>
<td>0.616</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C83[2][A]</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.223%; route: 1.427, 78.063%; tC2Q: 0.141, 7.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.510</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C81[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.154%; route: 1.436, 78.171%; tC2Q: 0.141, 7.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.510</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C81[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C81[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C81[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.154%; route: 1.436, 78.171%; tC2Q: 0.141, 7.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.510</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C81[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C81[1][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C81[1][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.154%; route: 1.436, 78.171%; tC2Q: 0.141, 7.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.510</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C81[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C81[1][A]</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C81[1][A]</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.154%; route: 1.436, 78.171%; tC2Q: 0.141, 7.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C86[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C86[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.177%; route: 1.433, 78.135%; tC2Q: 0.141, 7.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_START_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C86[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_START_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C86[2][A]</td>
<td>superserial/COM2/TX_START_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C86[2][A]</td>
<td>superserial/COM2/TX_START_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.177%; route: 1.433, 78.135%; tC2Q: 0.141, 7.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TDRE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TDRE_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][A]</td>
<td>superserial/COM2/TDRE_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C86[1][A]</td>
<td>superserial/COM2/TDRE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.177%; route: 1.433, 78.135%; tC2Q: 0.141, 7.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.508</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C90[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C90[2][A]</td>
<td>superserial/COM2/CTL_REG_5_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C90[2][A]</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.169%; route: 1.434, 78.147%; tC2Q: 0.141, 7.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.508</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C90[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C90[2][B]</td>
<td>superserial/COM2/CTL_REG_6_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C90[2][B]</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.169%; route: 1.434, 78.147%; tC2Q: 0.141, 7.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.508</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C90[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C90[0][A]</td>
<td>superserial/COM2/CTL_REG_7_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C90[0][A]</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.169%; route: 1.434, 78.147%; tC2Q: 0.141, 7.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.514</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C81[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.123%; route: 1.440, 78.218%; tC2Q: 0.141, 7.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.514</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C81[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C81[0][A]</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C81[0][A]</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.123%; route: 1.440, 78.218%; tC2Q: 0.141, 7.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.512</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C80[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C80[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C80[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.138%; route: 1.438, 78.195%; tC2Q: 0.141, 7.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.512</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C80[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C80[3][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C80[3][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.138%; route: 1.438, 78.195%; tC2Q: 0.141, 7.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.512</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C80[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C80[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C80[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.138%; route: 1.438, 78.195%; tC2Q: 0.141, 7.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.512</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C80[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C80[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C80[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.138%; route: 1.438, 78.195%; tC2Q: 0.141, 7.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.515</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C86[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C86[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.115%; route: 1.441, 78.230%; tC2Q: 0.141, 7.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.515</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C86[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C86[2][A]</td>
<td>superserial/COM2/CMD_REG_4_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C86[2][A]</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.115%; route: 1.441, 78.230%; tC2Q: 0.141, 7.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.515</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C86[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C86[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C86[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.115%; route: 1.441, 78.230%; tC2Q: 0.141, 7.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.529</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C82[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.009%; route: 1.455, 78.394%; tC2Q: 0.141, 7.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.529</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C82[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.009%; route: 1.455, 78.394%; tC2Q: 0.141, 7.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.529</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C82[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C82[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C82[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.009%; route: 1.455, 78.394%; tC2Q: 0.141, 7.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td>superserial/COM2/n67_s2/I0</td>
</tr>
<tr>
<td>1.140</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>2.529</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C82[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2401</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C82[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C82[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 14.009%; route: 1.455, 78.394%; tC2Q: 0.141, 7.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n592_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n592_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n592_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n609_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n609_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n609_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.364</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.196</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2401</td>
<td>clk_logic_w</td>
<td>4.188</td>
<td>2.613</td>
</tr>
<tr>
<td>1553</td>
<td>clk_pixel_w</td>
<td>10.502</td>
<td>2.273</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>32.265</td>
<td>2.176</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>29.401</td>
<td>3.571</td>
</tr>
<tr>
<td>201</td>
<td>a2bus_if.addr[0]</td>
<td>8.548</td>
<td>4.855</td>
</tr>
<tr>
<td>164</td>
<td>n931_6</td>
<td>11.922</td>
<td>2.504</td>
</tr>
<tr>
<td>164</td>
<td>out_l_15_7</td>
<td>30.698</td>
<td>2.913</td>
</tr>
<tr>
<td>156</td>
<td>reset_n_r</td>
<td>11.521</td>
<td>3.139</td>
</tr>
<tr>
<td>139</td>
<td>gpu_pause</td>
<td>11.049</td>
<td>2.260</td>
</tr>
<tr>
<td>136</td>
<td>n869_5</td>
<td>30.922</td>
<td>3.389</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R33C84</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C115</td>
<td>75.00%</td>
</tr>
<tr>
<td>R21C112</td>
<td>75.00%</td>
</tr>
<tr>
<td>R22C116</td>
<td>75.00%</td>
</tr>
<tr>
<td>R24C115</td>
<td>75.00%</td>
</tr>
<tr>
<td>R24C119</td>
<td>75.00%</td>
</tr>
<tr>
<td>R25C120</td>
<td>75.00%</td>
</tr>
<tr>
<td>R41C84</td>
<td>75.00%</td>
</tr>
<tr>
<td>R17C114</td>
<td>73.61%</td>
</tr>
<tr>
<td>R35C83</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
