US	US	PRP	0
20070001758	20070001758	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11172186	11172186	CD	0
20050630	20050630	CD	0
11	11	CD	0
20060101	20060101	CD	0
A	A	DT	0
H	H	NNP	0
03	03	CD	0
F	F	NN	0
3	3	CD	0
45	45	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
330069000	330069000	CD	0
Multiple	Multiple	JJ	B-NP
differential	differential	NN	I-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
and	and	CC	0
method	method	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
compensation	compensation	NN	I-NP
Alexander	Alexander	NNP	I-NP
Alasdair	Alasdair	NNP	I-NP
G	G	NNP	I-NP
.	.	.	I-NP
Andover	Andover	NNP	B-NP
MA	MA	NNP	I-NP
US	US	NNP	0
Malden	Malden	NNP	0
MA	MA	NNP	0
US	US	NNP	0
260	260	CD	0
Bear	Bear	NNP	B-NP
Hill	Hill	NNP	I-NP
Road	Road	NNP	I-NP
Waltham	Waltham	NNP	I-NP
MA	MA	NNP	I-NP
02451-1018	02451-1018	NNP	0
US	US	NNP	0
A	A	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
and	and	CC	0
method	method	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
compensation	compensation	NN	I-NP
which	which	WDT	0
in	in	IN	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
connects	connects	VBZ	0
to	to	TO	0
a	a	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
a	a	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
the	the	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
inverted	inverted	NN	0
,	,	,	0
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
offset	offset	VBN	0
errors	errors	NNS	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
and	and	CC	0
storing	storing	VBG	0
in	in	IN	0
a	a	DT	0
null	null	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
null	null	NN	0
amplifier	amplifier	VBD	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
and	and	CC	0
in	in	IN	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
connecting	connecting	VBG	0
the	the	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
to	to	TO	0
the	the	DT	0
differential	differential	JJ	B-NP
feedback	feedback	JJ	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
and	and	CC	0
storing	storing	VBG	0
in	in	IN	0
the	the	DT	0
main	main	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NNS	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NNS	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
.	.	.	0
This	This	DT	0
invention	invention	NN	0
relates	relates	VBZ	0
to	to	TO	0
a	a	DT	0
method	method	NN	0
and	and	CC	0
apparatus	apparatus	NN	B-NP
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
.	.	.	0
multiple	multiple	JJ	B-NP
differential	differential	NN	I-NP
amplifier	amplifier	NN	I-NP
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
double	double	RB	0
differential	differential	JJ	B-NP
amplifier	amplifier	NN	I-NP
used	used	VBN	0
as	as	IN	0
instrumentation	instrumentation	NN	B-NP
amplifier	amplifier	NN	I-NP
,	,	,	0
typically	typically	RB	0
include	include	VB	0
two	two	CD	0
input	input	NN	B-NP
differential	differential	NN	I-NP
transconductance	transconductance	NN	I-NP
stage	stage	NN	I-NP
connected	connected	VBN	0
in	in	IN	0
shunt	shunt	JJ	0
configuration	configuration	NN	B-NP
.	.	.	0
The	The	DT	0
combination	combination	NN	0
of	of	IN	0
their	their	PRP$	0
current	current	JJ	0
output	output	NN	B-NP
drives	drives	VBZ	0
a	a	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
.	.	.	0
The	The	DT	0
output	output	NN	B-NP
from	from	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
negative	negative	JJ	B-NP
feedback	feedback	JJ	I-NP
resistor	resistor	JJ	I-NP
network	network	NN	I-NP
,	,	,	0
which	which	WDT	0
sets	sets	VBZ	0
the	the	DT	0
gain	gain	NN	0
for	for	IN	0
the	the	DT	0
combined	combined	JJ	0
signal	signal	NN	0
.	.	.	0
An	An	DT	0
advantage	advantage	NN	0
of	of	IN	0
fully	fully	RB	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
path	path	NN	I-NP
is	is	VBZ	0
to	to	TO	0
reject	reject	VB	0
the	the	DT	0
common	common	JJ	0
mode	mode	NN	B-NP
noise	noise	NN	I-NP
or	or	CC	0
interference	interference	NN	B-NP
.	.	.	0
The	The	DT	0
implementation	implementation	NN	B-NP
of	of	IN	0
double	double	JJ	0
differential	differential	NN	B-NP
input	input	NN	I-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
as	as	IN	0
a	a	DT	0
realization	realization	NN	0
of	of	IN	0
this	this	DT	0
practice	practice	NN	0
is	is	VBZ	0
well	well	RB	0
established	established	VBN	0
.	.	.	0
The	The	DT	0
instrumentation	instrumentation	NN	B-NP
amplifier	amplifier	NN	I-NP
operates	operates	VBZ	0
by	by	IN	0
nulling	nulling	VBG	0
the	the	DT	0
difference	difference	NN	0
between	between	IN	0
the	the	DT	0
differential	differential	JJ	B-NP
transconductance	transconductance	JJ	I-NP
stage	stage	NN	I-NP
output	output	NN	I-NP
.	.	.	0
Their	Their	PRP$	0
output	output	NN	B-NP
will	will	MD	0
match	match	VB	0
when	when	WRB	0
their	their	PRP$	0
inputs	inputs	NNS	0
match	match	VBP	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
circuit	circuit	NN	0
,	,	,	0
which	which	WDT	0
nulls	nulls	VBD	0
their	their	PRP$	0
difference	difference	NN	0
,	,	,	0
must	must	MD	0
drive	drive	VB	0
the	the	DT	0
input	input	NN	0
which	which	WDT	0
it	it	PRP	0
controls	controls	VBZ	0
to	to	TO	0
match	match	VB	0
the	the	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
one	one	NN	0
it	it	PRP	0
does	does	VBZ	0
not	not	RB	0
control	control	VB	0
.	.	.	0
In	In	IN	0
such	such	PDT	0
a	a	DT	0
configuration	configuration	NN	B-NP
the	the	DT	0
two	two	CD	0
transconductance	transconductance	CD	B-NP
input	input	NN	I-NP
must	must	MD	0
be	be	VB	0
accurately	accurately	RB	0
matched	matched	VBN	0
.	.	.	0
However	However	RB	0
,	,	,	0
lithographic	lithographic	JJ	B-NP
tolerance	tolerance	NN	I-NP
in	in	IN	0
mask	mask	JJ	0
production	production	NN	0
of	of	IN	0
monolithic	monolithic	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
together	together	RB	0
with	with	IN	0
planar	planar	JJ	B-NP
irregularity	irregularity	NN	I-NP
inherent	inherent	JJ	0
in	in	IN	0
the	the	DT	0
manufacture	manufacture	NN	0
of	of	IN	0
such	such	JJ	0
devices	devices	NNS	0
limit	limit	VBP	0
the	the	DT	0
matching	matching	NN	0
of	of	IN	0
such	such	JJ	0
structures	structures	NNS	0
.	.	.	0
Furthermore	Furthermore	RB	0
,	,	,	0
temperature	temperature	JJ	B-NP
gradient	gradient	NN	I-NP
across	across	IN	0
the	the	DT	0
circuit	circuit	NN	0
during	during	IN	0
operation	operation	NN	0
may	may	MD	0
degrade	degrade	VB	0
the	the	DT	0
matching	matching	NN	0
of	of	IN	0
transconductance	transconductance	NN	B-NP
and	and	CC	0
lead	lead	VB	0
to	to	TO	0
distortion	distortion	VB	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
presently	presently	RB	0
,	,	,	0
while	while	IN	0
offset	offset	VBN	0
error	error	NN	0
can	can	MD	0
be	be	VB	0
and	and	CC	0
is	is	VBZ	0
compensated	compensated	VBN	0
for	for	IN	0
,	,	,	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
is	is	VBZ	0
not	not	RB	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
therefore	therefore	RB	0
an	an	DT	0
object	object	NN	B-NP
of	of	IN	0
this	this	DT	0
invention	invention	NN	0
to	to	TO	0
provide	provide	VB	0
an	an	DT	0
improved	improved	JJ	0
method	method	NN	0
and	and	CC	0
apparatus	apparatus	NN	B-NP
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
a	a	DT	0
further	further	JJ	0
object	object	NN	B-NP
of	of	IN	0
this	this	DT	0
invention	invention	NN	0
to	to	TO	0
provide	provide	VB	0
an	an	DT	0
improved	improved	JJ	0
apparatus	apparatus	NN	B-NP
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
as	as	IN	0
well	well	RB	0
as	as	RB	0
for	for	IN	0
offset	offset	VBN	0
errors	errors	NNS	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
a	a	DT	0
further	further	JJ	0
object	object	NN	B-NP
of	of	IN	0
this	this	DT	0
invention	invention	NN	0
to	to	TO	0
provide	provide	VB	0
an	an	DT	0
improved	improved	JJ	0
method	method	NN	0
and	and	CC	0
apparatus	apparatus	NN	B-NP
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
which	which	WDT	0
compensate	compensate	VBZ	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	JJ	I-NP
due	due	JJ	0
to	to	TO	0
dynamic	dynamic	JJ	0
and	and	CC	0
static	static	JJ	B-NP
effect	effect	NN	I-NP
,	,	,	0
e.g.	e.g.	FW	0
thermal	thermal	FW	0
gradients	gradients	FW	0
,	,	,	0
package	package	NN	B-NP
stress	stress	NN	I-NP
effect	effect	NN	I-NP
and	and	CC	0
other	other	JJ	0
manufacturing	manufacturing	NN	B-NP
tolerance	tolerance	NN	I-NP
,	,	,	0
respectively	respectively	RB	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
a	a	DT	0
further	further	JJ	0
object	object	NN	B-NP
of	of	IN	0
this	this	DT	0
invention	invention	NN	0
to	to	TO	0
provide	provide	VB	0
an	an	DT	0
improved	improved	JJ	0
method	method	NN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
which	which	WDT	0
enables	enables	VBZ	0
the	the	DT	0
use	use	NN	0
of	of	IN	0
lower	lower	JJR	0
tolerance	tolerance	NN	B-NP
component	component	JJ	I-NP
resulting	resulting	VBG	0
in	in	IN	0
lower	lower	JJR	0
area	area	NN	B-NP
requirement	requirement	NN	I-NP
and	and	CC	0
greater	greater	JJR	0
yield	yield	NN	0
.	.	.	0
The	The	DT	0
invention	invention	NN	0
results	results	NNS	0
from	from	IN	0
the	the	DT	0
realization	realization	NN	0
that	that	IN	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
,	,	,	0
e.g.	e.g.	CD	0
double	double	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
and	and	CC	0
greater	greater	JJR	0
can	can	MD	0
be	be	VB	0
compensated	compensated	VBN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
by	by	IN	0
first	first	JJ	0
connecting	connecting	VBG	0
to	to	TO	0
a	a	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
a	a	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
the	the	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
inverted	inverted	NN	0
,	,	,	0
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
offset	offset	VBN	0
errors	errors	NNS	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
and	and	CC	0
storing	storing	VBG	0
in	in	IN	0
a	a	DT	0
null	null	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
and	and	CC	0
second	second	JJ	0
,	,	,	0
connecting	connecting	VBG	0
the	the	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
to	to	TO	0
the	the	DT	0
differential	differential	JJ	B-NP
feedback	feedback	JJ	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
and	and	CC	0
storing	storing	VBG	0
in	in	IN	0
the	the	DT	0
main	main	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	JJ	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
and	and	CC	0
offset	offset	VB	0
error	error	NN	0
.	.	.	0
The	The	DT	0
subject	subject	JJ	0
invention	invention	NN	0
,	,	,	0
however	however	RB	0
,	,	,	0
in	in	IN	0
other	other	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
need	need	VBP	0
not	not	RB	0
achieve	achieve	VB	0
all	all	PDT	0
these	these	DT	0
objectives	objectives	NNS	0
and	and	CC	0
the	the	DT	0
claims	claims	NNS	0
hereof	hereof	NN	0
should	should	MD	0
not	not	RB	0
be	be	VB	0
limited	limited	VBN	0
to	to	TO	0
structures	structures	NNS	0
or	or	CC	0
methods	methods	NNS	0
capable	capable	JJ	0
of	of	IN	0
achieving	achieving	VBG	0
these	these	DT	0
objectives	objectives	NNS	0
.	.	.	0
This	This	DT	0
invention	invention	NN	0
features	features	VBZ	0
a	a	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
with	with	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
compensation	compensation	NN	I-NP
including	including	VBG	0
a	a	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
having	having	VBG	0
a	a	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
and	and	CC	0
a	a	DT	0
differential	differential	JJ	B-NP
feedback	feedback	JJ	I-NP
input	input	NN	I-NP
and	and	CC	0
a	a	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
having	having	VBG	0
a	a	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
and	and	CC	0
a	a	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
.	.	.	0
There	There	EX	0
is	is	VBZ	0
a	a	DT	0
null	null	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
and	and	CC	0
a	a	DT	0
main	main	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
.	.	.	0
The	The	DT	0
switching	switching	JJ	0
system	system	NN	0
connects	connects	VBZ	0
to	to	TO	0
the	the	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	NN	0
amplifier	amplifier	VBD	0
the	the	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
inverted	inverted	NN	0
,	,	,	0
in	in	IN	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
offset	offset	VBN	0
errors	errors	NNS	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
and	and	CC	0
stores	stores	NNS	0
in	in	IN	0
the	the	DT	0
null	null	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
the	the	DT	0
output	output	NN	B-NP
signal	signal	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	B-NP
compensation	compensation	NN	I-NP
for	for	IN	0
the	the	DT	0
offset	offset	VBN	0
effort	effort	NN	0
and	and	CC	0
nulling	nulling	JJ	B-NP
amplifier	amplifier	NN	I-NP
transconductance	transconductance	JJ	I-NP
mismatch	mismatch	NN	I-NP
.	.	.	0
In	In	IN	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
the	the	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
differential	differential	JJ	B-NP
feedback	feedback	JJ	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
and	and	CC	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NNS	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
error	error	NN	I-NP
is	is	VBZ	0
stored	stored	VBN	0
in	in	IN	0
the	the	DT	0
main	main	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
to	to	TO	0
compensate	compensate	VB	0
for	for	IN	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
.	.	.	0
In	In	IN	0
a	a	DT	0
preferred	preferred	JJ	0
embodiment	embodiment	NNS	0
each	each	DT	0
amplifier	amplifier	NN	0
may	may	MD	0
includes	includes	VB	0
at	at	IN	0
least	least	JJS	0
two	two	CD	0
transconductance	transconductance	CD	B-NP
amplifier	amplifier	NN	I-NP
.	.	.	0
The	The	DT	0
storage	storage	NN	B-NP
device	device	NN	I-NP
may	may	MD	0
include	include	VB	0
hold	hold	VB	0
capacitors	capacitors	VBN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
amplifier	amplifier	NN	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
double	double	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
.	.	.	0
The	The	DT	0
invention	invention	NN	0
also	also	RB	0
features	features	VBZ	0
a	a	DT	0
method	method	NN	0
of	of	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
a	a	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
.	.	.	0
In	In	IN	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
the	the	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
inverted	inverted	NN	0
,	,	,	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
a	a	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
offset	offset	VBN	0
errors	errors	NNS	0
in	in	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
.	.	.	0
The	The	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
.	.	.	0
In	In	IN	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
the	the	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
differential	differential	JJ	B-NP
feedback	feedback	JJ	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
and	and	CC	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
.	.	.	0
The	The	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
represents	represents	VBZ	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NNS	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
.	.	.	0
In	In	IN	0
a	a	DT	0
preferred	preferred	JJ	0
embodiment	embodiment	NNS	0
each	each	DT	0
amplifier	amplifier	NN	0
may	may	MD	0
have	have	VB	0
at	at	IN	0
least	least	JJS	0
two	two	CD	0
transconductance	transconductance	CD	B-NP
amplifier	amplifier	NN	I-NP
.	.	.	0
The	The	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
in	in	IN	0
each	each	DT	0
phase	phase	NN	0
may	may	MD	0
be	be	VB	0
stored	stored	VBN	0
in	in	IN	0
a	a	DT	0
storage	storage	NN	B-NP
device	device	NN	I-NP
.	.	.	0
The	The	DT	0
storage	storage	NN	B-NP
device	device	NN	I-NP
may	may	MD	0
include	include	VB	0
hold	hold	VB	0
capacitor	capacitor	NN	B-NP
.	.	.	0
Each	Each	DT	0
of	of	IN	0
the	the	DT	0
amplifiers	amplifiers	NNS	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
double	double	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
.	.	.	0
other	other	JJ	B-NP
object	object	NN	I-NP
,	,	,	0
features	features	NNS	0
and	and	CC	0
advantages	advantages	NNS	0
will	will	MD	0
occur	occur	VB	0
to	to	TO	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
from	from	IN	0
the	the	DT	0
following	following	JJ	0
description	description	NN	0
of	of	IN	0
a	a	DT	0
preferred	preferred	JJ	0
embodiment	embodiment	NN	0
and	and	CC	0
the	the	DT	0
accompanying	accompanying	JJ	0
drawings	drawings	NNS	0
,	,	,	0
in	in	IN	0
which	which	WDT	0
:	:	:	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
schematic	schematic	JJ	B-NP
diagram	diagram	NN	I-NP
of	of	IN	0
a	a	DT	0
prior	prior	JJ	0
art	art	NN	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
;	;	:	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
schematic	schematic	JJ	B-NP
diagram	diagram	NN	I-NP
of	of	IN	0
a	a	DT	0
prior	prior	JJ	0
art	art	NN	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
with	with	IN	0
a	a	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
and	and	CC	0
a	a	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
in	in	IN	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
of	of	IN	0
operation	operation	NN	0
;	;	:	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
a	a	DT	0
schematic	schematic	JJ	B-NP
diagram	diagram	NN	I-NP
of	of	IN	0
the	the	DT	0
prior	prior	JJ	0
art	art	NN	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
of	of	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
in	in	IN	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
of	of	IN	0
operation	operation	NN	0
;	;	:	0
FIG.	FIG.	CD	0
4	4	CD	0
is	is	VBZ	0
a	a	DT	0
schematic	schematic	JJ	B-NP
diagram	diagram	NN	I-NP
of	of	IN	0
a	a	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
with	with	IN	0
a	a	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
and	and	CC	0
a	a	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
in	in	IN	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
of	of	IN	0
operation	operation	NN	0
according	according	VBG	0
to	to	TO	0
this	this	DT	0
invention	invention	NN	0
;	;	:	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
a	a	DT	0
schematic	schematic	JJ	B-NP
diagram	diagram	NN	I-NP
of	of	IN	0
the	the	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
of	of	IN	0
FIG.	FIG.	CD	0
4	4	CD	0
in	in	IN	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
of	of	IN	0
operation	operation	NN	0
according	according	VBG	0
to	to	TO	0
this	this	DT	0
invention	invention	NN	0
;	;	:	0
FIG.	FIG.	CD	0
6	6	CD	0
is	is	VBZ	0
a	a	DT	0
more	more	RBR	0
detailed	detailed	JJ	0
schematic	schematic	NNS	0
view	view	VBP	0
similar	similar	JJ	0
to	to	TO	0
FIG.	FIG.	CD	0
4	4	CD	0
showing	showing	VBG	0
the	the	DT	0
switching	switching	JJ	0
system	system	NN	0
set	set	VBN	0
for	for	IN	0
the	the	DT	0
first	first	JJ	0
phase	phase	NN	0
;	;	:	0
FIG.	FIG.	CD	0
7	7	CD	0
is	is	VBZ	0
a	a	DT	0
schematic	schematic	JJ	B-NP
view	view	NN	I-NP
similar	similar	JJ	0
to	to	TO	0
FIG.	FIG.	CD	0
6	6	CD	0
showing	showing	VBG	0
the	the	DT	0
switching	switching	JJ	0
system	system	NN	0
set	set	VBN	0
for	for	IN	0
the	the	DT	0
second	second	JJ	0
phase	phase	NN	0
;	;	:	0
and	and	CC	0
FIG.	FIG.	CD	0
8	8	CD	0
is	is	VBZ	0
an	an	DT	0
illustration	illustration	NN	B-NP
of	of	IN	0
the	the	DT	0
timing	timing	NN	0
signals	signals	NNS	0
for	for	IN	0
establishing	establishing	VBG	0
the	the	DT	0
phases	phases	NNS	0
.	.	.	0
Aside	Aside	RB	0
from	from	IN	0
the	the	DT	0
preferred	preferred	JJ	0
embodiment	embodiment	NN	0
or	or	CC	0
embodiments	embodiments	NNS	0
disclosed	disclosed	VBD	0
below	below	RB	0
,	,	,	0
this	this	DT	0
invention	invention	NN	0
is	is	VBZ	0
capable	capable	JJ	0
of	of	IN	0
other	other	JJ	0
embodiments	embodiments	NN	0
and	and	CC	0
of	of	IN	0
being	being	VBG	0
practiced	practiced	VBN	0
or	or	CC	0
being	being	VBG	0
carried	carried	VBN	0
out	out	RP	0
in	in	IN	0
various	various	JJ	0
ways	ways	NNS	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
understood	understood	VBN	0
that	that	IN	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
in	in	IN	0
its	its	PRP$	0
application	application	NN	0
to	to	TO	0
the	the	DT	0
details	details	NNS	0
of	of	IN	0
construction	construction	NN	B-NP
and	and	CC	0
the	the	DT	0
arrangements	arrangements	NNS	0
of	of	IN	0
components	components	NNS	0
set	set	VBD	0
forth	forth	RB	0
in	in	IN	0
the	the	DT	0
following	following	JJ	0
description	description	NN	0
or	or	CC	0
illustrated	illustrated	VBN	0
in	in	IN	0
the	the	DT	0
drawings	drawings	NNS	0
.	.	.	0
If	If	IN	0
only	only	RB	0
one	one	CD	0
embodiment	embodiment	NN	0
is	is	VBZ	0
described	described	VBN	0
herein	herein	NN	0
,	,	,	0
the	the	DT	0
claims	claims	NNS	0
hereof	hereof	NNS	0
are	are	VBP	0
not	not	RB	0
to	to	TO	0
be	be	VB	0
limited	limited	VBN	0
to	to	TO	0
that	that	DT	0
embodiment	embodiment	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
claims	claims	NNS	0
hereof	hereof	NNS	0
are	are	VBP	0
not	not	RB	0
to	to	TO	0
be	be	VB	0
read	read	VBN	0
restrictively	restrictively	VBN	0
unless	unless	IN	0
there	there	EX	0
is	is	VBZ	0
clear	clear	JJ	0
and	and	CC	0
convincing	convincing	JJ	0
evidence	evidence	NN	0
manifesting	manifesting	VBD	0
a	a	DT	0
certain	certain	JJ	0
exclusion	exclusion	NN	0
,	,	,	0
restriction	restriction	NN	0
,	,	,	0
or	or	CC	0
disclaimer	disclaimer	NN	0
.	.	.	0
There	There	EX	0
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
a	a	DT	0
prior	prior	JJ	0
art	art	NN	0
,	,	,	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	VBD	I-NP
10	10	CD	0
including	including	VBG	B-NP
transconductance	transconductance	CD	I-NP
amplifier	amplifier	NN	I-NP
12	12	CD	0
and	and	CC	0
14	14	CD	0
,	,	,	0
summing	summing	JJ	0
circuit	circuit	NN	0
16	16	CD	0
,	,	,	0
gain	gain	NN	B-NP
amplifier	amplifier	VBD	I-NP
18	18	CD	0
,	,	,	0
and	and	CC	0
feedback	feedback	JJ	B-NP
circuit	circuit	NN	I-NP
19	19	CD	0
including	including	VBG	B-NP
feedback	feedback	CD	I-NP
resistor	resistor	CD	I-NP
20	20	CD	0
,	,	,	0
and	and	CC	0
gain	gain	NN	B-NP
resistor	resistor	VBD	I-NP
22	22	CD	0
.	.	.	0
Feedback	Feedback	JJ	B-NP
circuit	circuit	NN	I-NP
19	19	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
reference	reference	NN	0
23	23	CD	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
ground	ground	NN	0
,	,	,	0
zero	zero	CD	0
,	,	,	0
or	or	CC	0
any	any	DT	0
suitable	suitable	JJ	0
reference	reference	NN	0
.	.	.	0
In	In	IN	0
operation	operation	NN	0
a	a	DT	0
fully	fully	RB	0
differential	differential	JJ	B-NP
input	input	NN	I-NP
signal	signal	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
on	on	IN	0
differential	differential	CD	B-NP
input	input	NN	I-NP
24	24	CD	0
and	and	CC	0
26	26	CD	0
to	to	TO	0
transconductance	transconductance	CD	B-NP
amplifier	amplifier	CD	I-NP
12	12	CD	0
.	.	.	0
Its	Its	PRP$	0
output	output	NN	B-NP
is	is	VBZ	0
summed	summed	VBN	0
in	in	IN	0
summing	summing	JJ	0
circuit	circuit	NN	0
16	16	CD	0
with	with	IN	0
the	the	DT	0
output	output	NN	B-NP
from	from	IN	0
transconductance	transconductance	CD	B-NP
amplifier	amplifier	CD	I-NP
14	14	CD	0
whose	whose	WP$	0
differential	differential	JJ	B-NP
input	input	NN	I-NP
signal	signal	NN	I-NP
on	on	IN	0
lines	lines	NNS	0
28	28	CD	0
and	and	CC	0
30	30	CD	0
is	is	VBZ	0
provided	provided	VBN	0
by	by	IN	0
the	the	DT	0
feedback	feedback	JJ	B-NP
circuit	circuit	NN	I-NP
19	19	CD	0
,	,	,	0
including	including	VBG	B-NP
feedback	feedback	CD	I-NP
resistor	resistor	CD	I-NP
20	20	CD	0
and	and	CC	0
gain	gain	NN	B-NP
resistor	resistor	VBD	I-NP
22	22	CD	0
.	.	.	0
Any	Any	DT	0
difference	difference	NN	0
between	between	IN	0
the	the	DT	0
transconductance	transconductance	CD	B-NP
amplifier	amplifier	NN	I-NP
output	output	NN	I-NP
12	12	CD	0
and	and	CC	0
14	14	CD	0
will	will	MD	0
be	be	VB	0
reflected	reflected	VBN	0
in	in	IN	0
the	the	DT	0
output	output	NN	B-NP
from	from	IN	0
summing	summing	JJ	0
circuit	circuit	NN	0
16	16	CD	0
.	.	.	0
This	This	DT	0
output	output	NN	B-NP
is	is	VBZ	0
amplified	amplified	VBN	0
by	by	IN	0
gain	gain	NN	B-NP
amplifier	amplifier	VBD	I-NP
18	18	CD	0
and	and	CC	0
provided	provided	VBN	0
to	to	TO	0
the	the	DT	0
output	output	NN	B-NP
32	32	CD	0
.	.	.	0
This	This	DT	0
output	output	NN	B-NP
is	is	VBZ	0
fed	fed	VBN	0
back	back	RP	0
through	through	IN	0
feedback	feedback	JJ	B-NP
circuit	circuit	NN	I-NP
19	19	CD	0
.	.	.	0
With	With	IN	0
resistors	resistors	CD	0
20	20	CD	0
and	and	CC	0
22	22	CD	0
acting	acting	VBG	0
as	as	IN	0
a	a	DT	0
voltage	voltage	NN	0
divider	divider	VBD	0
the	the	DT	0
scaled	scaled	VBN	0
down	down	RP	0
feedback	feedback	JJ	B-NP
signal	signal	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
at	at	IN	0
inputs	inputs	CD	0
28	28	CD	0
and	and	CC	0
30	30	CD	0
to	to	TO	0
transconductance	transconductance	CD	B-NP
amplifier	amplifier	CD	I-NP
14	14	CD	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
feedback	feedback	JJ	B-NP
signal	signal	NN	I-NP
on	on	IN	0
differential	differential	CD	B-NP
input	input	NN	I-NP
28	28	CD	0
and	and	CC	0
30	30	CD	0
is	is	VBZ	0
equivalent	equivalent	JJ	0
to	to	TO	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
input	input	NN	B-NP
signal	signal	NN	I-NP
on	on	IN	0
differential	differential	CD	B-NP
input	input	NN	I-NP
24	24	CD	0
and	and	CC	0
26	26	CD	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
summing	summing	JJ	0
circuits	circuits	NNS	0
16	16	CD	0
is	is	VBZ	0
zeroed	zeroed	VBN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
gain	gain	NN	B-NP
amplifier	amplifier	VBD	I-NP
output	output	NN	I-NP
18	18	CD	0
remains	remains	VBZ	0
unchanged	unchanged	JJ	0
,	,	,	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
output	output	NN	B-NP
signal	signal	NN	I-NP
at	at	IN	0
output	output	NN	B-NP
32	32	CD	0
is	is	VBZ	0
a	a	DT	0
direct	direct	JJ	0
function	function	NN	0
of	of	IN	0
the	the	DT	0
input	input	NN	B-NP
signal	signal	NN	I-NP
at	at	IN	0
differential	differential	CD	B-NP
input	input	NN	I-NP
24	24	CD	0
and	and	CC	0
26	26	CD	0
.	.	.	0
Since	Since	IN	0
this	this	DT	0
double	double	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	VBD	I-NP
10	10	CD	0
has	has	VBZ	0
a	a	DT	0
fully	fully	RB	0
differential	differential	JJ	B-NP
input	input	NN	I-NP
common	common	JJ	0
mode	mode	NN	B-NP
noise	noise	NN	I-NP
is	is	VBZ	0
eliminated	eliminated	VBN	0
.	.	.	0
FIGS.	FIGS.	CD	0
2	2	CD	0
and	and	CC	0
3	3	CD	0
show	show	NN	0
a	a	DT	0
schematic	schematic	JJ	B-NP
diagram	diagram	NN	I-NP
of	of	IN	0
a	a	DT	0
prior	prior	JJ	0
art	art	NN	B-NP
differential	differential	NN	I-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
36	36	CD	0
which	which	WDT	0
includes	includes	VBZ	0
two	two	CD	0
such	such	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
10a	10a	CD	0
and	and	CC	0
10aa	10aa	CD	0
configured	configured	NN	0
to	to	TO	0
eliminate	eliminate	VB	0
offset	offset	VBN	0
errors	errors	NNS	0
.	.	.	0
One	One	CD	0
of	of	IN	0
the	the	DT	0
amplifiers	amplifiers	JJ	0
10a	10a	NN	0
,	,	,	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
is	is	VBZ	0
a	a	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
the	the	DT	0
other	other	JJ	0
10aa	10aa	NN	0
is	is	VBZ	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
represents	represents	VBZ	0
the	the	DT	0
system	system	NN	0
in	in	IN	0
phase	phase	NN	0
1	1	CD	0
operation	operation	NN	0
;	;	:	0
FIG.	FIG.	CD	0
3	3	CD	0
shows	shows	NNS	0
the	the	DT	0
system	system	NN	0
in	in	IN	0
phase	phase	NN	0
2	2	CD	0
operation	operation	NN	0
.	.	.	0
In	In	IN	0
FIGS.	FIGS.	CD	0
2	2	CD	0
and	and	CC	0
3	3	CD	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
amplifiers	amplifiers	JJ	0
10a	10a	NN	0
and	and	CC	0
10aa	10aa	NNP	0
are	are	VBP	0
shown	shown	VBN	0
as	as	IN	0
having	having	VBG	0
only	only	RB	0
two	two	CD	0
inputs	inputs	NNS	0
,	,	,	0
but	but	CC	0
this	this	DT	0
is	is	VBZ	0
for	for	IN	0
simplification	simplification	NN	B-NP
and	and	CC	0
ease	ease	VB	0
of	of	IN	0
understanding	understanding	VBG	0
only	only	RB	0
,	,	,	0
as	as	IN	0
each	each	DT	0
actually	actually	RB	0
has	has	VBZ	0
four	four	CD	0
inputs	inputs	NNS	0
as	as	RB	0
shown	shown	VBN	0
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
amplifier	amplifier	CD	0
10	10	CD	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
.	.	.	0
In	In	IN	0
phase	phase	NN	0
1	1	CD	0
operation	operation	NN	0
,	,	,	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
the	the	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
24a	24a	CD	0
,	,	,	0
26a	26a	CD	0
to	to	TO	0
null	null	VB	0
amplifier	amplifier	JJ	0
10a	10a	NN	0
are	are	VBP	0
shorted	shorted	VBN	0
together	together	RB	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
input	input	NN	B-NP
signal	signal	NN	I-NP
is	is	VBZ	0
zero	zero	CD	0
.	.	.	0
Any	Any	DT	0
signal	signal	NN	0
at	at	IN	0
the	the	DT	0
output	output	NN	B-NP
40	40	CD	0
represents	represents	VBZ	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
of	of	IN	0
null	null	FW	0
amplifier	amplifier	FW	0
10a	10a	FW	0
.	.	.	0
This	This	DT	0
value	value	NN	0
is	is	VBZ	0
stored	stored	VBN	0
in	in	IN	0
storage	storage	NN	B-NP
device	device	NN	I-NP
42	42	CD	0
which	which	WDT	0
may	may	MD	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
be	be	VB	0
a	a	DT	0
holding	holding	NN	B-NP
capacitor	capacitor	NN	I-NP
and	and	CC	0
delivered	delivered	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
44	44	CD	0
of	of	IN	0
null	null	FW	0
amplifier	amplifier	FW	0
10a	10a	FW	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
null	null	NN	0
amplifier	amplifier	NNS	0
10a	10a	VBP	0
now	now	RB	0
provides	provides	VBZ	0
an	an	DT	0
output	output	NN	B-NP
at	at	IN	0
40	40	CD	0
which	which	WDT	0
is	is	VBZ	0
compensated	compensated	VBN	0
for	for	IN	0
offset	offset	VBN	0
error	error	NN	0
.	.	.	0
Main	Main	JJ	0
amplifier	amplifier	NNS	0
10aa	10aa	VBP	0
also	also	RB	0
has	has	VBZ	0
a	a	DT	0
storage	storage	NN	B-NP
device	device	NN	I-NP
such	such	JJ	0
as	as	IN	0
a	a	DT	0
hold	hold	NN	0
capacitor	capacitor	VBD	0
46	46	CD	0
associated	associated	VBN	0
with	with	IN	0
it	it	PRP	0
and	and	CC	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
48	48	CD	0
of	of	IN	0
main	main	JJ	0
amplifier	amplifier	JJ	0
10aa	10aa	NN	0
.	.	.	0
In	In	IN	0
phase	phase	NN	0
2	2	CD	0
,	,	,	0
FIG.	FIG.	CD	0
3	3	CD	0
,	,	,	0
null	null	FW	0
amplifier	amplifier	FW	0
10a	10a	FW	0
is	is	VBZ	0
now	now	RB	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
same	same	JJ	0
signal	signal	NN	B-NP
input	input	NN	I-NP
as	as	IN	0
main	main	JJ	0
amplifier	amplifier	JJ	0
10aa	10aa	NN	0
is	is	VBZ	0
at	at	IN	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
24aa	24aa	CD	0
and	and	CC	0
26aa	26aa	NNP	0
.	.	.	0
Now	Now	RB	0
null	null	JJ	0
amplifier	amplifier	NNS	0
10a	10a	VBP	0
having	having	VBG	0
already	already	RB	0
been	been	VBN	0
compensated	compensated	VBN	0
for	for	IN	0
offset	offset	VBN	0
error	error	NN	0
provides	provides	VBZ	0
its	its	PRP$	0
output	output	NN	B-NP
on	on	IN	0
line	line	NN	0
40	40	CD	0
to	to	TO	0
be	be	VB	0
stored	stored	VBN	0
on	on	IN	0
hold	hold	NN	0
capacitor	capacitor	VBD	0
46	46	CD	0
and	and	CC	0
delivered	delivered	VBN	0
to	to	TO	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
48	48	CD	0
of	of	IN	0
main	main	JJ	0
amplifier	amplifier	JJ	0
10aa	10aa	NN	0
to	to	TO	0
compensate	compensate	VB	0
for	for	IN	0
its	its	PRP$	0
offset	offset	JJ	B-NP
error	error	NN	I-NP
so	so	RB	0
that	that	IN	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
main	main	JJ	0
amplifier	amplifier	NNS	0
10aa	10aa	VBP	0
appearing	appearing	VBG	0
at	at	IN	0
32a	32a	NNP	0
is	is	VBZ	0
also	also	RB	0
compensated	compensated	VBN	0
for	for	IN	0
offset	offset	VBN	0
error	error	NN	0
.	.	.	0
While	While	IN	0
the	the	DT	0
shorting	shorting	NN	0
of	of	IN	0
the	the	DT	0
input	input	NN	0
to	to	TO	0
null	null	VB	0
amplifier	amplifier	JJ	0
10a	10a	NN	0
,	,	,	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
prior	prior	JJ	0
art	art	NN	0
works	works	VBZ	0
well	well	RB	0
to	to	TO	0
determine	determine	VB	0
and	and	CC	0
compensate	compensate	VB	0
for	for	IN	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
it	it	PRP	0
obscures	obscures	VBZ	0
or	or	CC	0
prevents	prevents	JJ	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
compensation	compensation	NN	I-NP
because	because	IN	0
with	with	IN	0
a	a	DT	0
shorted	shorted	NN	0
or	or	CC	0
zero	zero	CD	0
input	input	NN	0
the	the	DT	0
mismatch	mismatch	NN	B-NP
between	between	IN	0
the	the	DT	0
transconductance	transconductance	JJ	B-NP
amplifier	amplifier	NN	I-NP
does	does	VBZ	0
not	not	RB	0
appear	appear	VB	0
.	.	.	0
However	However	RB	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
this	this	DT	0
invention	invention	NN	0
that	that	IN	0
problem	problem	NN	0
is	is	VBZ	0
overcome	overcome	VBN	0
as	as	IN	0
both	both	PDT	0
the	the	DT	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
as	as	IN	0
well	well	RB	0
as	as	IN	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
is	is	VBZ	0
compensated	compensated	VBN	0
for	for	IN	0
.	.	.	0
This	This	DT	0
is	is	VBZ	0
done	done	VBN	0
by	by	IN	0
applying	applying	VBG	0
in	in	IN	0
phase	phase	NN	0
1	1	CD	0
the	the	DT	0
same	same	JJ	0
input	input	NN	0
(	(	-LRB-	0
for	for	IN	0
example	example	NN	0
the	the	DT	0
input	input	NN	B-NP
signal	signal	NN	I-NP
)	)	-RRB-	0
in	in	IN	0
inverted	inverted	JJ	0
form	form	NN	0
to	to	TO	0
both	both	DT	0
transconductance	transconductance	JJ	B-NP
amplifier	amplifier	NN	I-NP
12b	12b	NN	0
,	,	,	0
14b	14b	NNP	0
,	,	,	0
FIG.	FIG.	CD	0
4	4	CD	0
,	,	,	0
of	of	IN	0
null	null	JJ	0
amplifier	amplifier	NNS	0
10b	10b	VBP	0
instead	instead	RB	0
of	of	IN	0
shorting	shorting	VBG	0
together	together	RP	0
its	its	PRP$	0
inputs	inputs	NNS	0
.	.	.	0
This	This	DT	0
still	still	RB	0
effects	effects	VBZ	0
a	a	DT	0
balanced	balanced	JJ	0
input	input	NN	0
which	which	WDT	0
allows	allows	VBZ	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
to	to	TO	0
be	be	VB	0
determined	determined	VBN	0
and	and	CC	0
compensated	compensated	VBN	0
for	for	IN	0
but	but	CC	0
it	it	PRP	0
also	also	RB	0
provides	provides	VBZ	0
a	a	DT	0
non-zero	non-zero	JJ	B-NP
input	input	NN	I-NP
so	so	RB	0
that	that	IN	0
any	any	DT	0
mismatch	mismatch	NN	B-NP
in	in	IN	0
transconductance	transconductance	NN	B-NP
of	of	IN	0
amplifiers	amplifiers	JJ	0
12b	12b	NN	0
and	and	CC	0
14b	14b	NNP	0
will	will	MD	0
appear	appear	VB	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
null	null	JJ	0
amplifier	amplifier	JJ	0
10b	10b	NN	0
in	in	IN	0
phase	phase	NN	0
1	1	CD	0
,	,	,	0
FIG.	FIG.	CD	0
4	4	CD	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
stored	stored	VBN	0
in	in	IN	0
a	a	DT	0
null	null	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
,	,	,	0
hold	hold	VBP	0
capacitor	capacitor	JJ	0
42b	42b	NN	0
,	,	,	0
and	and	CC	0
supplied	supplied	VBN	0
to	to	TO	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
44b	44b	NN	0
,	,	,	0
represents	represents	VBZ	0
compensation	compensation	NN	B-NP
for	for	IN	0
both	both	PDT	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
the	the	DT	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
of	of	IN	0
null	null	FW	0
amplifier	amplifier	FW	0
10b	10b	FW	0
.	.	.	0
In	In	IN	0
phase	phase	NN	0
1	1	CD	0
in	in	IN	0
main	main	JJ	0
amplifier	amplifier	NNS	0
10bb	10bb	VBP	0
the	the	DT	0
differential	differential	JJ	B-NP
feedback	feedback	NN	I-NP
input	input	NN	I-NP
28bb	28bb	FW	0
and	and	CC	0
30bb	30bb	CD	0
of	of	IN	0
transconductance	transconductance	FW	0
amplifier	amplifier	FW	0
12bb	12bb	FW	0
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
feedback	feedback	VB	0
circuit	circuit	NN	0
19b	19b	NN	0
and	and	CC	0
the	the	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
24bb	24bb	CD	0
,	,	,	0
26bb	26bb	NNP	0
are	are	VBP	0
connected	connected	VBN	0
directly	directly	RB	0
to	to	TO	0
the	the	DT	0
input	input	NN	0
.	.	.	0
Also	Also	RB	0
in	in	IN	0
phase	phase	NN	0
1	1	CD	0
the	the	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
directly	directly	RB	0
to	to	TO	0
differential	differential	VB	B-NP
input	input	NN	I-NP
28b	28b	NN	0
and	and	CC	0
30b	30b	CD	0
of	of	IN	0
transconductance	transconductance	CD	0
amplifier	amplifier	CD	0
12b	12b	CD	0
,	,	,	0
but	but	CC	0
inverted	inverted	VBN	0
to	to	TO	0
the	the	DT	0
other	other	JJ	0
differential	differential	NN	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
24b	24b	CD	0
,	,	,	0
26b	26b	NNP	0
of	of	IN	0
transconductance	transconductance	FW	0
amplifier	amplifier	FW	0
14b	14b	FW	0
in	in	FW	0
null	null	FW	0
amplifier	amplifier	FW	0
10b	10b	FW	0
.	.	.	0
In	In	IN	0
phase	phase	NN	0
2	2	CD	0
,	,	,	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
the	the	DT	0
input	input	NN	B-NP
signal	signal	NN	I-NP
is	is	VBZ	0
delivered	delivered	VBN	0
to	to	TO	0
inputs	inputs	CD	0
24b	24b	CD	0
,	,	,	0
26b	26b	NNP	0
of	of	IN	0
null	null	JJ	0
amplifier	amplifier	JJ	0
10b	10b	NN	0
and	and	CC	0
inputs	inputs	CD	0
24bb	24bb	CD	0
,	,	,	0
26bb	26bb	NNP	0
of	of	IN	0
main	main	JJ	0
amplifier	amplifier	JJ	0
10bb	10bb	NN	0
,	,	,	0
while	while	IN	0
inputs	inputs	CD	0
28b	28b	CD	0
,	,	,	0
30b	30b	NNP	0
of	of	IN	0
null	null	JJ	0
amplifier	amplifier	JJ	0
10b	10b	NN	0
and	and	CC	0
inputs	inputs	CD	0
28bb	28bb	CD	0
,	,	,	0
30bb	30bb	NNP	0
of	of	IN	0
main	main	JJ	0
amplifier	amplifier	NN	0
10bb	10bb	RB	0
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
feedback	feedback	VB	0
circuit	circuit	NN	0
19b	19b	NN	0
.	.	.	0
The	The	DT	0
output	output	NN	B-NP
of	of	IN	0
null	null	FW	0
amplifier	amplifier	FW	0
10b	10b	FW	0
is	is	VBZ	0
now	now	RB	0
stored	stored	VBN	0
in	in	IN	0
main	main	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
,	,	,	0
hold	hold	VBP	0
capacitor	capacitor	JJ	0
46b	46b	NN	0
,	,	,	0
and	and	CC	0
delivered	delivered	VBN	0
to	to	TO	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
48b	48b	NN	0
of	of	IN	0
main	main	JJ	0
amplifier	amplifier	JJ	0
10bb	10bb	NN	0
to	to	TO	0
compensate	compensate	VB	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
as	as	IN	0
well	well	RB	0
as	as	RB	0
offset	offset	VBN	0
error	error	NN	0
.	.	.	0
The	The	DT	0
two	two	CD	0
different	different	JJ	0
phase	phase	NN	0
operations	operations	NNS	0
,	,	,	0
phase	phase	NN	0
1	1	CD	0
,	,	,	0
FIG.	FIG.	CD	0
4	4	CD	0
and	and	CC	0
phase	phase	NN	0
2	2	CD	0
,	,	,	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
demonstrate	demonstrate	VB	0
the	the	DT	0
conditions	conditions	NNS	0
of	of	IN	0
the	the	DT	0
system	system	NN	0
36a	36a	NN	0
in	in	IN	0
each	each	DT	0
of	of	IN	0
those	those	DT	0
phases	phases	NNS	0
.	.	.	0
In	In	IN	0
actuality	actuality	VBG	B-NP
these	these	DT	0
two	two	CD	0
states	states	NNS	0
or	or	CC	0
conditions	conditions	NNS	0
are	are	VBP	0
effected	effected	VBN	0
by	by	IN	0
means	means	NNS	0
of	of	IN	0
switching	switching	VBG	B-NP
system	system	NN	I-NP
50	50	CD	0
,	,	,	0
FIG.	FIG.	CD	0
6	6	CD	0
,	,	,	0
which	which	WDT	0
includes	includes	VBZ	0
signal	signal	NN	0
switching	switching	VBG	B-NP
circuit	circuit	NN	I-NP
52	52	CD	0
,	,	,	0
54	54	CD	0
,	,	,	0
feedback	feedback	VBZ	0
switching	switching	VBG	B-NP
circuit	circuit	NN	I-NP
56	56	CD	0
,	,	,	0
58	58	CD	0
and	and	CC	0
nulling	nulling	JJ	B-NP
switching	switching	NN	I-NP
circuit	circuit	NN	I-NP
60	60	CD	0
,	,	,	0
and	and	CC	0
62	62	CD	0
which	which	WDT	0
are	are	VBP	0
operated	operated	VBN	0
in	in	IN	0
phase	phase	NN	0
1	1	CD	0
and	and	CC	0
phase	phase	NN	0
2	2	CD	0
as	as	IN	0
indicated	indicated	VBN	0
in	in	IN	0
the	the	DT	0
drawing	drawing	NN	0
.	.	.	0
The	The	DT	0
phase	phase	NN	0
signals	signals	NNS	0
,	,	,	0
phase	phase	NN	0
1	1	CD	0
70	70	CD	0
,	,	,	0
phase	phase	NN	0
2	2	CD	0
72	72	CD	0
,	,	,	0
FIG.	FIG.	CD	0
6	6	CD	0
,	,	,	0
are	are	VBP	0
provided	provided	VBN	0
by	by	IN	0
a	a	DT	0
clock	clock	NN	0
circuit	circuit	NN	0
74	74	CD	0
.	.	.	0
In	In	IN	0
phase	phase	NN	0
1	1	CD	0
,	,	,	0
FIG.	FIG.	CD	0
6	6	CD	0
,	,	,	0
switch	switch	VB	0
52	52	CD	0
and	and	CC	0
54	54	CD	0
are	are	VBP	0
in	in	IN	0
the	the	DT	0
position	position	NN	0
shown	shown	VBN	0
so	so	RB	0
that	that	IN	0
null	null	FW	0
amplifier	amplifier	FW	0
10b	10b	FW	0
receives	receives	VBZ	0
the	the	DT	0
input	input	NN	B-NP
signal	signal	NN	I-NP
at	at	IN	0
inputs	inputs	JJ	0
24b	24b	NN	0
and	and	CC	0
26b	26b	NNP	0
and	and	CC	0
the	the	DT	0
inverted	inverted	JJ	0
input	input	NN	B-NP
signal	signal	NN	I-NP
at	at	IN	0
inputs	inputs	JJ	0
28b	28b	NN	0
and	and	CC	0
30b	30b	NNP	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
also	also	RB	0
in	in	IN	0
phase	phase	NN	0
1	1	CD	0
switch	switch	CD	0
60	60	CD	0
is	is	VBZ	0
in	in	IN	0
the	the	DT	0
position	position	NN	0
as	as	IN	0
shown	shown	VBN	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
compensating	compensating	JJ	0
output	output	NN	B-NP
from	from	IN	0
null	null	FW	0
amplifier	amplifier	FW	0
10b	10b	FW	0
is	is	VBZ	0
stored	stored	VBN	0
on	on	IN	0
hold	hold	NN	0
capacitor	capacitor	VBD	0
42b	42b	CD	0
and	and	CC	0
provided	provided	VBN	0
to	to	TO	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
44b	44b	NN	0
of	of	IN	0
null	null	FW	0
amplifier	amplifier	FW	0
10b	10b	FW	0
thereby	thereby	FW	0
compensating	compensating	FW	0
for	for	IN	0
its	its	PRP$	0
own	own	JJ	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
and	and	CC	0
offset	offset	VB	0
error	error	NN	0
.	.	.	0
In	In	IN	0
phase	phase	NN	0
1	1	CD	0
switches	switches	CD	0
56	56	CD	0
,	,	,	0
58	58	CD	0
and	and	CC	0
62	62	CD	0
are	are	VBP	0
open	open	RB	0
as	as	RB	0
shown	shown	VBN	0
.	.	.	0
In	In	IN	0
phase	phase	NN	0
2	2	CD	0
,	,	,	0
FIG.	FIG.	CD	0
7	7	CD	0
,	,	,	0
switches	switches	VBZ	0
52	52	CD	0
and	and	CC	0
54	54	CD	0
are	are	VBP	0
open	open	JJ	0
and	and	CC	0
switches	switches	VBZ	0
56	56	CD	0
and	and	CC	0
58	58	CD	0
are	are	VBP	0
closed	closed	VBN	0
so	so	RB	0
now	now	RB	0
the	the	DT	0
feedback	feedback	JJ	B-NP
input	input	NN	I-NP
of	of	IN	0
main	main	JJ	0
amplifier	amplifier	NN	0
10bb	10bb	RB	0
are	are	VBP	0
provided	provided	VBN	0
to	to	TO	0
the	the	DT	0
feedback	feedback	JJ	B-NP
input	input	NN	I-NP
28b	28b	NN	0
and	and	CC	0
30b	30b	CD	0
of	of	IN	0
null	null	FW	0
amplifier	amplifier	FW	0
10b	10b	FW	0
.	.	.	0
Switches	Switches	NNP	0
52	52	CD	0
and	and	CC	0
54	54	CD	0
are	are	VBP	0
open	open	RB	0
as	as	RB	0
is	is	VBZ	0
switch	switch	VB	0
60	60	CD	0
but	but	CC	0
now	now	RB	0
switch	switch	VB	0
62	62	CD	0
is	is	VBZ	0
closed	closed	VBN	0
and	and	CC	0
so	so	RB	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
null	null	FW	0
amplifier	amplifier	FW	0
10b	10b	FW	0
is	is	VBZ	0
stored	stored	VBN	0
on	on	IN	0
hold	hold	NN	0
capacitor	capacitor	VBD	0
46b	46b	CD	0
and	and	CC	0
provided	provided	VBN	0
to	to	TO	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
48b	48b	NN	0
of	of	IN	0
main	main	JJ	0
amplifier	amplifier	JJ	0
10bb	10bb	NN	0
,	,	,	0
thereby	thereby	RB	0
compensating	compensating	VBN	0
for	for	IN	0
its	its	PRP$	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
as	as	IN	0
well	well	RB	0
as	as	IN	0
its	its	PRP$	0
offset	offset	JJ	B-NP
error	error	NN	I-NP
.	.	.	0
While	While	IN	0
storage	storage	NN	B-NP
device	device	NN	I-NP
42b	42b	NNP	0
and	and	CC	0
46b	46b	NNP	0
are	are	VBP	0
shown	shown	VBN	0
as	as	RB	0
hold	hold	VB	0
capacitors	capacitors	VBN	0
any	any	DT	0
suitable	suitable	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
will	will	MD	0
do	do	VB	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
this	this	DT	0
signal	signal	NN	0
may	may	MD	0
be	be	VB	0
run	run	VBN	0
through	through	IN	0
an	an	DT	0
analog	analog	NN	0
to	to	TO	0
digital	digital	JJ	B-NP
converter	converter	NN	I-NP
then	then	RB	0
stored	stored	VBN	0
in	in	IN	0
a	a	DT	0
digital	digital	JJ	B-NP
storage	storage	NN	I-NP
where	where	WRB	0
it	it	PRP	0
can	can	MD	0
be	be	VB	0
operated	operated	VBN	0
on	on	IN	0
more	more	RBR	0
easily	easily	RB	0
and	and	CC	0
then	then	RB	0
returned	returned	VBN	0
through	through	IN	0
a	a	DT	0
digital	digital	JJ	B-NP
to	to	TO	0
analog	analog	VB	0
converter	converter	NN	0
for	for	IN	0
input	input	NN	0
to	to	TO	0
the	the	DT	0
amplifiers	amplifiers	JJ	0
10b	10b	NN	0
and	and	CC	0
10bb	10bb	NNP	0
.	.	.	0
The	The	DT	0
phase	phase	NN	0
1	1	CD	0
80	80	CD	0
and	and	CC	0
phase	phase	NN	0
2	2	CD	0
82	82	CD	0
,	,	,	0
FIG.	FIG.	CD	0
8	8	CD	0
,	,	,	0
signals	signals	NNS	0
are	are	VBP	0
shown	shown	VBN	0
as	as	IN	0
non-overlapping	non-overlapping	JJ	B-NP
timing	timing	NN	I-NP
signal	signal	JJ	I-NP
.	.	.	0
Phase	Phase	NNP	0
1	1	CD	0
80	80	CD	0
closes	closes	VBZ	0
the	the	DT	0
relevant	relevant	JJ	0
switches	switches	NNS	0
during	during	IN	0
the	the	DT	0
compensation	compensation	NN	B-NP
of	of	IN	0
null	null	JJ	0
amplifier	amplifier	NNS	0
10b	10b	VBP	0
as	as	RB	0
indicated	indicated	VBN	0
at	at	IN	0
positive	positive	JJ	B-NP
pulse	pulse	NN	I-NP
84	84	CD	0
and	and	CC	0
86	86	CD	0
,	,	,	0
for	for	IN	0
example	example	NN	0
.	.	.	0
In	In	IN	0
phase	phase	NN	0
2	2	CD	0
the	the	DT	0
compensation	compensation	NN	B-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
takes	takes	VBZ	0
place	place	NN	0
during	during	IN	0
the	the	DT	0
positive	positive	JJ	B-NP
level	level	JJ	I-NP
of	of	IN	0
pulses	pulses	CD	0
88	88	CD	0
,	,	,	0
90	90	CD	0
,	,	,	0
92	92	CD	0
,	,	,	0
for	for	IN	0
example	example	NN	0
.	.	.	0
Although	Although	IN	0
specific	specific	JJ	0
features	features	NNS	0
of	of	IN	0
the	the	DT	0
invention	invention	NNS	0
are	are	VBP	0
shown	shown	VBN	0
in	in	IN	0
some	some	DT	0
drawings	drawings	NNS	0
and	and	CC	0
not	not	RB	0
in	in	IN	0
others	others	NNS	0
,	,	,	0
this	this	DT	0
is	is	VBZ	0
for	for	IN	0
convenience	convenience	NN	0
only	only	RB	0
as	as	IN	0
each	each	DT	0
feature	feature	NN	0
may	may	MD	0
be	be	VB	0
combined	combined	VBN	0
with	with	IN	0
any	any	DT	0
or	or	CC	0
all	all	DT	0
of	of	IN	0
the	the	DT	0
other	other	JJ	0
features	features	NNS	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
The	The	DT	0
words	words	NNS	0
including	including	VBG	0
,	,	,	0
comprising	comprising	VBG	0
,	,	,	0
having	having	VBG	0
,	,	,	0
and	and	CC	0
with	with	IN	0
as	as	RB	0
used	used	VBN	0
herein	herein	NNS	0
are	are	VBP	0
to	to	TO	0
be	be	VB	0
interpreted	interpreted	VBN	0
broadly	broadly	RB	0
and	and	CC	0
comprehensively	comprehensively	NNS	0
and	and	CC	0
are	are	VBP	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
any	any	DT	0
physical	physical	JJ	B-NP
interconnection	interconnection	NN	I-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
any	any	DT	0
embodiments	embodiments	NN	0
disclosed	disclosed	VBN	0
in	in	IN	0
the	the	DT	0
subject	subject	JJ	0
application	application	NN	0
are	are	VBP	0
not	not	RB	0
to	to	TO	0
be	be	VB	0
taken	taken	VBN	0
as	as	IN	0
the	the	DT	0
only	only	JJ	0
possible	possible	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
any	any	DT	0
amendment	amendment	NN	0
presented	presented	VBN	0
during	during	IN	0
the	the	DT	0
prosecution	prosecution	NN	0
of	of	IN	0
the	the	DT	0
patent	patent	NN	0
application	application	NN	0
for	for	IN	0
this	this	DT	0
patent	patent	NN	0
is	is	VBZ	0
not	not	RB	0
a	a	DT	0
disclaimer	disclaimer	NN	0
of	of	IN	0
any	any	DT	0
claim	claim	NN	0
element	element	NN	0
presented	presented	VBN	0
in	in	IN	0
the	the	DT	0
application	application	NN	0
as	as	IN	0
filed	filed	VBN	0
:	:	:	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
cannot	cannot	VBZ	0
reasonably	reasonably	RB	0
be	be	VB	0
expected	expected	VBN	0
to	to	TO	0
draft	draft	VB	0
a	a	DT	0
claim	claim	NN	0
that	that	WDT	0
would	would	MD	0
literally	literally	RB	0
encompass	encompass	VB	0
all	all	DT	0
possible	possible	JJ	0
equivalents	equivalents	NNS	0
,	,	,	0
many	many	JJ	0
equivalents	equivalents	NNS	0
will	will	MD	0
be	be	VB	0
unforeseeable	unforeseeable	VBN	0
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
the	the	DT	0
amendment	amendment	NN	0
and	and	CC	0
are	are	VBP	0
beyond	beyond	IN	0
a	a	DT	0
fair	fair	JJ	0
interpretation	interpretation	NN	B-NP
of	of	IN	0
what	what	WP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
surrendered	surrendered	VBN	0
(	(	-LRB-	0
if	if	IN	0
anything	anything	NN	0
)	)	-RRB-	0
,	,	,	0
the	the	DT	0
rationale	rationale	NN	0
underlying	underlying	VBG	0
the	the	DT	0
amendment	amendment	NN	0
may	may	MD	0
bear	bear	VB	0
no	no	DT	0
more	more	JJR	0
than	than	IN	0
a	a	DT	0
tangential	tangential	JJ	B-NP
relation	relation	NN	I-NP
to	to	TO	0
many	many	JJ	0
equivalents	equivalents	NNS	0
,	,	,	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
there	there	EX	0
are	are	VBP	0
many	many	JJ	0
other	other	JJ	0
reasons	reasons	NNS	0
the	the	DT	0
applicant	applicant	NN	0
can	can	MD	0
not	not	RB	0
be	be	VB	0
expected	expected	VBN	0
to	to	TO	0
describe	describe	VB	0
certain	certain	JJ	0
insubstantial	insubstantial	JJ	B-NP
substitute	substitute	NN	I-NP
for	for	IN	0
any	any	DT	0
claim	claim	NN	0
element	element	NN	0
amended	amended	VBD	0
.	.	.	0
Other	Other	JJ	0
embodiments	embodiments	NN	0
will	will	MD	0
occur	occur	VB	0
to	to	TO	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
and	and	CC	0
are	are	VBP	0
within	within	IN	0
the	the	DT	0
following	following	JJ	0
claims	claims	NNS	0
.	.	.	0
What	What	WP	0
is	is	VBZ	0
claimed	claimed	VBN	0
is	is	VBZ	0
:	:	:	0
1	1	LS	0
.	.	.	0
A	A	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
with	with	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
compensation	compensation	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
having	having	VBG	0
a	a	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
and	and	CC	0
a	a	DT	0
differential	differential	JJ	B-NP
feedback	feedback	JJ	I-NP
input	input	NN	I-NP
;	;	:	0
a	a	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
having	having	VBG	0
a	a	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
and	and	CC	0
a	a	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
;	;	:	0
a	a	DT	0
null	null	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
said	said	VBD	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
a	a	DT	0
main	main	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
said	said	VBD	0
main	main	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
a	a	DT	0
switching	switching	JJ	0
system	system	NN	0
for	for	IN	0
connecting	connecting	VBG	0
to	to	TO	0
said	said	VBD	0
switched	switched	VBN	B-NP
input	input	NN	I-NP
differential	differential	VBN	I-NP
of	of	IN	0
said	said	VBD	0
null	null	JJ	0
amplifier	amplifier	NN	0
said	said	VBD	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
of	of	IN	0
said	said	VBD	0
main	main	JJ	0
amplifier	amplifier	JJ	B-NP
inverted	inverted	NN	I-NP
in	in	IN	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
offset	offset	VBN	0
errors	errors	NNS	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
said	said	VBD	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
and	and	CC	0
storing	storing	VBG	0
in	in	IN	0
said	said	VBD	0
null	null	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
said	said	VBD	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	B-NP
compensation	compensation	NN	I-NP
for	for	IN	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
said	said	VBD	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
and	and	CC	0
in	in	IN	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
connecting	connecting	NNS	0
said	said	VBD	0
switched	switched	VBN	B-NP
input	input	NN	I-NP
differential	differential	VBN	I-NP
of	of	IN	0
said	said	VBD	0
null	null	JJ	0
amplifier	amplifier	NN	0
to	to	TO	0
said	said	VBD	0
differential	differential	JJ	B-NP
feedback	feedback	JJ	I-NP
input	input	NN	I-NP
of	of	IN	0
said	said	VBD	0
main	main	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
and	and	CC	0
storing	storing	VBG	0
in	in	IN	0
said	said	VBD	0
main	main	JJ	0
storage	storage	NN	B-NP
device	device	NN	I-NP
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
said	said	VBD	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NNS	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
error	error	NN	I-NP
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
of	of	IN	0
said	said	VBD	0
main	main	JJ	0
amplifier.	amplifier.	CD	0
2	2	CD	0
.	.	.	0
The	The	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
with	with	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
compensation	compensation	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
in	in	IN	0
which	which	WDT	0
each	each	DT	0
amplifier	amplifier	NN	0
has	has	VBZ	0
at	at	IN	0
least	least	JJS	0
two	two	CD	0
transconductance	transconductance	CD	B-NP
amplifier	amplifier	NN	I-NP
3	3	CD	0
.	.	.	0
The	The	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
with	with	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
compensation	compensation	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
in	in	IN	0
which	which	WDT	0
said	said	VBD	0
storage	storage	NN	B-NP
device	device	NN	I-NP
include	include	VBP	0
hold	hold	VB	0
capacitor	capacitor	NN	B-NP
4	4	CD	0
.	.	.	0
The	The	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
with	with	IN	0
transconductance	transconductance	JJ	B-NP
mismatches	mismatches	JJ	I-NP
compensation	compensation	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
in	in	IN	0
which	which	WDT	0
each	each	DT	0
of	of	IN	0
said	said	VBD	0
amplifiers	amplifiers	RB	0
is	is	VBZ	0
a	a	DT	0
double	double	JJ	0
differential	differential	NN	B-NP
amplifier.	amplifier.	CD	I-NP
5	5	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
of	of	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
a	a	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
in	in	IN	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
connecting	connecting	VBG	0
to	to	TO	0
a	a	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
a	a	DT	0
null	null	NN	0
amplifier	amplifier	VBD	0
the	the	DT	0
differential	differential	JJ	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	JJ	B-NP
inverted	inverted	NN	I-NP
for	for	IN	0
compensating	compensating	NN	0
for	for	IN	0
offset	offset	VBN	0
errors	errors	NNS	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
and	and	CC	0
connecting	connecting	VBG	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
null	null	NN	0
amplifier	amplifier	VBD	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
;	;	:	0
and	and	CC	0
in	in	IN	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
connecting	connecting	VBG	0
the	the	DT	0
switched	switched	VBD	B-NP
input	input	NN	I-NP
differential	differential	NN	I-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
to	to	TO	0
the	the	DT	0
differential	differential	JJ	B-NP
feedback	feedback	JJ	I-NP
input	input	NN	I-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
and	and	CC	0
connecting	connecting	VBG	0
to	to	TO	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NN	0
,	,	,	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
null	null	JJ	0
amplifier	amplifier	NN	0
representing	representing	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
for	for	IN	0
the	the	DT	0
main	main	JJ	0
amplifier	amplifier	NNS	0
offset	offset	VBN	0
error	error	NN	0
and	and	CC	0
transconductance	transconductance	CD	B-NP
mismatch.	mismatch.	CD	I-NP
6	6	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
a	a	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
of	of	IN	0
claim	claim	NN	0
5	5	CD	0
in	in	IN	0
which	which	WDT	0
each	each	DT	0
amplifier	amplifier	NN	0
has	has	VBZ	0
at	at	IN	0
least	least	JJS	0
two	two	CD	0
transconductance	transconductance	CD	B-NP
amplifier	amplifier	NN	I-NP
7	7	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
a	a	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
of	of	IN	0
claim	claim	NN	0
5	5	CD	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
said	said	VBD	0
null	null	JJ	0
amplifier	amplifier	NN	0
in	in	IN	0
each	each	DT	0
phase	phase	NN	0
is	is	VBZ	0
stored	stored	VBN	0
in	in	IN	0
a	a	DT	0
storage	storage	NN	B-NP
device.	device.	CD	I-NP
8	8	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
a	a	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
of	of	IN	0
claim	claim	NN	0
7	7	CD	0
in	in	IN	0
which	which	WDT	0
said	said	VBD	0
storage	storage	NN	B-NP
device	device	NN	I-NP
include	include	VBP	0
hold	hold	VB	0
capacitor	capacitor	NN	B-NP
9	9	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
compensating	compensating	NN	0
for	for	IN	0
transconductance	transconductance	JJ	B-NP
mismatch	mismatch	NN	I-NP
in	in	IN	0
a	a	DT	0
multiple	multiple	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
system	system	NN	I-NP
of	of	IN	0
claim	claim	NN	0
5	5	CD	0
in	in	IN	0
which	which	WDT	0
each	each	DT	0
of	of	IN	0
said	said	VBD	0
amplifiers	amplifiers	RB	0
is	is	VBZ	0
a	a	DT	0
double	double	JJ	0
differential	differential	NN	B-NP
amplifier	amplifier	NN	I-NP
.	.	.	0
