

================================================================
== Vivado HLS Report for 'int_32_div29'
================================================================
* Date:           Tue Jul 31 15:58:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+-----+-----+-----+-----+---------+
        |                           |                 |  Latency  |  Interval | Pipeline|
        |          Instance         |      Module     | min | max | min | max |   Type  |
        +---------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_lut_div29_chunk_fu_80  |lut_div29_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div29_chunk_fu_87  |lut_div29_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    3276|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     270|
|Register         |        -|      -|      81|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      81|    3546|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------+---------+-------+---+------+
    |          Instance         |      Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------+-----------------+---------+-------+---+------+
    |grp_lut_div29_chunk_fu_80  |lut_div29_chunk  |        0|      0|  0|  1638|
    |grp_lut_div29_chunk_fu_87  |lut_div29_chunk  |        0|      0|  0|  1638|
    +---------------------------+-----------------+---------+-------+---+------+
    |Total                      |                 |        0|      0|  0|  3276|
    +---------------------------+-----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  85|         17|    1|         17|
    |grp_lut_div29_chunk_fu_80_d_V     |  85|         17|    1|         17|
    |grp_lut_div29_chunk_fu_80_r_in_V  |  15|          3|    5|         15|
    |grp_lut_div29_chunk_fu_87_d_V     |  85|         17|    1|         17|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 270|         54|    8|         66|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  16|   0|   16|          0|
    |q_chunk_V_10_reg_607  |   1|   0|    1|          0|
    |q_chunk_V_11_reg_612  |   1|   0|    1|          0|
    |q_chunk_V_12_reg_617  |   1|   0|    1|          0|
    |q_chunk_V_13_reg_622  |   1|   0|    1|          0|
    |q_chunk_V_14_reg_627  |   1|   0|    1|          0|
    |q_chunk_V_15_reg_632  |   1|   0|    1|          0|
    |q_chunk_V_16_reg_637  |   1|   0|    1|          0|
    |q_chunk_V_17_reg_642  |   1|   0|    1|          0|
    |q_chunk_V_18_reg_647  |   1|   0|    1|          0|
    |q_chunk_V_19_reg_652  |   1|   0|    1|          0|
    |q_chunk_V_1_reg_412   |   1|   0|    1|          0|
    |q_chunk_V_20_reg_657  |   1|   0|    1|          0|
    |q_chunk_V_21_reg_662  |   1|   0|    1|          0|
    |q_chunk_V_22_reg_667  |   1|   0|    1|          0|
    |q_chunk_V_23_reg_672  |   1|   0|    1|          0|
    |q_chunk_V_24_reg_677  |   1|   0|    1|          0|
    |q_chunk_V_25_reg_682  |   1|   0|    1|          0|
    |q_chunk_V_26_reg_687  |   1|   0|    1|          0|
    |q_chunk_V_27_reg_692  |   1|   0|    1|          0|
    |q_chunk_V_28_reg_697  |   1|   0|    1|          0|
    |q_chunk_V_29_reg_702  |   1|   0|    1|          0|
    |q_chunk_V_2_reg_567   |   1|   0|    1|          0|
    |q_chunk_V_3_reg_572   |   1|   0|    1|          0|
    |q_chunk_V_4_reg_577   |   1|   0|    1|          0|
    |q_chunk_V_5_reg_582   |   1|   0|    1|          0|
    |q_chunk_V_6_reg_587   |   1|   0|    1|          0|
    |q_chunk_V_7_reg_592   |   1|   0|    1|          0|
    |q_chunk_V_8_reg_597   |   1|   0|    1|          0|
    |q_chunk_V_9_reg_602   |   1|   0|    1|          0|
    |q_chunk_V_reg_407     |   1|   0|    1|          0|
    |reg_110               |   5|   0|    5|          0|
    |tmp_10_reg_457        |   1|   0|    1|          0|
    |tmp_11_reg_462        |   1|   0|    1|          0|
    |tmp_12_reg_467        |   1|   0|    1|          0|
    |tmp_13_reg_472        |   1|   0|    1|          0|
    |tmp_14_reg_477        |   1|   0|    1|          0|
    |tmp_15_reg_482        |   1|   0|    1|          0|
    |tmp_16_reg_487        |   1|   0|    1|          0|
    |tmp_17_reg_492        |   1|   0|    1|          0|
    |tmp_18_reg_497        |   1|   0|    1|          0|
    |tmp_19_reg_502        |   1|   0|    1|          0|
    |tmp_20_reg_507        |   1|   0|    1|          0|
    |tmp_21_reg_512        |   1|   0|    1|          0|
    |tmp_22_reg_517        |   1|   0|    1|          0|
    |tmp_23_reg_522        |   1|   0|    1|          0|
    |tmp_24_reg_527        |   1|   0|    1|          0|
    |tmp_25_reg_532        |   1|   0|    1|          0|
    |tmp_26_reg_537        |   1|   0|    1|          0|
    |tmp_27_reg_542        |   1|   0|    1|          0|
    |tmp_28_reg_547        |   1|   0|    1|          0|
    |tmp_29_reg_552        |   1|   0|    1|          0|
    |tmp_2_reg_417         |   1|   0|    1|          0|
    |tmp_30_reg_557        |   1|   0|    1|          0|
    |tmp_31_reg_562        |   1|   0|    1|          0|
    |tmp_3_reg_422         |   1|   0|    1|          0|
    |tmp_4_reg_427         |   1|   0|    1|          0|
    |tmp_5_reg_432         |   1|   0|    1|          0|
    |tmp_6_reg_437         |   1|   0|    1|          0|
    |tmp_7_reg_442         |   1|   0|    1|          0|
    |tmp_8_reg_447         |   1|   0|    1|          0|
    |tmp_9_reg_452         |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  81|   0|   81|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | int_32_div29 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | int_32_div29 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | int_32_div29 | return value |
|ap_done    | out |    1| ap_ctrl_hs | int_32_div29 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | int_32_div29 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | int_32_div29 | return value |
|ap_return  | out |   32| ap_ctrl_hs | int_32_div29 | return value |
|in_V       |  in |   32|   ap_none  |     in_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

