0.7
2020.2
Oct 14 2022
05:07:14
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/AESL_axi_master_gmem.v,1708816860,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/AESL_axi_slave_control.v,1708816860,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax.autotb.v,1708816860,systemVerilog,,,/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/fifo_para.vh,apatb_atax_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax.v,1708816848,systemVerilog,,,,atax,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax_atax_Pipeline_VITIS_LOOP_43_1.v,1708816847,systemVerilog,,,,atax_atax_Pipeline_VITIS_LOOP_43_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax_atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4.v,1708816847,systemVerilog,,,,atax_atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax_atax_Pipeline_VITIS_LOOP_63_5.v,1708816848,systemVerilog,,,,atax_atax_Pipeline_VITIS_LOOP_63_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax_control_s_axi.v,1708816848,systemVerilog,,,,atax_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax_flow_control_loop_pipe_sequential_init.v,1708816848,systemVerilog,,,,atax_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax_fmul_32ns_32ns_32_2_max_dsp_1.v,1708816848,systemVerilog,,,,atax_fmul_32ns_32ns_32_2_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax_gmem_m_axi.v,1708816848,systemVerilog,,,,atax_gmem_m_axi;atax_gmem_m_axi_fifo;atax_gmem_m_axi_load;atax_gmem_m_axi_mem;atax_gmem_m_axi_read;atax_gmem_m_axi_reg_slice;atax_gmem_m_axi_srl;atax_gmem_m_axi_store;atax_gmem_m_axi_throttle;atax_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax_uitofp_32ns_32_2_no_dsp_1.v,1708816848,systemVerilog,,,,atax_uitofp_32ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/atax_vla_u9_23fixp1_RAM_AUTO_1R1W.v,1708816848,systemVerilog,,,,atax_vla_u9_23fixp1_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/csv_file_dump.svh,1708816860,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/dataflow_monitor.sv,1708816860,systemVerilog,/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/upc_loop_interface.svh,,/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/dump_file_agent.svh;/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/csv_file_dump.svh;/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/sample_agent.svh;/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/loop_sample_agent.svh;/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/sample_manager.svh;/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/nodf_module_monitor.svh;/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/upc_loop_interface.svh;/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/dump_file_agent.svh,1708816860,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/fifo_para.vh,1708816860,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/ip/xil_defaultlib/atax_fmul_32ns_32ns_32_2_max_dsp_1_ip.v,1708816881,systemVerilog,,,,atax_fmul_32ns_32ns_32_2_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/ip/xil_defaultlib/atax_uitofp_32ns_32_2_no_dsp_1_ip.v,1708816883,systemVerilog,,,,atax_uitofp_32ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/loop_sample_agent.svh,1708816860,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/nodf_module_interface.svh,1708816860,verilog,,,,nodf_module_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/nodf_module_monitor.svh,1708816860,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/sample_agent.svh,1708816860,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/sample_manager.svh,1708816860,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/upc_loop_interface.svh,1708816860,verilog,,,,upc_loop_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/atax/proj_atax/solution1/sim/verilog/upc_loop_monitor.svh,1708816860,verilog,,,,,,,,,,,,
