# OpenLANE-Workshop
The workshop on SoC design planning in Openlane flow using the latest Google-SkyWater 130nm process node.


<br />
<p align="center">

  ![](images/PD.png)

  <h3 align="center">Advanced Physical Design - OpenLANE Workshop</h3>
</p>
<!-- TABLE OF CONTENTS -->
<details open="open">
  <summary>Table of Contents</summary>
  <ol>
    <li>
      <a href="#about-the-project">About The Project</a>
    </li>
     <li>
      <a href="#day-1-introduction-to-physical-design-flow-and-open-source-eda">Day 1 Introduction to Physical Design Flow and Open Source EDA </a>
      <ul>
        <li><a href="#rtl-to-gdsii-process">RTL to GDSII Process</a></li>
        <li><a href="#openlane-asic-flow">OpenLANE ASIC Flow</a></li>
        <li><a href="#skywater-files">Skywater Files</a></li>
        <li><a href="#design-preparation">Design preparation</a></li>
        <li><a href="#synthesis">Synthesis</a></li>
      </ul>
    </li>    
  </ol>
</details>
  
<!-- ABOUT THE PROJECT -->
## About The Project

This project gives an interactive tutorial of OpenLANE Flow using the latest Google-SkyWater 130nm process node which is conducted by VSD-IAT.

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault, OpenPhySyn, SPEF-Extractor and custom methodology scripts for design exploration and optimization. It is a tool started for true open source tape-out experience and comes with APACHE version 2.0 . The goal of OpenLANE is to produce clean GDSII without any human intervention. OpenLANE is tuned for Skywater 130nm open-source PDK and can be used to produce hard macros and chips.

<!-- Day 1 Introduction to Physical Design Flow and Open Source EDA -->
## Day 1 Introduction to Physical Design Flow and Open Source EDA
