 
set ::env(PROJECT_NAME) aes_128_192_256
set ::env(DESIGN_TOP) aes_enc
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/aes_128_192_256/rtl/enc
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/aes_128_192_256/rtl/enc/aes_enc.vhdl
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
