module ALU(
	input [7:0]
		a,
		b,
	input [2:0]sel,
	output reg zeroFlag,
	output reg [7:0]res
);
assign zeroFlag = 0;
always @*
begin
	case(sel)
		3'b000:	//Seleccion Suma
			res = a+b;
			if(res == 8'b0)
				zeroFlag = 1;
		3'b001:	//Seleccion Resta
			res = a-b;
		3'b100:	//Seleccion Multiplicacion
			res = a*b;
		3'b010:	//Seleccion Division
			res = a/b;
		3'b011:	//Seleccion AND
			res = a&b;
		3'b111:	//Seleccion OR
			res = a|b;
		3'b111:	//Seleccion NAND
			res = ~(a&b);
		default:
			res = 0;
	endcase
end
endmodule