// Seed: 3641039658
module module_0;
  parameter id_1 = 1 & 1;
  wire id_2;
  wire id_3;
  ;
endmodule
module module_1;
  logic id_1 = -1;
  wand  id_2;
  module_0 modCall_1 ();
  assign id_1 = 1;
  assign id_2 = id_1;
  logic id_3;
  ;
  assign id_2 = -1;
  always_latch id_3 <= id_2;
endmodule
module module_2 (
    output wand id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6,
    output tri id_7,
    output wor id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri0 id_11
);
  logic id_13;
  ;
  module_0 modCall_1 ();
  logic id_14;
endmodule
