<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HDL_Praktikum.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ADDA.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADDA.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADDA_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADDA_TEST_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADDA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADDA_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROL_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CONTROL_UNIT.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CONTROL_UNIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL_UNIT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEBOUNCE.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DEBOUNCE.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DEBOUNCE.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DEBOUNCE.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DEBOUNCE.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DEBOUNCE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DEBOUNCE_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEBOUNCE_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FREQ_DIVIDER.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="FREQ_DIVIDER.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FREQ_DIVIDER.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FREQ_DIVIDER.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FREQ_DIVIDER.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FREQ_DIVIDER_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MEMORY.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MEMORY.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORY_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMORY_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MEMORY_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORY_TEST_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMORY_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORY_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SEV_SEG_MUX.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEV_SEG_MUX.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TOP_ENTITY.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOP_ENTITY.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="TOP_ENTITY.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOP_ENTITY.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_ENTITY.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOP_ENTITY.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TOP_ENTITY.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOP_ENTITY.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TOP_ENTITY.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TOP_ENTITY.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TOP_ENTITY.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_ENTITY.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TOP_ENTITY.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP_ENTITY.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOP_ENTITY.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TOP_ENTITY.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TOP_ENTITY.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TOP_ENTITY.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TOP_ENTITY.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="TOP_ENTITY.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TOP_ENTITY.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOP_ENTITY.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_ENTITY_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_ENTITY_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_ENTITY_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_ENTITY_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_ENTITY_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TOP_ENTITY_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ENTITY_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ENTITY_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TOP_ENTITY_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TOP_ENTITY_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ENTITY_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_ENTITY_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TOP_ENTITY_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TOP_ENTITY_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ENTITY_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VOLUME_CNT.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="VOLUME_CNT.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VOLUME_CNT.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VOLUME_CNT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="VOLUME_CNT.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VOLUME_CNT.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_entity.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_entity.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_entity.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1435153479" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1435153479">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435147859" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1435147859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435148737" xil_pn:in_ck="2249221324978020134" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1435148737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADDA.vhd"/>
      <outfile xil_pn:name="ADDA_TEST.vhd"/>
      <outfile xil_pn:name="CONTROL_TEST.vhd"/>
      <outfile xil_pn:name="CONTROL_UNIT.vhd"/>
      <outfile xil_pn:name="DEBOUNCE.vhd"/>
      <outfile xil_pn:name="DEBOUNCE_TEST.vhd"/>
      <outfile xil_pn:name="FREQ_DIVIDER.vhd"/>
      <outfile xil_pn:name="MEMORY.vhd"/>
      <outfile xil_pn:name="MEMORY_TEST.vhd"/>
      <outfile xil_pn:name="SEV_SEG_MUX.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1435148737" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3633393061600419346" xil_pn:start_ts="1435148737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435148739" xil_pn:in_ck="85220408511105947" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8152112477310578068" xil_pn:start_ts="1435148737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_ENTITY.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1435147861" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7575757860005311752" xil_pn:start_ts="1435147861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435148739" xil_pn:in_ck="7523637574733922983" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1435148739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADDA.vhd"/>
      <outfile xil_pn:name="ADDA_TEST.vhd"/>
      <outfile xil_pn:name="CONTROL_TEST.vhd"/>
      <outfile xil_pn:name="CONTROL_UNIT.vhd"/>
      <outfile xil_pn:name="DEBOUNCE.vhd"/>
      <outfile xil_pn:name="DEBOUNCE_TEST.vhd"/>
      <outfile xil_pn:name="FREQ_DIVIDER.vhd"/>
      <outfile xil_pn:name="MEMORY.vhd"/>
      <outfile xil_pn:name="MEMORY_TEST.vhd"/>
      <outfile xil_pn:name="SEV_SEG_MUX.vhd"/>
      <outfile xil_pn:name="TOP_ENTITY.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1435148743" xil_pn:in_ck="7523637574733922983" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1589173911565480636" xil_pn:start_ts="1435148739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MEMORY_TEST_beh.prj"/>
      <outfile xil_pn:name="MEMORY_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1435148743" xil_pn:in_ck="7203231258810133506" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6078379927260405015" xil_pn:start_ts="1435148743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MEMORY_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1435153403" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1435153403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435155364" xil_pn:in_ck="85220408511105947" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4440365332930366426" xil_pn:start_ts="1435155362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_ENTITY.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1435153405" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7575757860005311752" xil_pn:start_ts="1435153405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435153405" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1435153405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435153405" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9212062141404263836" xil_pn:start_ts="1435153405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435153405" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1435153405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435153405" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1868224901751826222" xil_pn:start_ts="1435153405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435155990" xil_pn:in_ck="7337923492422283374" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9051393458784028255" xil_pn:start_ts="1435155980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_ENTITY.jhd"/>
      <outfile xil_pn:name="TOP_ENTITY.lso"/>
      <outfile xil_pn:name="TOP_ENTITY.ngc"/>
      <outfile xil_pn:name="TOP_ENTITY.ngr"/>
      <outfile xil_pn:name="TOP_ENTITY.prj"/>
      <outfile xil_pn:name="TOP_ENTITY.stx"/>
      <outfile xil_pn:name="TOP_ENTITY.syr"/>
      <outfile xil_pn:name="TOP_ENTITY.xst"/>
      <outfile xil_pn:name="TOP_ENTITY_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1434548596" xil_pn:in_ck="-6966985353893343" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766458718692675153" xil_pn:start_ts="1434548596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435155995" xil_pn:in_ck="-2109824356998379850" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5080897600615935731" xil_pn:start_ts="1435155990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_ENTITY.bld"/>
      <outfile xil_pn:name="TOP_ENTITY.ngd"/>
      <outfile xil_pn:name="TOP_ENTITY_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1435156014" xil_pn:in_ck="-2109824356998379849" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1435155995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_ENTITY.pcf"/>
      <outfile xil_pn:name="TOP_ENTITY_map.map"/>
      <outfile xil_pn:name="TOP_ENTITY_map.mrp"/>
      <outfile xil_pn:name="TOP_ENTITY_map.ncd"/>
      <outfile xil_pn:name="TOP_ENTITY_map.ngm"/>
      <outfile xil_pn:name="TOP_ENTITY_map.xrpt"/>
      <outfile xil_pn:name="TOP_ENTITY_summary.xml"/>
      <outfile xil_pn:name="TOP_ENTITY_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1435156026" xil_pn:in_ck="-5538603972673382064" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1435156014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_ENTITY.ncd"/>
      <outfile xil_pn:name="TOP_ENTITY.pad"/>
      <outfile xil_pn:name="TOP_ENTITY.par"/>
      <outfile xil_pn:name="TOP_ENTITY.ptwx"/>
      <outfile xil_pn:name="TOP_ENTITY.unroutes"/>
      <outfile xil_pn:name="TOP_ENTITY.xpi"/>
      <outfile xil_pn:name="TOP_ENTITY_pad.csv"/>
      <outfile xil_pn:name="TOP_ENTITY_pad.txt"/>
      <outfile xil_pn:name="TOP_ENTITY_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1435156033" xil_pn:in_ck="85220408511100498" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1435156026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_ENTITY.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_entity.bgn"/>
      <outfile xil_pn:name="top_entity.bit"/>
      <outfile xil_pn:name="top_entity.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1435156103" xil_pn:in_ck="8586972441246003516" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1435156102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435156026" xil_pn:in_ck="-2109824356998379981" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1435156022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_ENTITY.twr"/>
      <outfile xil_pn:name="TOP_ENTITY.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
