// Seed: 1398738067
module module_0 ();
  always disable id_1;
  module_2(
      id_1, id_1
  );
endmodule
module module_1 (
    input wire id_0,
    input logic id_1,
    output supply0 id_2,
    output logic id_3
);
  id_5 :
  assert property (@(id_1 && id_5 && 1) 1'b0)
  else id_3 <= id_1;
  module_0();
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  integer id_4;
  wire id_5;
  assign id_5 = id_3;
endmodule
