{
  "module_name": "scc2698.h",
  "hash_id": "70c589771317f8185607a412f05995ad83ee6e2481907b483fe6a5fe428635df",
  "original_prompt": "Ingested from linux-6.6.14/drivers/ipack/devices/scc2698.h",
  "human_readable_source": " \n \n\n#ifndef SCC2698_H_\n#define SCC2698_H_\n\n \nunion scc2698_channel {\n\tstruct {\n\t\tu8 d0, mr;   \n\t\tu8 d1, sr;   \n\t\tu8 d2, r1;   \n\t\tu8 d3, rhr;  \n\t\tu8 junk[8];  \n\t} __packed r;  \n\tstruct {\n\t\tu8 d0, mr;   \n\t\tu8 d1, csr;  \n\t\tu8 d2, cr;   \n\t\tu8 d3, thr;  \n\t\tu8 junk[8];  \n\t} __packed w;  \n};\n\n \nunion scc2698_block {\n\tstruct {\n\t\tu8 d0, mra;   \n\t\tu8 d1, sra;   \n\t\tu8 d2, r1;    \n\t\tu8 d3, rhra;  \n\t\tu8 d4, ipcr;  \n\t\tu8 d5, isr;   \n\t\tu8 d6, ctur;  \n\t\tu8 d7, ctlr;  \n\t\tu8 d8, mrb;   \n\t\tu8 d9, srb;   \n\t\tu8 da, r2;    \n\t\tu8 db, rhrb;  \n\t\tu8 dc, r3;    \n\t\tu8 dd, ip;    \n\t\tu8 de, ctg;   \n\t\tu8 df, cts;   \n\t} __packed r;  \n\tstruct {\n\t\tu8 d0, mra;   \n\t\tu8 d1, csra;  \n\t\tu8 d2, cra;   \n\t\tu8 d3, thra;  \n\t\tu8 d4, acr;   \n\t\tu8 d5, imr;   \n\t\tu8 d6, ctu;   \n\t\tu8 d7, ctl;   \n\t\tu8 d8, mrb;   \n\t\tu8 d9, csrb;  \n\t\tu8 da, crb;   \n\t\tu8 db, thrb;  \n\t\tu8 dc, r1;    \n\t\tu8 dd, opcr;  \n\t\tu8 de, r2;    \n\t\tu8 df, r3;    \n\t} __packed w;  \n};\n\n#define MR1_CHRL_5_BITS             (0x0 << 0)\n#define MR1_CHRL_6_BITS             (0x1 << 0)\n#define MR1_CHRL_7_BITS             (0x2 << 0)\n#define MR1_CHRL_8_BITS             (0x3 << 0)\n#define MR1_PARITY_EVEN             (0x1 << 2)\n#define MR1_PARITY_ODD              (0x0 << 2)\n#define MR1_PARITY_ON               (0x0 << 3)\n#define MR1_PARITY_FORCE            (0x1 << 3)\n#define MR1_PARITY_OFF              (0x2 << 3)\n#define MR1_PARITY_SPECIAL          (0x3 << 3)\n#define MR1_ERROR_CHAR              (0x0 << 5)\n#define MR1_ERROR_BLOCK             (0x1 << 5)\n#define MR1_RxINT_RxRDY             (0x0 << 6)\n#define MR1_RxINT_FFULL             (0x1 << 6)\n#define MR1_RxRTS_CONTROL_ON        (0x1 << 7)\n#define MR1_RxRTS_CONTROL_OFF       (0x0 << 7)\n\n#define MR2_STOP_BITS_LENGTH_1      (0x7 << 0)\n#define MR2_STOP_BITS_LENGTH_2      (0xF << 0)\n#define MR2_CTS_ENABLE_TX_ON        (0x1 << 4)\n#define MR2_CTS_ENABLE_TX_OFF       (0x0 << 4)\n#define MR2_TxRTS_CONTROL_ON        (0x1 << 5)\n#define MR2_TxRTS_CONTROL_OFF       (0x0 << 5)\n#define MR2_CH_MODE_NORMAL          (0x0 << 6)\n#define MR2_CH_MODE_ECHO            (0x1 << 6)\n#define MR2_CH_MODE_LOCAL           (0x2 << 6)\n#define MR2_CH_MODE_REMOTE          (0x3 << 6)\n\n#define CR_ENABLE_RX                (0x1 << 0)\n#define CR_DISABLE_RX               (0x1 << 1)\n#define CR_ENABLE_TX                (0x1 << 2)\n#define CR_DISABLE_TX               (0x1 << 3)\n#define CR_CMD_RESET_MR             (0x1 << 4)\n#define CR_CMD_RESET_RX             (0x2 << 4)\n#define CR_CMD_RESET_TX             (0x3 << 4)\n#define CR_CMD_RESET_ERR_STATUS     (0x4 << 4)\n#define CR_CMD_RESET_BREAK_CHANGE   (0x5 << 4)\n#define CR_CMD_START_BREAK          (0x6 << 4)\n#define CR_CMD_STOP_BREAK           (0x7 << 4)\n#define CR_CMD_ASSERT_RTSN          (0x8 << 4)\n#define CR_CMD_NEGATE_RTSN          (0x9 << 4)\n#define CR_CMD_SET_TIMEOUT_MODE     (0xA << 4)\n#define CR_CMD_DISABLE_TIMEOUT_MODE (0xC << 4)\n\n#define SR_RX_READY                 (0x1 << 0)\n#define SR_FIFO_FULL                (0x1 << 1)\n#define SR_TX_READY                 (0x1 << 2)\n#define SR_TX_EMPTY                 (0x1 << 3)\n#define SR_OVERRUN_ERROR            (0x1 << 4)\n#define SR_PARITY_ERROR             (0x1 << 5)\n#define SR_FRAMING_ERROR            (0x1 << 6)\n#define SR_RECEIVED_BREAK           (0x1 << 7)\n\n#define SR_ERROR                    (0xF0)\n\n#define ACR_DELTA_IP0_IRQ_EN        (0x1 << 0)\n#define ACR_DELTA_IP1_IRQ_EN        (0x1 << 1)\n#define ACR_DELTA_IP2_IRQ_EN        (0x1 << 2)\n#define ACR_DELTA_IP3_IRQ_EN        (0x1 << 3)\n#define ACR_CT_Mask                 (0x7 << 4)\n#define ACR_CExt                    (0x0 << 4)\n#define ACR_CTxCA                   (0x1 << 4)\n#define ACR_CTxCB                   (0x2 << 4)\n#define ACR_CClk16                  (0x3 << 4)\n#define ACR_TExt                    (0x4 << 4)\n#define ACR_TExt16                  (0x5 << 4)\n#define ACR_TClk                    (0x6 << 4)\n#define ACR_TClk16                  (0x7 << 4)\n#define ACR_BRG_SET1                (0x0 << 7)\n#define ACR_BRG_SET2                (0x1 << 7)\n\n#define TX_CLK_75                   (0x0 << 0)\n#define TX_CLK_110                  (0x1 << 0)\n#define TX_CLK_38400                (0x2 << 0)\n#define TX_CLK_150                  (0x3 << 0)\n#define TX_CLK_300                  (0x4 << 0)\n#define TX_CLK_600                  (0x5 << 0)\n#define TX_CLK_1200                 (0x6 << 0)\n#define TX_CLK_2000                 (0x7 << 0)\n#define TX_CLK_2400                 (0x8 << 0)\n#define TX_CLK_4800                 (0x9 << 0)\n#define TX_CLK_1800                 (0xA << 0)\n#define TX_CLK_9600                 (0xB << 0)\n#define TX_CLK_19200                (0xC << 0)\n#define RX_CLK_75                   (0x0 << 4)\n#define RX_CLK_110                  (0x1 << 4)\n#define RX_CLK_38400                (0x2 << 4)\n#define RX_CLK_150                  (0x3 << 4)\n#define RX_CLK_300                  (0x4 << 4)\n#define RX_CLK_600                  (0x5 << 4)\n#define RX_CLK_1200                 (0x6 << 4)\n#define RX_CLK_2000                 (0x7 << 4)\n#define RX_CLK_2400                 (0x8 << 4)\n#define RX_CLK_4800                 (0x9 << 4)\n#define RX_CLK_1800                 (0xA << 4)\n#define RX_CLK_9600                 (0xB << 4)\n#define RX_CLK_19200                (0xC << 4)\n\n#define OPCR_MPOa_RTSN              (0x0 << 0)\n#define OPCR_MPOa_C_TO              (0x1 << 0)\n#define OPCR_MPOa_TxC1X             (0x2 << 0)\n#define OPCR_MPOa_TxC16X            (0x3 << 0)\n#define OPCR_MPOa_RxC1X             (0x4 << 0)\n#define OPCR_MPOa_RxC16X            (0x5 << 0)\n#define OPCR_MPOa_TxRDY             (0x6 << 0)\n#define OPCR_MPOa_RxRDY_FF          (0x7 << 0)\n\n#define OPCR_MPOb_RTSN              (0x0 << 4)\n#define OPCR_MPOb_C_TO              (0x1 << 4)\n#define OPCR_MPOb_TxC1X             (0x2 << 4)\n#define OPCR_MPOb_TxC16X            (0x3 << 4)\n#define OPCR_MPOb_RxC1X             (0x4 << 4)\n#define OPCR_MPOb_RxC16X            (0x5 << 4)\n#define OPCR_MPOb_TxRDY             (0x6 << 4)\n#define OPCR_MPOb_RxRDY_FF          (0x7 << 4)\n\n#define OPCR_MPP_INPUT              (0x0 << 7)\n#define OPCR_MPP_OUTPUT             (0x1 << 7)\n\n#define IMR_TxRDY_A                 (0x1 << 0)\n#define IMR_RxRDY_FFULL_A           (0x1 << 1)\n#define IMR_DELTA_BREAK_A           (0x1 << 2)\n#define IMR_COUNTER_READY           (0x1 << 3)\n#define IMR_TxRDY_B                 (0x1 << 4)\n#define IMR_RxRDY_FFULL_B           (0x1 << 5)\n#define IMR_DELTA_BREAK_B           (0x1 << 6)\n#define IMR_INPUT_PORT_CHANGE       (0x1 << 7)\n\n#define ISR_TxRDY_A                 (0x1 << 0)\n#define ISR_RxRDY_FFULL_A           (0x1 << 1)\n#define ISR_DELTA_BREAK_A           (0x1 << 2)\n#define ISR_COUNTER_READY           (0x1 << 3)\n#define ISR_TxRDY_B                 (0x1 << 4)\n#define ISR_RxRDY_FFULL_B           (0x1 << 5)\n#define ISR_DELTA_BREAK_B           (0x1 << 6)\n#define ISR_INPUT_PORT_CHANGE       (0x1 << 7)\n\n#define ACK_INT_REQ0\t\t\t0\n#define ACK_INT_REQ1\t\t\t2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}