{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 09:52:57 2010 " "Info: Processing started: Fri Apr 16 09:52:57 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off i2c -c i2c --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off i2c -c i2c --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register phase3 register sda_buf 152.21 MHz 6.57 ns Internal " "Info: Clock \"clk\" has Internal fmax of 152.21 MHz between source register \"phase3\" and destination register \"sda_buf\" (period= 6.57 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.305 ns + Longest register register " "Info: + Longest register to register delay is 6.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase3 1 REG LCFF_X32_Y12_N29 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y12_N29; Fanout = 35; REG Node = 'phase3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase3 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.366 ns) 1.514 ns Mux5~1 2 COMB LCCOMB_X30_Y12_N14 1 " "Info: 2: + IC(1.148 ns) + CELL(0.366 ns) = 1.514 ns; Loc. = LCCOMB_X30_Y12_N14; Fanout = 1; COMB Node = 'Mux5~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { phase3 Mux5~1 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 2.254 ns Mux5~3 3 COMB LCCOMB_X30_Y12_N2 3 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 2.254 ns; Loc. = LCCOMB_X30_Y12_N2; Fanout = 3; COMB Node = 'Mux5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { Mux5~1 Mux5~3 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 3.151 ns Mux22~0 4 COMB LCCOMB_X31_Y12_N28 1 " "Info: 4: + IC(0.691 ns) + CELL(0.206 ns) = 3.151 ns; Loc. = LCCOMB_X31_Y12_N28; Fanout = 1; COMB Node = 'Mux22~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { Mux5~3 Mux22~0 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 426 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 3.723 ns Mux22~1 5 COMB LCCOMB_X31_Y12_N10 1 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 3.723 ns; Loc. = LCCOMB_X31_Y12_N10; Fanout = 1; COMB Node = 'Mux22~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Mux22~0 Mux22~1 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 426 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.302 ns Mux19~0 6 COMB LCCOMB_X31_Y12_N0 1 " "Info: 6: + IC(0.373 ns) + CELL(0.206 ns) = 4.302 ns; Loc. = LCCOMB_X31_Y12_N0; Fanout = 1; COMB Node = 'Mux19~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Mux22~1 Mux19~0 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 4.880 ns Mux19~1 7 COMB LCCOMB_X31_Y12_N26 1 " "Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 4.880 ns; Loc. = LCCOMB_X31_Y12_N26; Fanout = 1; COMB Node = 'Mux19~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { Mux19~0 Mux19~1 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 5.452 ns Mux85~9 8 COMB LCCOMB_X31_Y12_N8 1 " "Info: 8: + IC(0.366 ns) + CELL(0.206 ns) = 5.452 ns; Loc. = LCCOMB_X31_Y12_N8; Fanout = 1; COMB Node = 'Mux85~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Mux19~1 Mux85~9 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 6.197 ns Mux85~10 9 COMB LCCOMB_X31_Y12_N12 1 " "Info: 9: + IC(0.375 ns) + CELL(0.370 ns) = 6.197 ns; Loc. = LCCOMB_X31_Y12_N12; Fanout = 1; COMB Node = 'Mux85~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { Mux85~9 Mux85~10 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.305 ns sda_buf 10 REG LCFF_X31_Y12_N13 23 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 6.305 ns; Loc. = LCFF_X31_Y12_N13; Fanout = 23; REG Node = 'sda_buf'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux85~10 sda_buf } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 35.59 % ) " "Info: Total cell delay = 2.244 ns ( 35.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.061 ns ( 64.41 % ) " "Info: Total interconnect delay = 4.061 ns ( 64.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.305 ns" { phase3 Mux5~1 Mux5~3 Mux22~0 Mux22~1 Mux19~0 Mux19~1 Mux85~9 Mux85~10 sda_buf } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.305 ns" { phase3 {} Mux5~1 {} Mux5~3 {} Mux22~0 {} Mux22~1 {} Mux19~0 {} Mux19~1 {} Mux85~9 {} Mux85~10 {} sda_buf {} } { 0.000ns 1.148ns 0.370ns 0.691ns 0.366ns 0.373ns 0.372ns 0.366ns 0.375ns 0.000ns } { 0.000ns 0.366ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns sda_buf 3 REG LCFF_X31_Y12_N13 23 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X31_Y12_N13; Fanout = 23; REG Node = 'sda_buf'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl sda_buf } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl sda_buf } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} sda_buf {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.853 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.853 ns phase3 3 REG LCFF_X32_Y12_N29 35 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X32_Y12_N29; Fanout = 35; REG Node = 'phase3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl phase3 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.30 % ) " "Info: Total cell delay = 1.806 ns ( 63.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.70 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl phase3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} phase3 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl sda_buf } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} sda_buf {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl phase3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} phase3 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.305 ns" { phase3 Mux5~1 Mux5~3 Mux22~0 Mux22~1 Mux19~0 Mux19~1 Mux85~9 Mux85~10 sda_buf } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.305 ns" { phase3 {} Mux5~1 {} Mux5~3 {} Mux22~0 {} Mux22~1 {} Mux19~0 {} Mux19~1 {} Mux85~9 {} Mux85~10 {} sda_buf {} } { 0.000ns 1.148ns 0.370ns 0.691ns 0.366ns 0.373ns 0.372ns 0.366ns 0.375ns 0.000ns } { 0.000ns 0.366ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl sda_buf } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} sda_buf {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl phase3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} phase3 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sda_buf sda clk 9.288 ns register " "Info: tsu for register \"sda_buf\" (data pin = \"sda\", clock pin = \"clk\") is 9.288 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.180 ns + Longest pin register " "Info: + Longest pin to register delay is 12.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_142 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_142; Fanout = 1; PIN Node = 'sda'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns sda~1 2 COMB IOC_X34_Y12_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = IOC_X34_Y12_N0; Fanout = 5; COMB Node = 'sda~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { sda sda~1 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.655 ns) + CELL(0.624 ns) 7.264 ns sda_buf~25 3 COMB LCCOMB_X32_Y12_N14 4 " "Info: 3: + IC(5.655 ns) + CELL(0.624 ns) = 7.264 ns; Loc. = LCCOMB_X32_Y12_N14; Fanout = 4; COMB Node = 'sda_buf~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { sda~1 sda_buf~25 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 8.021 ns Mux5~4 4 COMB LCCOMB_X32_Y12_N6 1 " "Info: 4: + IC(0.391 ns) + CELL(0.366 ns) = 8.021 ns; Loc. = LCCOMB_X32_Y12_N6; Fanout = 1; COMB Node = 'Mux5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { sda_buf~25 Mux5~4 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 8.591 ns Mux5~5 5 COMB LCCOMB_X32_Y12_N8 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 8.591 ns; Loc. = LCCOMB_X32_Y12_N8; Fanout = 1; COMB Node = 'Mux5~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux5~4 Mux5~5 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 9.339 ns Mux3~0 6 COMB LCCOMB_X32_Y12_N20 1 " "Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 9.339 ns; Loc. = LCCOMB_X32_Y12_N20; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { Mux5~5 Mux3~0 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.370 ns) 10.099 ns Mux3~1 7 COMB LCCOMB_X32_Y12_N30 1 " "Info: 7: + IC(0.390 ns) + CELL(0.370 ns) = 10.099 ns; Loc. = LCCOMB_X32_Y12_N30; Fanout = 1; COMB Node = 'Mux3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { Mux3~0 Mux3~1 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.206 ns) 10.917 ns Mux85~4 8 COMB LCCOMB_X31_Y12_N6 1 " "Info: 8: + IC(0.612 ns) + CELL(0.206 ns) = 10.917 ns; Loc. = LCCOMB_X31_Y12_N6; Fanout = 1; COMB Node = 'Mux85~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { Mux3~1 Mux85~4 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 11.499 ns Mux85~11 9 COMB LCCOMB_X31_Y12_N22 1 " "Info: 9: + IC(0.376 ns) + CELL(0.206 ns) = 11.499 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; COMB Node = 'Mux85~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Mux85~4 Mux85~11 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.202 ns) 12.072 ns Mux85~10 10 COMB LCCOMB_X31_Y12_N12 1 " "Info: 10: + IC(0.371 ns) + CELL(0.202 ns) = 12.072 ns; Loc. = LCCOMB_X31_Y12_N12; Fanout = 1; COMB Node = 'Mux85~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Mux85~11 Mux85~10 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.180 ns sda_buf 11 REG LCFF_X31_Y12_N13 23 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 12.180 ns; Loc. = LCFF_X31_Y12_N13; Fanout = 23; REG Node = 'sda_buf'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux85~10 sda_buf } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 29.88 % ) " "Info: Total cell delay = 3.639 ns ( 29.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.541 ns ( 70.12 % ) " "Info: Total interconnect delay = 8.541 ns ( 70.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.180 ns" { sda sda~1 sda_buf~25 Mux5~4 Mux5~5 Mux3~0 Mux3~1 Mux85~4 Mux85~11 Mux85~10 sda_buf } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.180 ns" { sda {} sda~1 {} sda_buf~25 {} Mux5~4 {} Mux5~5 {} Mux3~0 {} Mux3~1 {} Mux85~4 {} Mux85~11 {} Mux85~10 {} sda_buf {} } { 0.000ns 0.000ns 5.655ns 0.391ns 0.364ns 0.382ns 0.390ns 0.612ns 0.376ns 0.371ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.366ns 0.206ns 0.366ns 0.370ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns sda_buf 3 REG LCFF_X31_Y12_N13 23 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X31_Y12_N13; Fanout = 23; REG Node = 'sda_buf'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl sda_buf } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl sda_buf } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} sda_buf {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.180 ns" { sda sda~1 sda_buf~25 Mux5~4 Mux5~5 Mux3~0 Mux3~1 Mux85~4 Mux85~11 Mux85~10 sda_buf } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.180 ns" { sda {} sda~1 {} sda_buf~25 {} Mux5~4 {} Mux5~5 {} Mux3~0 {} Mux3~1 {} Mux85~4 {} Mux85~11 {} Mux85~10 {} sda_buf {} } { 0.000ns 0.000ns 5.655ns 0.391ns 0.364ns 0.382ns 0.390ns 0.612ns 0.376ns 0.371ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.366ns 0.206ns 0.366ns 0.370ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl sda_buf } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} sda_buf {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_data\[1\] en_xhdl3\[0\] 12.281 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_data\[1\]\" through register \"en_xhdl3\[0\]\" is 12.281 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.845 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 2.845 ns en_xhdl3\[0\] 3 REG LCFF_X33_Y8_N29 16 " "Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 2.845 ns; Loc. = LCFF_X33_Y8_N29; Fanout = 16; REG Node = 'en_xhdl3\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk~clkctrl en_xhdl3[0] } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.48 % ) " "Info: Total cell delay = 1.806 ns ( 63.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 36.52 % ) " "Info: Total interconnect delay = 1.039 ns ( 36.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl en_xhdl3[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} en_xhdl3[0] {} } { 0.000ns 0.000ns 0.139ns 0.900ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 770 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.132 ns + Longest register pin " "Info: + Longest register to pin delay is 9.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns en_xhdl3\[0\] 1 REG LCFF_X33_Y8_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N29; Fanout = 16; REG Node = 'en_xhdl3\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_xhdl3[0] } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.589 ns) 1.843 ns Mux110~0 2 COMB LCCOMB_X33_Y11_N14 8 " "Info: 2: + IC(1.254 ns) + CELL(0.589 ns) = 1.843 ns; Loc. = LCCOMB_X33_Y11_N14; Fanout = 8; COMB Node = 'Mux110~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { en_xhdl3[0] Mux110~0 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 783 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.623 ns) 3.585 ns Mux119~0 3 COMB LCCOMB_X33_Y8_N2 1 " "Info: 3: + IC(1.119 ns) + CELL(0.623 ns) = 3.585 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'Mux119~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { Mux110~0 Mux119~0 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 796 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.624 ns) 4.572 ns Mux119~1 4 COMB LCCOMB_X33_Y8_N28 1 " "Info: 4: + IC(0.363 ns) + CELL(0.624 ns) = 4.572 ns; Loc. = LCCOMB_X33_Y8_N28; Fanout = 1; COMB Node = 'Mux119~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { Mux119~0 Mux119~1 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 796 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(3.086 ns) 9.132 ns seg_data\[1\] 5 PIN PIN_112 0 " "Info: 5: + IC(1.474 ns) + CELL(3.086 ns) = 9.132 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'seg_data\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { Mux119~1 seg_data[1] } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.922 ns ( 53.90 % ) " "Info: Total cell delay = 4.922 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns ( 46.10 % ) " "Info: Total interconnect delay = 4.210 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.132 ns" { en_xhdl3[0] Mux110~0 Mux119~0 Mux119~1 seg_data[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.132 ns" { en_xhdl3[0] {} Mux110~0 {} Mux119~0 {} Mux119~1 {} seg_data[1] {} } { 0.000ns 1.254ns 1.119ns 0.363ns 1.474ns } { 0.000ns 0.589ns 0.623ns 0.624ns 3.086ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl en_xhdl3[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} en_xhdl3[0] {} } { 0.000ns 0.000ns 0.139ns 0.900ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.132 ns" { en_xhdl3[0] Mux110~0 Mux119~0 Mux119~1 seg_data[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.132 ns" { en_xhdl3[0] {} Mux110~0 {} Mux119~0 {} Mux119~1 {} seg_data[1] {} } { 0.000ns 1.254ns 1.119ns 0.363ns 1.474ns } { 0.000ns 0.589ns 0.623ns 0.624ns 3.086ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "writeData_reg\[2\] data_in\[2\] clk -3.834 ns register " "Info: th for register \"writeData_reg\[2\]\" (data pin = \"data_in\[2\]\", clock pin = \"clk\") is -3.834 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.843 ns writeData_reg\[2\] 3 REG LCFF_X33_Y11_N19 2 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.843 ns; Loc. = LCFF_X33_Y11_N19; Fanout = 2; REG Node = 'writeData_reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl writeData_reg[2] } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.52 % ) " "Info: Total cell delay = 1.806 ns ( 63.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 36.48 % ) " "Info: Total interconnect delay = 1.037 ns ( 36.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl writeData_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} writeData_reg[2] {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.983 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns data_in\[2\] 1 PIN PIN_144 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; PIN Node = 'data_in\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.678 ns) + CELL(0.202 ns) 6.875 ns writeData_reg\[2\]~1 2 COMB LCCOMB_X33_Y11_N18 1 " "Info: 2: + IC(5.678 ns) + CELL(0.202 ns) = 6.875 ns; Loc. = LCCOMB_X33_Y11_N18; Fanout = 1; COMB Node = 'writeData_reg\[2\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { data_in[2] writeData_reg[2]~1 } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.983 ns writeData_reg\[2\] 3 REG LCFF_X33_Y11_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.983 ns; Loc. = LCFF_X33_Y11_N19; Fanout = 2; REG Node = 'writeData_reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { writeData_reg[2]~1 writeData_reg[2] } "NODE_NAME" } } { "i2c.vhd" "" { Text "G:/做视频教材要用的/VHDL/I2C读写/i2c.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.305 ns ( 18.69 % ) " "Info: Total cell delay = 1.305 ns ( 18.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.678 ns ( 81.31 % ) " "Info: Total interconnect delay = 5.678 ns ( 81.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { data_in[2] writeData_reg[2]~1 writeData_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.983 ns" { data_in[2] {} data_in[2]~combout {} writeData_reg[2]~1 {} writeData_reg[2] {} } { 0.000ns 0.000ns 5.678ns 0.000ns } { 0.000ns 0.995ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl writeData_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} writeData_reg[2] {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { data_in[2] writeData_reg[2]~1 writeData_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.983 ns" { data_in[2] {} data_in[2]~combout {} writeData_reg[2]~1 {} writeData_reg[2] {} } { 0.000ns 0.000ns 5.678ns 0.000ns } { 0.000ns 0.995ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 09:52:58 2010 " "Info: Processing ended: Fri Apr 16 09:52:58 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
