<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521 BSP: PWM_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M4521 BSP
   &#160;<span id="projectnumber">V3.00.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PWM_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m4521_8h_source.html">M4521.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a821a90c5e2b926e73501f62fd147c8ee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a821a90c5e2b926e73501f62fd147c8ee">CTL0</a></td></tr>
<tr class="separator:a821a90c5e2b926e73501f62fd147c8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8734edcbe0ca925823e087d1873822f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac8734edcbe0ca925823e087d1873822f">CTL1</a></td></tr>
<tr class="separator:ac8734edcbe0ca925823e087d1873822f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bbf3397f7a4421a4797fabe4a05c188"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6bbf3397f7a4421a4797fabe4a05c188">SYNC</a></td></tr>
<tr class="separator:a6bbf3397f7a4421a4797fabe4a05c188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff966eb261a65b20691c93f06443a1a0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aff966eb261a65b20691c93f06443a1a0">SWSYNC</a></td></tr>
<tr class="separator:aff966eb261a65b20691c93f06443a1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d6c901c2d03aebd097f6ddd5027abf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a26d6c901c2d03aebd097f6ddd5027abf">CLKSRC</a></td></tr>
<tr class="separator:a26d6c901c2d03aebd097f6ddd5027abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a66830d3ba82cabd388a5296234b75"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a45a66830d3ba82cabd388a5296234b75">CLKPSC0_1</a></td></tr>
<tr class="separator:a45a66830d3ba82cabd388a5296234b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924291c7424853566d0143c4f3720bf9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a924291c7424853566d0143c4f3720bf9">CLKPSC2_3</a></td></tr>
<tr class="separator:a924291c7424853566d0143c4f3720bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9b2e663c3c0aa2ab901db7c7889a29c6">CLKPSC4_5</a></td></tr>
<tr class="separator:a9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff9223b5a31e3a1d467e63bfd815a41"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0ff9223b5a31e3a1d467e63bfd815a41">CNTEN</a></td></tr>
<tr class="separator:a0ff9223b5a31e3a1d467e63bfd815a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4007af1d755886a77159920ae02faae1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4007af1d755886a77159920ae02faae1">CNTCLR</a></td></tr>
<tr class="separator:a4007af1d755886a77159920ae02faae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba045f2e1488e37ed18ec38dae3eb71"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#acba045f2e1488e37ed18ec38dae3eb71">LOAD</a></td></tr>
<tr class="separator:acba045f2e1488e37ed18ec38dae3eb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890369dafa7930438fc4b29cc94c5f9a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a890369dafa7930438fc4b29cc94c5f9a">RESERVE0</a> [1]</td></tr>
<tr class="separator:a890369dafa7930438fc4b29cc94c5f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202c954f8791685be52b3e3762c45981"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a202c954f8791685be52b3e3762c45981">PERIOD</a> [6]</td></tr>
<tr class="separator:a202c954f8791685be52b3e3762c45981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadfac033893f91a1b46bd8c52c2a5bf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#adadfac033893f91a1b46bd8c52c2a5bf">RESERVE1</a> [2]</td></tr>
<tr class="separator:adadfac033893f91a1b46bd8c52c2a5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864f66b5bd55e4c77eb26681f468939b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a864f66b5bd55e4c77eb26681f468939b">CMPDAT</a> [6]</td></tr>
<tr class="separator:a864f66b5bd55e4c77eb26681f468939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ebb713aaf1fe066fed2324053d1f90"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae3ebb713aaf1fe066fed2324053d1f90">RESERVE2</a> [2]</td></tr>
<tr class="separator:ae3ebb713aaf1fe066fed2324053d1f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50db6d60a967ced42553c6891afe96c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a50db6d60a967ced42553c6891afe96c5">DTCTL0_1</a></td></tr>
<tr class="separator:a50db6d60a967ced42553c6891afe96c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c133caa64fc83eb3e27d1d2b64f229"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a05c133caa64fc83eb3e27d1d2b64f229">DTCTL2_3</a></td></tr>
<tr class="separator:a05c133caa64fc83eb3e27d1d2b64f229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac85500ab02cff9a079daca62dc6badd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aac85500ab02cff9a079daca62dc6badd">DTCTL4_5</a></td></tr>
<tr class="separator:aac85500ab02cff9a079daca62dc6badd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc828a484a790a0a379c26dbdc6635d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aadc828a484a790a0a379c26dbdc6635d">RESERVE3</a> [1]</td></tr>
<tr class="separator:aadc828a484a790a0a379c26dbdc6635d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a60f872bef683656908c02d93efaee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac8a60f872bef683656908c02d93efaee">PHS0_1</a></td></tr>
<tr class="separator:ac8a60f872bef683656908c02d93efaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2b36f704ec8fede02d5a3820f8a1e5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9b2b36f704ec8fede02d5a3820f8a1e5">PHS2_3</a></td></tr>
<tr class="separator:a9b2b36f704ec8fede02d5a3820f8a1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8fedadb86ec2b8197daddc04fa2647"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aff8fedadb86ec2b8197daddc04fa2647">PHS4_5</a></td></tr>
<tr class="separator:aff8fedadb86ec2b8197daddc04fa2647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dea99e506424343f8eee38d61569813"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a7dea99e506424343f8eee38d61569813">RESERVE4</a> [1]</td></tr>
<tr class="separator:a7dea99e506424343f8eee38d61569813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00dc00899d9865b98a341e81f2076a79"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a00dc00899d9865b98a341e81f2076a79">CNT</a> [6]</td></tr>
<tr class="separator:a00dc00899d9865b98a341e81f2076a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ac43c96acc8d3bc4706519ca4b9cb5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a75ac43c96acc8d3bc4706519ca4b9cb5">RESERVE5</a> [2]</td></tr>
<tr class="separator:a75ac43c96acc8d3bc4706519ca4b9cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d456e4072779cc6aa5cceeff6a9ff20"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3d456e4072779cc6aa5cceeff6a9ff20">WGCTL0</a></td></tr>
<tr class="separator:a3d456e4072779cc6aa5cceeff6a9ff20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a86ecc2b0af47fd6523fac5bfff8ac7d5">WGCTL1</a></td></tr>
<tr class="separator:a86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc91ba325591a97a296d44fc8289c42"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a5dc91ba325591a97a296d44fc8289c42">MSKEN</a></td></tr>
<tr class="separator:a5dc91ba325591a97a296d44fc8289c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8439097ba3a140a30780629ca61cda0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac8439097ba3a140a30780629ca61cda0">MSK</a></td></tr>
<tr class="separator:ac8439097ba3a140a30780629ca61cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a4f97fbd78ae3b86d953cc3da35829"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab2a4f97fbd78ae3b86d953cc3da35829">BNF</a></td></tr>
<tr class="separator:ab2a4f97fbd78ae3b86d953cc3da35829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeacef58982226833de1b5e20038e54bd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aeacef58982226833de1b5e20038e54bd">FAILBRK</a></td></tr>
<tr class="separator:aeacef58982226833de1b5e20038e54bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6e9eeb6b8f93088f3243893680d2b2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aed6e9eeb6b8f93088f3243893680d2b2">BRKCTL0_1</a></td></tr>
<tr class="separator:aed6e9eeb6b8f93088f3243893680d2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab68dc8964e84f3ba77a6a1629a59d0b7">BRKCTL2_3</a></td></tr>
<tr class="separator:ab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5683fe577c4a1746d9f8c58c233eee6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af5683fe577c4a1746d9f8c58c233eee6">BRKCTL4_5</a></td></tr>
<tr class="separator:af5683fe577c4a1746d9f8c58c233eee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738ef7c37c381cac7b9caa2e7b213cbd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a738ef7c37c381cac7b9caa2e7b213cbd">POLCTL</a></td></tr>
<tr class="separator:a738ef7c37c381cac7b9caa2e7b213cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add72c2f40f9a86a1170a668d49e8d1de"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#add72c2f40f9a86a1170a668d49e8d1de">POEN</a></td></tr>
<tr class="separator:add72c2f40f9a86a1170a668d49e8d1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819451e5352edaf9bc71ef417fc0ece9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a819451e5352edaf9bc71ef417fc0ece9">SWBRK</a></td></tr>
<tr class="separator:a819451e5352edaf9bc71ef417fc0ece9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81295b1746685a75014c3e12f4e9b0f7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a81295b1746685a75014c3e12f4e9b0f7">INTEN0</a></td></tr>
<tr class="separator:a81295b1746685a75014c3e12f4e9b0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d4a93fadbc005cf8c56c8816b4f412"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a40d4a93fadbc005cf8c56c8816b4f412">INTEN1</a></td></tr>
<tr class="separator:a40d4a93fadbc005cf8c56c8816b4f412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41061229cc18a31f1af6b34efcbbf7d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a41061229cc18a31f1af6b34efcbbf7d2">INTSTS0</a></td></tr>
<tr class="separator:a41061229cc18a31f1af6b34efcbbf7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcc3e96ee7b50286d6bb90347ce006d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6fcc3e96ee7b50286d6bb90347ce006d">INTSTS1</a></td></tr>
<tr class="separator:a6fcc3e96ee7b50286d6bb90347ce006d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce7bc11f4c82261fae0efd1cb37a95e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3ce7bc11f4c82261fae0efd1cb37a95e">IFA</a></td></tr>
<tr class="separator:a3ce7bc11f4c82261fae0efd1cb37a95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421420028d9bfaa7a0bcb0ec5e3e14bb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a421420028d9bfaa7a0bcb0ec5e3e14bb">RESERVE6</a> [1]</td></tr>
<tr class="separator:a421420028d9bfaa7a0bcb0ec5e3e14bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed3be66aa45650421034161a06bcbc2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aeed3be66aa45650421034161a06bcbc2">EADCTS0</a></td></tr>
<tr class="separator:aeed3be66aa45650421034161a06bcbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a39ce5fbb63b3848d47b2dbd4fab0eb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4a39ce5fbb63b3848d47b2dbd4fab0eb">EADCTS1</a></td></tr>
<tr class="separator:a4a39ce5fbb63b3848d47b2dbd4fab0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6315b003dc5d747627ddf326da95a09"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae6315b003dc5d747627ddf326da95a09">FTCMPDAT0_1</a></td></tr>
<tr class="separator:ae6315b003dc5d747627ddf326da95a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4073029a936990aecccc956ec2cb380e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4073029a936990aecccc956ec2cb380e">FTCMPDAT2_3</a></td></tr>
<tr class="separator:a4073029a936990aecccc956ec2cb380e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161a452fdf756933395ee30c3b29a18f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a161a452fdf756933395ee30c3b29a18f">FTCMPDAT4_5</a></td></tr>
<tr class="separator:a161a452fdf756933395ee30c3b29a18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8460b7800b01ec82466e4fec305e7832"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a8460b7800b01ec82466e4fec305e7832">RESERVE7</a> [1]</td></tr>
<tr class="separator:a8460b7800b01ec82466e4fec305e7832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb0d0c7fda73c11eea0e784c9c48d0b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4eb0d0c7fda73c11eea0e784c9c48d0b">SSCTL</a></td></tr>
<tr class="separator:a4eb0d0c7fda73c11eea0e784c9c48d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02fa75d821f2b991c735726da44333ef"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a02fa75d821f2b991c735726da44333ef">SSTRG</a></td></tr>
<tr class="separator:a02fa75d821f2b991c735726da44333ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a32235db30299adeb76ae165b64206"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a66a32235db30299adeb76ae165b64206">RESERVE8</a> [2]</td></tr>
<tr class="separator:a66a32235db30299adeb76ae165b64206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24a4984d3dce9abc590b7cad5900e48"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae24a4984d3dce9abc590b7cad5900e48">STATUS</a></td></tr>
<tr class="separator:ae24a4984d3dce9abc590b7cad5900e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9cea86bae8020192c58ec9feec54e0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aae9cea86bae8020192c58ec9feec54e0">RESERVE9</a> [55]</td></tr>
<tr class="separator:aae9cea86bae8020192c58ec9feec54e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaace893922d71126f754f2d24966ade1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aaace893922d71126f754f2d24966ade1">CAPINEN</a></td></tr>
<tr class="separator:aaace893922d71126f754f2d24966ade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f46a75a6d281447f0944832bc249e7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae6f46a75a6d281447f0944832bc249e7">CAPCTL</a></td></tr>
<tr class="separator:ae6f46a75a6d281447f0944832bc249e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6473ad99a80b36a98b3076d5396e6be3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6473ad99a80b36a98b3076d5396e6be3">CAPSTS</a></td></tr>
<tr class="separator:a6473ad99a80b36a98b3076d5396e6be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe35889a69ad184c9f23baac4a12c437"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#afe35889a69ad184c9f23baac4a12c437">RCAPDAT0</a></td></tr>
<tr class="separator:afe35889a69ad184c9f23baac4a12c437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e6b60f0c2684451ae1093ff679b322"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a69e6b60f0c2684451ae1093ff679b322">FCAPDAT0</a></td></tr>
<tr class="separator:a69e6b60f0c2684451ae1093ff679b322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2feccde3d97892891636b2edb7add6f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab2feccde3d97892891636b2edb7add6f">RCAPDAT1</a></td></tr>
<tr class="separator:ab2feccde3d97892891636b2edb7add6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9f54ed67a0de344d2c6e229bb62984"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a5a9f54ed67a0de344d2c6e229bb62984">FCAPDAT1</a></td></tr>
<tr class="separator:a5a9f54ed67a0de344d2c6e229bb62984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a99233be49df8c19d560efc67d98cdb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3a99233be49df8c19d560efc67d98cdb">RCAPDAT2</a></td></tr>
<tr class="separator:a3a99233be49df8c19d560efc67d98cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0387603298674ba86be0888064011898"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0387603298674ba86be0888064011898">FCAPDAT2</a></td></tr>
<tr class="separator:a0387603298674ba86be0888064011898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3d5d7861fd3fffb3882fc40a531a4d3e">RCAPDAT3</a></td></tr>
<tr class="separator:a3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eae9cbc635515200cc6b8a2eeaed96a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a2eae9cbc635515200cc6b8a2eeaed96a">FCAPDAT3</a></td></tr>
<tr class="separator:a2eae9cbc635515200cc6b8a2eeaed96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f95572cb243c4a5c68bd52e620376e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a71f95572cb243c4a5c68bd52e620376e">RCAPDAT4</a></td></tr>
<tr class="separator:a71f95572cb243c4a5c68bd52e620376e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae47d1b57ef9ab854f70801b38e9e7cd1">FCAPDAT4</a></td></tr>
<tr class="separator:ae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140a33cdb94409cbdbf47a4b63018efd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a140a33cdb94409cbdbf47a4b63018efd">RCAPDAT5</a></td></tr>
<tr class="separator:a140a33cdb94409cbdbf47a4b63018efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6343a4665735a9e16d8ff6de01efbf7e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6343a4665735a9e16d8ff6de01efbf7e">FCAPDAT5</a></td></tr>
<tr class="separator:a6343a4665735a9e16d8ff6de01efbf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0949cb94807355ff5e93d3924bd3ef2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae0949cb94807355ff5e93d3924bd3ef2">PDMACTL</a></td></tr>
<tr class="separator:ae0949cb94807355ff5e93d3924bd3ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af672775f4c1aa1892d4a4c7bd26169ed"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af672775f4c1aa1892d4a4c7bd26169ed">PDMACAP0_1</a></td></tr>
<tr class="separator:af672775f4c1aa1892d4a4c7bd26169ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0194b1ab45c3eb952aedd0dc002a47"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9a0194b1ab45c3eb952aedd0dc002a47">PDMACAP2_3</a></td></tr>
<tr class="separator:a9a0194b1ab45c3eb952aedd0dc002a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acede5b517932ae388035ac7cbd29c613"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#acede5b517932ae388035ac7cbd29c613">PDMACAP4_5</a></td></tr>
<tr class="separator:acede5b517932ae388035ac7cbd29c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ffef1e6b45b1c3c4c51a2bc52b8578"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af3ffef1e6b45b1c3c4c51a2bc52b8578">RESERVE10</a> [1]</td></tr>
<tr class="separator:af3ffef1e6b45b1c3c4c51a2bc52b8578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada79982ad7c3aeffd775a871522dcf6b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ada79982ad7c3aeffd775a871522dcf6b">CAPIEN</a></td></tr>
<tr class="separator:ada79982ad7c3aeffd775a871522dcf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64670f0f479029c3b9fc68c27b78b49b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a64670f0f479029c3b9fc68c27b78b49b">CAPIF</a></td></tr>
<tr class="separator:a64670f0f479029c3b9fc68c27b78b49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592a76ca36d9adf978af8e53e6f4d118"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a592a76ca36d9adf978af8e53e6f4d118">RESERVE11</a> [43]</td></tr>
<tr class="separator:a592a76ca36d9adf978af8e53e6f4d118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ff1cbdfa3c98b6bfac4063ff8dc058"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a82ff1cbdfa3c98b6bfac4063ff8dc058">PBUF</a> [6]</td></tr>
<tr class="separator:a82ff1cbdfa3c98b6bfac4063ff8dc058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128a17ee4d9d6c72aed1d4d7f3c3be05"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a128a17ee4d9d6c72aed1d4d7f3c3be05">CMPBUF</a> [6]</td></tr>
<tr class="separator:a128a17ee4d9d6c72aed1d4d7f3c3be05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0add5d9f4d74f2571674a97331b92450"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0add5d9f4d74f2571674a97331b92450">RESERVE12</a> [3]</td></tr>
<tr class="separator:a0add5d9f4d74f2571674a97331b92450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9393a6cbdc0f7e1b858af525d03efe8b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9393a6cbdc0f7e1b858af525d03efe8b">FTCBUF0_1</a></td></tr>
<tr class="separator:a9393a6cbdc0f7e1b858af525d03efe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e8de30edf14b60e7b23574d5d5b9cd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aa8e8de30edf14b60e7b23574d5d5b9cd">FTCBUF2_3</a></td></tr>
<tr class="separator:aa8e8de30edf14b60e7b23574d5d5b9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42225e69d0f12e7d475a7f87fbe266eb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a42225e69d0f12e7d475a7f87fbe266eb">FTCBUF4_5</a></td></tr>
<tr class="separator:a42225e69d0f12e7d475a7f87fbe266eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae25334ac3db427fbbd3518d84e476c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6ae25334ac3db427fbbd3518d84e476c">FTCI</a></td></tr>
<tr class="separator:a6ae25334ac3db427fbbd3518d84e476c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup PWM Pulse Width Modulation Controller(PWM)
Memory Mapped Structure for PWM Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07617">7617</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab2a4f97fbd78ae3b86d953cc3da35829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a4f97fbd78ae3b86d953cc3da35829">&#9670;&nbsp;</a></span>BNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BNF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BNF
</font><br><p> <font size="2">
Offset: 0xC0  PWM Brake Noise Filter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BRK0NFEN</td><td><div style="word-wrap: break-word;"><b>PWM Brake 0 Noise Filter Enable
</b><br>
0 = Noise filter of PWM Brake 0 Disabled.
<br>
1 = Noise filter of PWM Brake 0 Enabled.
<br>
</div></td></tr><tr><td>
[3:1]</td><td>BRK0NFSEL</td><td><div style="word-wrap: break-word;"><b>Brake 0 Edge Detector Filter Clock Selection
</b><br>
000 = Filter clock = HCLK.
<br>
001 = Filter clock = HCLK/2.
<br>
010 = Filter clock = HCLK/4.
<br>
011 = Filter clock = HCLK/8.
<br>
100 = Filter clock = HCLK/16.
<br>
101 = Filter clock = HCLK/32.
<br>
110 = Filter clock = HCLK/64.
<br>
111 = Filter clock = HCLK/128.
<br>
</div></td></tr><tr><td>
[6:4]</td><td>BRK0FCNT</td><td><div style="word-wrap: break-word;"><b>Brake 0 Edge Detector Filter Count
</b><br>
The register bits control the Brake0 filter counter to count from 0 to BRK1FCNT.
<br>
</div></td></tr><tr><td>
[7]</td><td>BRK0PINV</td><td><div style="word-wrap: break-word;"><b>Brake 0 Pin Inverse
</b><br>
0 = The state of pin PWMx_BRAKE0 is passed to the negative edge detector.
<br>
1 = The inverted state of pin PWMx_BRAKE10 is passed to the negative edge detector.
<br>
</div></td></tr><tr><td>
[8]</td><td>BRK1NFEN</td><td><div style="word-wrap: break-word;"><b>PWM Brake 1 Noise Filter Enable
</b><br>
0 = Noise filter of PWM Brake 1 Disabled.
<br>
1 = Noise filter of PWM Brake 1 Enabled.
<br>
</div></td></tr><tr><td>
[11:9]</td><td>BRK1NFSEL</td><td><div style="word-wrap: break-word;"><b>Brake 1 Edge Detector Filter Clock Selection
</b><br>
000 = Filter clock = HCLK.
<br>
001 = Filter clock = HCLK/2.
<br>
010 = Filter clock = HCLK/4.
<br>
011 = Filter clock = HCLK/8.
<br>
100 = Filter clock = HCLK/16.
<br>
101 = Filter clock = HCLK/32.
<br>
110 = Filter clock = HCLK/64.
<br>
111 = Filter clock = HCLK/128.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>BRK1FCNT</td><td><div style="word-wrap: break-word;"><b>Brake 1 Edge Detector Filter Count
</b><br>
The register bits control the Brake1 filter counter to count from 0 to BRK1FCNT.
<br>
</div></td></tr><tr><td>
[15]</td><td>BRK1PINV</td><td><div style="word-wrap: break-word;"><b>Brake 1 Pin Inverse
</b><br>
0 = The state of pin PWMx_BRAKE1 is passed to the negative edge detector.
<br>
1 = The inverted state of pin PWMx_BRAKE1 is passed to the negative edge detector.
<br>
</div></td></tr><tr><td>
[16]</td><td>BK0SRC</td><td><div style="word-wrap: break-word;"><b>Brake 0 Pin Source Select
</b><br>
For PWM0 setting:
<br>
0 = Brake 0 pin source come from PWM0_BRAKE0.
<br>
1 = Brake 0 pin source come from PWM1_BRAKE0.
<br>
For PWM1 setting:
<br>
0 = Brake 0 pin source come from PWM1_BRAKE0.
<br>
1 = Brake 0 pin source come from PWM0_BRAKE0.
<br>
</div></td></tr><tr><td>
[24]</td><td>BK1SRC</td><td><div style="word-wrap: break-word;"><b>Brake 1 Pin Source Select
</b><br>
For PWM0 setting:
<br>
0 = Brake 1 pin source come from PWM0_BRAKE1.
<br>
1 = Brake 1 pin source come from PWM1_BRAKE1.
<br>
For PWM1 setting:
<br>
0 = Brake 1 pin source come from PWM1_BRAKE1.
<br>
1 = Brake 1 pin source come from PWM0_BRAKE1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10654">10654</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aed6e9eeb6b8f93088f3243893680d2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6e9eeb6b8f93088f3243893680d2b2">&#9670;&nbsp;</a></span>BRKCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BRKCTL0_1
</font><br><p> <font size="2">
Offset: 0xC8  PWM Brake Edge Detect Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4]</td><td>BRKP0EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE0 Pin As Edge-Detect Brake Source (Write Protect)
</b><br>
0 = BKP0 pin as edge-detect brake source Disabled.
<br>
1 = BKP0 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>BRKP1EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE1 Pin As Edge-Detect Brake Source (Write Protect)
</b><br>
0 = BKP1 pin as edge-detect brake source Disabled.
<br>
1 = BKP1 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>SYSEBEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Edge-Detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as edge-detect brake source Disabled.
<br>
1 = System Fail condition as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>BRKP0LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP0 Pin As Level-Detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>BRKP1LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP1 Pin As Level-Detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[15]</td><td>SYSLBEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Level-Detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as level-detect brake source Disabled.
<br>
1 = System Fail condition as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>BRKAEVEN</td><td><div style="word-wrap: break-word;"><b>PWM Brake Action Select For Even Channel (Write Protect)
</b><br>
00 = PWM even channel level-detect brake function not affect channel output.
<br>
01 = PWM even channel output tri-state when level-detect brake happened.
<br>
10 = PWM even channel output low level when level-detect brake happened.
<br>
11 = PWM even channel output high level when level-detect brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>BRKAODD</td><td><div style="word-wrap: break-word;"><b>PWM Brake Action Select For Odd Channel (Write Protect)
</b><br>
00 = PWM odd channel level-detect brake function not affect channel output.
<br>
01 = PWM odd channel output tri-state when level-detect brake happened.
<br>
10 = PWM odd channel output low level when level-detect brake happened.
<br>
11 = PWM odd channel output high level when level-detect brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10656">10656</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ab68dc8964e84f3ba77a6a1629a59d0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68dc8964e84f3ba77a6a1629a59d0b7">&#9670;&nbsp;</a></span>BRKCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BRKCTL2_3
</font><br><p> <font size="2">
Offset: 0xCC  PWM Brake Edge Detect Control Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4]</td><td>BRKP0EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE0 Pin As Edge-Detect Brake Source (Write Protect)
</b><br>
0 = BKP0 pin as edge-detect brake source Disabled.
<br>
1 = BKP0 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>BRKP1EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE1 Pin As Edge-Detect Brake Source (Write Protect)
</b><br>
0 = BKP1 pin as edge-detect brake source Disabled.
<br>
1 = BKP1 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>SYSEBEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Edge-Detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as edge-detect brake source Disabled.
<br>
1 = System Fail condition as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>BRKP0LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP0 Pin As Level-Detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>BRKP1LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP1 Pin As Level-Detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[15]</td><td>SYSLBEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Level-Detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as level-detect brake source Disabled.
<br>
1 = System Fail condition as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>BRKAEVEN</td><td><div style="word-wrap: break-word;"><b>PWM Brake Action Select For Even Channel (Write Protect)
</b><br>
00 = PWM even channel level-detect brake function not affect channel output.
<br>
01 = PWM even channel output tri-state when level-detect brake happened.
<br>
10 = PWM even channel output low level when level-detect brake happened.
<br>
11 = PWM even channel output high level when level-detect brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>BRKAODD</td><td><div style="word-wrap: break-word;"><b>PWM Brake Action Select For Odd Channel (Write Protect)
</b><br>
00 = PWM odd channel level-detect brake function not affect channel output.
<br>
01 = PWM odd channel output tri-state when level-detect brake happened.
<br>
10 = PWM odd channel output low level when level-detect brake happened.
<br>
11 = PWM odd channel output high level when level-detect brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10657">10657</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="af5683fe577c4a1746d9f8c58c233eee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5683fe577c4a1746d9f8c58c233eee6">&#9670;&nbsp;</a></span>BRKCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BRKCTL4_5
</font><br><p> <font size="2">
Offset: 0xD0  PWM Brake Edge Detect Control Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4]</td><td>BRKP0EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE0 Pin As Edge-Detect Brake Source (Write Protect)
</b><br>
0 = BKP0 pin as edge-detect brake source Disabled.
<br>
1 = BKP0 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>BRKP1EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE1 Pin As Edge-Detect Brake Source (Write Protect)
</b><br>
0 = BKP1 pin as edge-detect brake source Disabled.
<br>
1 = BKP1 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>SYSEBEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Edge-Detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as edge-detect brake source Disabled.
<br>
1 = System Fail condition as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>BRKP0LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP0 Pin As Level-Detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>BRKP1LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP1 Pin As Level-Detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[15]</td><td>SYSLBEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Level-Detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as level-detect brake source Disabled.
<br>
1 = System Fail condition as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>BRKAEVEN</td><td><div style="word-wrap: break-word;"><b>PWM Brake Action Select For Even Channel (Write Protect)
</b><br>
00 = PWM even channel level-detect brake function not affect channel output.
<br>
01 = PWM even channel output tri-state when level-detect brake happened.
<br>
10 = PWM even channel output low level when level-detect brake happened.
<br>
11 = PWM even channel output high level when level-detect brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>BRKAODD</td><td><div style="word-wrap: break-word;"><b>PWM Brake Action Select For Odd Channel (Write Protect)
</b><br>
00 = PWM odd channel level-detect brake function not affect channel output.
<br>
01 = PWM odd channel output tri-state when level-detect brake happened.
<br>
10 = PWM odd channel output low level when level-detect brake happened.
<br>
11 = PWM odd channel output high level when level-detect brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10658">10658</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ae6f46a75a6d281447f0944832bc249e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f46a75a6d281447f0944832bc249e7">&#9670;&nbsp;</a></span>CAPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPCTL
</font><br><p> <font size="2">
Offset: 0x204  PWM Capture Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CAPENn</td><td><div style="word-wrap: break-word;"><b>Capture Function Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.
<br>
1 = Capture function Enabled.
<br>
Capture latched the PWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CAPINVn</td><td><div style="word-wrap: break-word;"><b>Capture Inverter Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Capture source inverter Disabled.
<br>
1 = Capture source inverter Enabled. Reverse the input signal from GPIO.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>RCRLDENn</td><td><div style="word-wrap: break-word;"><b>Rising Capture Reload Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Rising capture reload counter Disabled.
<br>
1 = Rising capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[29:24]</td><td>FCRLDENn</td><td><div style="word-wrap: break-word;"><b>Falling Capture Reload Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Falling capture reload counter Disabled.
<br>
1 = Falling capture reload counter Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10680">10680</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ada79982ad7c3aeffd775a871522dcf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada79982ad7c3aeffd775a871522dcf6b">&#9670;&nbsp;</a></span>CAPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPIEN
</font><br><p> <font size="2">
Offset: 0x250  PWM Capture Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CAPRIENn</td><td><div style="word-wrap: break-word;"><b>PWM Capture Rising Latch Interrupt Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Capture rising edge latch interrupt Disabled.
<br>
1 = Capture rising edge latch interrupt Enabled.
<br>
Note: When Capture with PDMA operating, CINTENR corresponding channel CAPRIEN must be disabled.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CAPFIENn</td><td><div style="word-wrap: break-word;"><b>PWM Capture Falling Latch Interrupt Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Capture falling edge latch interrupt Disabled.
<br>
1 = Capture falling edge latch interrupt Enabled.
<br>
Note: When Capture with PDMA operating, CINTENR corresponding channel CAPFIEN must be disabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10699">10699</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a64670f0f479029c3b9fc68c27b78b49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64670f0f479029c3b9fc68c27b78b49b">&#9670;&nbsp;</a></span>CAPIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPIF
</font><br><p> <font size="2">
Offset: 0x254  PWM Capture Interrupt Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CRLIFn</td><td><div style="word-wrap: break-word;"><b>PWM Capture Rising Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding PWM channel n.
<br>
0 = No capture rising latch condition happened.
<br>
1 = Capture rising latch condition happened, this flag will be set to high.
<br>
Note: When Capture with PDMA operating, CIFR corresponding channel CRLIF will cleared by hardware after PDMA transfer data.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CFLIFn</td><td><div style="word-wrap: break-word;"><b>PWM Capture Falling Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding PWM channel n.
<br>
0 = No capture falling latch condition happened.
<br>
1 = Capture falling latch condition happened, this flag will be set to high.
<br>
Note: When Capture with PDMA operating, CIFR corresponding channel CFLIF will cleared by hardware after PDMA transfer data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10700">10700</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aaace893922d71126f754f2d24966ade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaace893922d71126f754f2d24966ade1">&#9670;&nbsp;</a></span>CAPINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPINEN
</font><br><p> <font size="2">
Offset: 0x200  PWM Capture Input Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CAPINENn</td><td><div style="word-wrap: break-word;"><b>Capture Input Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = PWM Channel capture input path Disabled.
<br>
The input of PWM channel capture function is always regarded as 0.
<br>
1 = PWM Channel capture input path Enabled.
<br>
The input of PWM channel capture function comes from correlative multifunction pin.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10679">10679</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a6473ad99a80b36a98b3076d5396e6be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6473ad99a80b36a98b3076d5396e6be3">&#9670;&nbsp;</a></span>CAPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPSTS
</font><br><p> <font size="2">
Offset: 0x208  PWM Capture Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CRLIFOVn</td><td><div style="word-wrap: break-word;"><b>Capture Rising Latch Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if rising latch happened when the corresponding CRLIF is 1.
<br>
Each bit n controls the corresponding PWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CRLIF.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CFLIFOVn</td><td><div style="word-wrap: break-word;"><b>Capture Falling Latch Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if falling latch happened when the corresponding CFLIF is 1.
<br>
Each bit n controls the corresponding PWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CFLIF.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10681">10681</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a45a66830d3ba82cabd388a5296234b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45a66830d3ba82cabd388a5296234b75">&#9670;&nbsp;</a></span>CLKPSC0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKPSC0_1
</font><br><p> <font size="2">
Offset: 0x14  PWM Clock Pre-scale Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CLKPSC</td><td><div style="word-wrap: break-word;"><b>PWM Counter Clock Pre-Scale
</b><br>
The clock of PWM counter is decided by clock prescaler.
<br>
Each PWM pair share one PWM counter clock prescaler.
<br>
The clock of PWM counter is divided by (CLKPSC+ 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10629">10629</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a924291c7424853566d0143c4f3720bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a924291c7424853566d0143c4f3720bf9">&#9670;&nbsp;</a></span>CLKPSC2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKPSC2_3
</font><br><p> <font size="2">
Offset: 0x18  PWM Clock Pre-scale Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CLKPSC</td><td><div style="word-wrap: break-word;"><b>PWM Counter Clock Pre-Scale
</b><br>
The clock of PWM counter is decided by clock prescaler.
<br>
Each PWM pair share one PWM counter clock prescaler.
<br>
The clock of PWM counter is divided by (CLKPSC+ 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10630">10630</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a9b2e663c3c0aa2ab901db7c7889a29c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2e663c3c0aa2ab901db7c7889a29c6">&#9670;&nbsp;</a></span>CLKPSC4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKPSC4_5
</font><br><p> <font size="2">
Offset: 0x1C  PWM Clock Pre-scale Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CLKPSC</td><td><div style="word-wrap: break-word;"><b>PWM Counter Clock Pre-Scale
</b><br>
The clock of PWM counter is decided by clock prescaler.
<br>
Each PWM pair share one PWM counter clock prescaler.
<br>
The clock of PWM counter is divided by (CLKPSC+ 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10631">10631</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a26d6c901c2d03aebd097f6ddd5027abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d6c901c2d03aebd097f6ddd5027abf">&#9670;&nbsp;</a></span>CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSRC
</font><br><p> <font size="2">
Offset: 0x10  PWM Clock Source Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>ECLKSRC0</td><td><div style="word-wrap: break-word;"><b>PWM_CH01 External Clock Source Select
</b><br>
000 = PWMx_CLK, x denotes 0 or 1.
<br>
001 = TIMER0 overflow.
<br>
010 = TIMER1 overflow.
<br>
011 = TIMER2 overflow.
<br>
100 = TIMER3 overflow.
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>ECLKSRC2</td><td><div style="word-wrap: break-word;"><b>PWM_CH23 External Clock Source Select
</b><br>
000 = PWMx_CLK, x denotes 0 or 1.
<br>
001 = TIMER0 overflow.
<br>
010 = TIMER1 overflow.
<br>
011 = TIMER2 overflow.
<br>
100 = TIMER3 overflow.
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[18:16]</td><td>ECLKSRC4</td><td><div style="word-wrap: break-word;"><b>PWM_CH45 External Clock Source Select
</b><br>
000 = PWMx_CLK, x denotes 0 or 1.
<br>
001 = TIMER0 overflow.
<br>
010 = TIMER1 overflow.
<br>
011 = TIMER2 overflow.
<br>
100 = TIMER3 overflow.
<br>
Others = Reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10628">10628</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a128a17ee4d9d6c72aed1d4d7f3c3be05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128a17ee4d9d6c72aed1d4d7f3c3be05">&#9670;&nbsp;</a></span>CMPBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPBUF
</font><br><p> <font size="2">
Offset: 0x31C~0x330  PWM CMPDAT0~5 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM Comparator Register Buffer
</b><br>
(Read Only)
<br>
Used as CMP active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10703">10703</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a864f66b5bd55e4c77eb26681f468939b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864f66b5bd55e4c77eb26681f468939b">&#9670;&nbsp;</a></span>CMPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPDAT
</font><br><p> <font size="2">
Offset: 0x50~0x64  PWM Comparator Register 0~5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMP</td><td><div style="word-wrap: break-word;"><b>PWM Comparator Register
</b><br>
CMP use to compare with CNTR to generate PWM waveform, interrupt and trigger EADC.
<br>
In independent mode, CMPDAT0~5 denote as 6 independent PWM_CH0~5 compared point.
<br>
In complementary mode, CMPDAT0, 2, 4 denote as first compared point, and CMPDAT1, 3, 5 denote as second compared point for the corresponding 3 complementary pairs PWM_CH0 and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10638">10638</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a00dc00899d9865b98a341e81f2076a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00dc00899d9865b98a341e81f2076a79">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNT
</font><br><p> <font size="2">
Offset: 0x90~0xA4  PWM Counter Register 0~5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>PWM Data Register (Read Only)
</b><br>
User can monitor CNTR to know the current value in 16-bit period counter.
<br>
</div></td></tr><tr><td>
[16]</td><td>DIRF</td><td><div style="word-wrap: break-word;"><b>PWM Direction Indicator Flag (Read Only)
</b><br>
0 = Counter is Down count.
<br>
1 = Counter is UP count.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10648">10648</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a4007af1d755886a77159920ae02faae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4007af1d755886a77159920ae02faae1">&#9670;&nbsp;</a></span>CNTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNTCLR
</font><br><p> <font size="2">
Offset: 0x24  PWM Clear Counter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CNTCLRn</td><td><div style="word-wrap: break-word;"><b>Clear PWM Counter Control Bit
</b><br>
It is automatically cleared by hardware. Each bit n controls the corresponding PWM channel n.
<br>
0 = No effect.
<br>
1 = Clear 16-bit PWM counter to 0000H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10633">10633</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a0ff9223b5a31e3a1d467e63bfd815a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff9223b5a31e3a1d467e63bfd815a41">&#9670;&nbsp;</a></span>CNTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNTEN
</font><br><p> <font size="2">
Offset: 0x20  PWM Counter Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CNTENn</td><td><div style="word-wrap: break-word;"><b>PWM Counter Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = PWM Counter and clock prescaler Stop Running.
<br>
1 = PWM Counter and clock prescaler Start Running.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10632">10632</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a821a90c5e2b926e73501f62fd147c8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821a90c5e2b926e73501f62fd147c8ee">&#9670;&nbsp;</a></span>CTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL0
</font><br><p> <font size="2">
Offset: 0x00  PWM Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CTRLDn</td><td><div style="word-wrap: break-word;"><b>Center Re-Load
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
In up-down counter type, PERIOD will load to PBUF at the end point of each period.
<br>
CMPDAT will load to CMPBUF at the center point of a period.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>WINLDENn</td><td><div style="word-wrap: break-word;"><b>Window Load Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = PERIOD will load to PBUF at the end point of each period.
<br>
CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.
<br>
1 = PERIOD will load to PBUF at the end point of each period.
<br>
CMPDAT will load to CMPBUF at the end point of each period when valid reload window is set.
<br>
The valid reload window is set by software write 1 to PWM_LOAD register and cleared by hardware after load success.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>IMMLDENn</td><td><div style="word-wrap: break-word;"><b>Immediately Load Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = PERIOD will load to PBUF at the end point of each period.
<br>
CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.
<br>
1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.
<br>
Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.
<br>
</div></td></tr><tr><td>
[24]</td><td>GROUPEN</td><td><div style="word-wrap: break-word;"><b>Group Function Enable
</b><br>
0 = The output waveform of each PWM channel are independent.
<br>
1 = Unify the PWM_CH2 and PWM_CH4 to output the same waveform as PWM_CH0 and unify the PWM_CH3 and PWM_CH5 to output the same waveform as PWM_CH1.
<br>
</div></td></tr><tr><td>
[30]</td><td>DBGHALT</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Counter Halt (Write Protect)
</b><br>
If counter halt is enabled, PWM all counters will keep current value until exit ICE debug mode.
<br>
0 = ICE debug mode counter halt disable.
<br>
1 = ICE debug mode counter halt enable.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[31]</td><td>DBGTRIOFF</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Acknowledge Disable (Write Protect)
</b><br>
0 = ICE debug mode acknowledgement effects PWM output.
<br>
PWM pin will be forced as tri-state while ICE debug mode acknowledged.
<br>
1 = ICE debug mode acknowledgement disabled.
<br>
PWM pin will keep output no matter ICE debug mode acknowledged or not.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10624">10624</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ac8734edcbe0ca925823e087d1873822f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8734edcbe0ca925823e087d1873822f">&#9670;&nbsp;</a></span>CTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL1
</font><br><p> <font size="2">
Offset: 0x04  PWM Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CNTTYPEn</td><td><div style="word-wrap: break-word;"><b>PWM Counter Behavior Type
</b><br>
Each bit n controls corresponding PWM channel n.
<br>
00 = Up counter type (supports in capture mode).
<br>
01 = Down count type (supports in capture mode).
<br>
10 = Up-down counter type.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>CNTMODEn</td><td><div style="word-wrap: break-word;"><b>PWM Counter Mode
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Auto-reload mode.
<br>
1 = One-shot mode.
<br>
</div></td></tr><tr><td>
[26:24]</td><td>OUTMODEn</td><td><div style="word-wrap: break-word;"><b>PWM Output Mode
</b><br>
Each bit n controls the
<br>
output mode of
<br>
corresponding PWM channel n.
<br>
0 = PWM independent mode.
<br>
1 = PWM complementary mode.
<br>
Note: When operating in group function, these bits must all set to the same mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10625">10625</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a50db6d60a967ced42553c6891afe96c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50db6d60a967ced42553c6891afe96c5">&#9670;&nbsp;</a></span>DTCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DTCTL0_1
</font><br><p> <font size="2">
Offset: 0x70  PWM Dead-Time Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>DTCNT</td><td><div style="word-wrap: break-word;"><b>Dead-Time Counter (Write Protect)
</b><br>
The dead-time can be calculated from the following formula:
<br>
Dead-time = (DTCNT[11:0]+1) * PWM_CLK period.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>DTEN</td><td><div style="word-wrap: break-word;"><b>Enable Dead-Time Insertion For PWM Pair (PWM_CH0, PWM_CH1) (PWM_CH2, PWM_CH3) (PWM_CH4, PWM_CH5) (Write Protect)
</b><br>
Dead-time insertion is only active when this pair of complementary PWM is enabled.
<br>
If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.
<br>
0 = Dead-time insertion Disabled on the pin pair.
<br>
1 = Dead-time insertion Enabled on the pin pair.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[24]</td><td>DTCKSEL</td><td><div style="word-wrap: break-word;"><b>Dead-Time Clock Select (Write Protect)
</b><br>
0 = Dead-time clock source from PWM_CLK.
<br>
1 = Dead-time clock source from prescaler output.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10640">10640</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a05c133caa64fc83eb3e27d1d2b64f229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c133caa64fc83eb3e27d1d2b64f229">&#9670;&nbsp;</a></span>DTCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DTCTL2_3
</font><br><p> <font size="2">
Offset: 0x74  PWM Dead-Time Control Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>DTCNT</td><td><div style="word-wrap: break-word;"><b>Dead-Time Counter (Write Protect)
</b><br>
The dead-time can be calculated from the following formula:
<br>
Dead-time = (DTCNT[11:0]+1) * PWM_CLK period.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>DTEN</td><td><div style="word-wrap: break-word;"><b>Enable Dead-Time Insertion For PWM Pair (PWM_CH0, PWM_CH1) (PWM_CH2, PWM_CH3) (PWM_CH4, PWM_CH5) (Write Protect)
</b><br>
Dead-time insertion is only active when this pair of complementary PWM is enabled.
<br>
If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.
<br>
0 = Dead-time insertion Disabled on the pin pair.
<br>
1 = Dead-time insertion Enabled on the pin pair.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[24]</td><td>DTCKSEL</td><td><div style="word-wrap: break-word;"><b>Dead-Time Clock Select (Write Protect)
</b><br>
0 = Dead-time clock source from PWM_CLK.
<br>
1 = Dead-time clock source from prescaler output.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10641">10641</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aac85500ab02cff9a079daca62dc6badd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac85500ab02cff9a079daca62dc6badd">&#9670;&nbsp;</a></span>DTCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DTCTL4_5
</font><br><p> <font size="2">
Offset: 0x78  PWM Dead-Time Control Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>DTCNT</td><td><div style="word-wrap: break-word;"><b>Dead-Time Counter (Write Protect)
</b><br>
The dead-time can be calculated from the following formula:
<br>
Dead-time = (DTCNT[11:0]+1) * PWM_CLK period.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>DTEN</td><td><div style="word-wrap: break-word;"><b>Enable Dead-Time Insertion For PWM Pair (PWM_CH0, PWM_CH1) (PWM_CH2, PWM_CH3) (PWM_CH4, PWM_CH5) (Write Protect)
</b><br>
Dead-time insertion is only active when this pair of complementary PWM is enabled.
<br>
If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.
<br>
0 = Dead-time insertion Disabled on the pin pair.
<br>
1 = Dead-time insertion Enabled on the pin pair.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[24]</td><td>DTCKSEL</td><td><div style="word-wrap: break-word;"><b>Dead-Time Clock Select (Write Protect)
</b><br>
0 = Dead-time clock source from PWM_CLK.
<br>
1 = Dead-time clock source from prescaler output.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10642">10642</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aeed3be66aa45650421034161a06bcbc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed3be66aa45650421034161a06bcbc2">&#9670;&nbsp;</a></span>EADCTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::EADCTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">EADCTS0
</font><br><p> <font size="2">
Offset: 0xF8  PWM Trigger EADC Source Select Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>TRGSEL0</td><td><div style="word-wrap: break-word;"><b>PWM_CH0 Trigger EADC Source Select
</b><br>
0000 = PWM_CH0 zero point.
<br>
0001 = PWM_CH0 period point.
<br>
0010 = PWM_CH0 zero or period point.
<br>
0011 = PWM_CH0 up-count CMPDAT point.
<br>
0100 = PWM_CH0 down-count CMPDAT point.
<br>
0101 = PWM_CH1 zero point.
<br>
0110 = PWM_CH1 period point.
<br>
0111 = PWM_CH1 zero or period point.
<br>
1000 = PWM_CH1 up-count CMPDAT point.
<br>
1001 = PWM_CH1 down-count CMPDAT point.
<br>
1010 = PWM_CH0 up-count free CMPDAT point.
<br>
1011 = PWM_CH0 down-count free CMPDAT point.
<br>
1100 = PWM_CH2 up-count free CMPDAT point.
<br>
1101 = PWM_CH2 down-count free CMPDAT point.
<br>
1110 = PWM_CH4 up-count free CMPDAT point.
<br>
1111 = PWM_CH4 down-count free CMPDAT point.
<br>
</div></td></tr><tr><td>
[7]</td><td>TRGEN0</td><td><div style="word-wrap: break-word;"><b>PWM_CH0 Trigger EADC enable bit
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>TRGSEL1</td><td><div style="word-wrap: break-word;"><b>PWM_CH1 Trigger EADC Source Select
</b><br>
0000 = PWM_CH0 zero point.
<br>
0001 = PWM_CH0 period point.
<br>
0010 = PWM_CH0 zero or period point.
<br>
0011 = PWM_CH0 up-count CMPDAT point.
<br>
0100 = PWM_CH0 down-count CMPDAT point.
<br>
0101 = PWM_CH1 zero point.
<br>
0110 = PWM_CH1 period point.
<br>
0111 = PWM_CH1 zero or period point.
<br>
1000 = PWM_CH1 up-count CMPDAT point.
<br>
1001 = PWM_CH1 down-count CMPDAT point.
<br>
1010 = PWM_CH0 up-count free CMPDAT point.
<br>
1011 = PWM_CH0 down-count free CMPDAT point.
<br>
1100 = PWM_CH2 up-count free CMPDAT point.
<br>
1101 = PWM_CH2 down-count free CMPDAT point.
<br>
1110 = PWM_CH4 up-count free CMPDAT point.
<br>
1111 = PWM_CH4 down-count free CMPDAT point.
<br>
</div></td></tr><tr><td>
[15]</td><td>TRGEN1</td><td><div style="word-wrap: break-word;"><b>PWM_CH1 Trigger EADC enable bit
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>TRGSEL2</td><td><div style="word-wrap: break-word;"><b>PWM_CH2 Trigger EADC Source Select
</b><br>
0000 = PWM_CH2 zero point.
<br>
0001 = PWM_CH2 period point.
<br>
0010 = PWM_CH2 zero or period point.
<br>
0011 = PWM_CH2 up-count CMPDAT point.
<br>
0100 = PWM_CH2 down-count CMPDAT point.
<br>
0101 = PWM_CH3 zero point.
<br>
0110 = PWM_CH3 period point.
<br>
0111 = PWM_CH3 zero or period point.
<br>
1000 = PWM_CH3 up-count CMPDAT point.
<br>
1001 = PWM_CH3 down-count CMPDAT point.
<br>
1010 = PWM_CH0 up-count free CMPDAT point.
<br>
1011 = PWM_CH0 down-count free CMPDAT point.
<br>
1100 = PWM_CH2 up-count free CMPDAT point.
<br>
1101 = PWM_CH2 down-count free CMPDAT point.
<br>
1110 = PWM_CH4 up-count free CMPDAT point.
<br>
1111 = PWM_CH4 down-count free CMPDAT point.
<br>
</div></td></tr><tr><td>
[23]</td><td>TRGEN2</td><td><div style="word-wrap: break-word;"><b>PWM_CH2 Trigger EADC enable bit
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>TRGSEL3</td><td><div style="word-wrap: break-word;"><b>PWM_CH3 Trigger EADC Source Select
</b><br>
0000 = PWM_CH2 zero point.
<br>
0001 = PWM_CH2 period point.
<br>
0010 = PWM_CH2 zero or period point.
<br>
0011 = PWM_CH2 up-count CMPDAT point.
<br>
0100 = PWM_CH2 down-count CMPDAT point.
<br>
0101 = PWM_CH3 zero point.
<br>
0110 = PWM_CH3 period point.
<br>
0111 = PWM_CH3 zero or period point.
<br>
1000 = PWM_CH3 up-count CMPDAT point.
<br>
1001 = PWM_CH3 down-count CMPDAT point.
<br>
1010 = PWM_CH0 up-count free CMPDAT point.
<br>
1011 = PWM_CH0 down-count free CMPDAT point.
<br>
1100 = PWM_CH2 up-count free CMPDAT point.
<br>
1101 = PWM_CH2 down-count free CMPDAT point.
<br>
1110 = PWM_CH4 up-count free CMPDAT point.
<br>
1111 = PWM_CH4 down-count free CMPDAT point.
<br>
</div></td></tr><tr><td>
[31]</td><td>TRGEN3</td><td><div style="word-wrap: break-word;"><b>PWM_CH3 Trigger EADC enable bit
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10668">10668</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a4a39ce5fbb63b3848d47b2dbd4fab0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a39ce5fbb63b3848d47b2dbd4fab0eb">&#9670;&nbsp;</a></span>EADCTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::EADCTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">EADCTS1
</font><br><p> <font size="2">
Offset: 0xFC  PWM Trigger EADC Source Select Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>TRGSEL4</td><td><div style="word-wrap: break-word;"><b>PWM_CH4 Trigger EADC Source Select
</b><br>
0000 = PWM_CH4 zero point.
<br>
0001 = PWM_CH4 period point.
<br>
0010 = PWM_CH4 zero or period point.
<br>
0011 = PWM_CH4 up-count CMPDAT point.
<br>
0100 = PWM_CH4 down-count CMPDAT point.
<br>
0101 = PWM_CH5 zero point.
<br>
0110 = PWM_CH5 period point.
<br>
0111 = PWM_CH5 zero or period point.
<br>
1000 = PWM_CH5 up-count CMPDAT point.
<br>
1001 = PWM_CH5 down-count CMPDAT point.
<br>
1010 = PWM_CH0 up-count free CMPDAT point.
<br>
1011 = PWM_CH0 down-count free CMPDAT point.
<br>
1100 = PWM_CH2 up-count free CMPDAT point.
<br>
1101 = PWM_CH2 down-count free CMPDAT point.
<br>
1110 = PWM_CH4 up-count free CMPDAT point.
<br>
1111 = PWM_CH4 down-count free CMPDAT point.
<br>
</div></td></tr><tr><td>
[7]</td><td>TRGEN4</td><td><div style="word-wrap: break-word;"><b>PWM_CH4 Trigger EADC enable bit
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>TRGSEL5</td><td><div style="word-wrap: break-word;"><b>PWM_CH5 Trigger EADC Source Select
</b><br>
0000 = PWM_CH4 zero point.
<br>
0001 = PWM_CH4 period point.
<br>
0010 = PWM_CH4 zero or period point.
<br>
0011 = PWM_CH4 up-count CMPDAT point.
<br>
0100 = PWM_CH4 down-count CMPDAT point.
<br>
0101 = PWM_CH5 zero point.
<br>
0110 = PWM_CH5 period point.
<br>
0111 = PWM_CH5 zero or period point.
<br>
1000 = PWM_CH5 up-count CMPDAT point.
<br>
1001 = PWM_CH5 down-count CMPDAT point.
<br>
1010 = PWM_CH0 up-count free CMPDAT point.
<br>
1011 = PWM_CH0 down-count free CMPDAT point.
<br>
1100 = PWM_CH2 up-count free CMPDAT point.
<br>
1101 = PWM_CH2 down-count free CMPDAT point.
<br>
1110 = PWM_CH4 up-count free CMPDAT point.
<br>
1111 = PWM_CH4 down-count free CMPDAT point.
<br>
</div></td></tr><tr><td>
[15]</td><td>TRGEN5</td><td><div style="word-wrap: break-word;"><b>PWM_CH5 Trigger EADC enable bit
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10669">10669</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aeacef58982226833de1b5e20038e54bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeacef58982226833de1b5e20038e54bd">&#9670;&nbsp;</a></span>FAILBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FAILBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FAILBRK
</font><br><p> <font size="2">
Offset: 0xC4  PWM System Fail Brake Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CSSBRKEN</td><td><div style="word-wrap: break-word;"><b>Clock Security System Detection Trigger PWM Brake Function 0 Enable
</b><br>
0 = Brake Function triggered by CSS detection Disabled.
<br>
1 = Brake Function triggered by CSS detection Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>BODBRKEN</td><td><div style="word-wrap: break-word;"><b>Brown-Out Detection Trigger PWM Brake Function 0 Enable
</b><br>
0 = Brake Function triggered by BOD Disabled.
<br>
1 = Brake Function triggered by BOD Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>CORBRKEN</td><td><div style="word-wrap: break-word;"><b>Core Lockup Detection Trigger PWM Brake Function 0 Enable
</b><br>
0 = Brake Function triggered by Core lockup detection Disabled.
<br>
1 = Brake Function triggered by Core lockup detection Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10655">10655</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a69e6b60f0c2684451ae1093ff679b322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e6b60f0c2684451ae1093ff679b322">&#9670;&nbsp;</a></span>FCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT0
</font><br><p> <font size="2">
Offset: 0x210  PWM Falling Capture Data Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10683">10683</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a5a9f54ed67a0de344d2c6e229bb62984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9f54ed67a0de344d2c6e229bb62984">&#9670;&nbsp;</a></span>FCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT1
</font><br><p> <font size="2">
Offset: 0x218  PWM Falling Capture Data Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10685">10685</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a0387603298674ba86be0888064011898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0387603298674ba86be0888064011898">&#9670;&nbsp;</a></span>FCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT2
</font><br><p> <font size="2">
Offset: 0x220  PWM Falling Capture Data Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10687">10687</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a2eae9cbc635515200cc6b8a2eeaed96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eae9cbc635515200cc6b8a2eeaed96a">&#9670;&nbsp;</a></span>FCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT3
</font><br><p> <font size="2">
Offset: 0x228  PWM Falling Capture Data Register 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10689">10689</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ae47d1b57ef9ab854f70801b38e9e7cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47d1b57ef9ab854f70801b38e9e7cd1">&#9670;&nbsp;</a></span>FCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT4
</font><br><p> <font size="2">
Offset: 0x230  PWM Falling Capture Data Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10691">10691</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a6343a4665735a9e16d8ff6de01efbf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6343a4665735a9e16d8ff6de01efbf7e">&#9670;&nbsp;</a></span>FCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT5
</font><br><p> <font size="2">
Offset: 0x238  PWM Falling Capture Data Register 5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10693">10693</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a9393a6cbdc0f7e1b858af525d03efe8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9393a6cbdc0f7e1b858af525d03efe8b">&#9670;&nbsp;</a></span>FTCBUF0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCBUF0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FTCBUF0_1
</font><br><p> <font size="2">
Offset: 0x340  PWM FTCMPDAT0_1 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FTCMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM FTCMPDAT Buffer (Read Only)
</b><br>
Used as FTCMPDAT active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10705">10705</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aa8e8de30edf14b60e7b23574d5d5b9cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e8de30edf14b60e7b23574d5d5b9cd">&#9670;&nbsp;</a></span>FTCBUF2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCBUF2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FTCBUF2_3
</font><br><p> <font size="2">
Offset: 0x344  PWM FTCMPDAT2_3 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FTCMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM FTCMPDAT Buffer (Read Only)
</b><br>
Used as FTCMPDAT active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10706">10706</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a42225e69d0f12e7d475a7f87fbe266eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42225e69d0f12e7d475a7f87fbe266eb">&#9670;&nbsp;</a></span>FTCBUF4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCBUF4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FTCBUF4_5
</font><br><p> <font size="2">
Offset: 0x348  PWM FTCMPDAT4_5 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FTCMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM FTCMPDAT Buffer (Read Only)
</b><br>
Used as FTCMPDAT active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10707">10707</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a6ae25334ac3db427fbbd3518d84e476c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae25334ac3db427fbbd3518d84e476c">&#9670;&nbsp;</a></span>FTCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FTCI
</font><br><p> <font size="2">
Offset: 0x34C  PWM FTCMPDAT Indicator Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>FTCMUn</td><td><div style="word-wrap: break-word;"><b>PWM FTCMPDAT Up Indicator
</b><br>
Indicator will be set to high when FTCMPDATn equal to PERIODn and DIRF=1, software can write 1 to clear this bit.
<br>
Each bit n controls the corresponding PWM channel n.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>FTCMDn</td><td><div style="word-wrap: break-word;"><b>PWM FTCMPDAT Down Indicator
</b><br>
Indicator will be set to high when FTCMPDATn equal to PERIODn and DIRF=0, software can write 1 to clear this bit.
<br>
Each bit n controls the corresponding PWM channel n.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10708">10708</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ae6315b003dc5d747627ddf326da95a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6315b003dc5d747627ddf326da95a09">&#9670;&nbsp;</a></span>FTCMPDAT0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCMPDAT0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FTCMPDAT0_1
</font><br><p> <font size="2">
Offset: 0x100  PWM Free Trigger Compare Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FTCMP</td><td><div style="word-wrap: break-word;"><b>PWM Free Trigger Compare Register
</b><br>
FTCMP use to compare with even CNTR to trigger EADC.
<br>
FTCMPDAT0, 2, 4 corresponding complementary pairs PWM_CH0and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10670">10670</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a4073029a936990aecccc956ec2cb380e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4073029a936990aecccc956ec2cb380e">&#9670;&nbsp;</a></span>FTCMPDAT2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCMPDAT2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FTCMPDAT2_3
</font><br><p> <font size="2">
Offset: 0x104  PWM Free Trigger Compare Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FTCMP</td><td><div style="word-wrap: break-word;"><b>PWM Free Trigger Compare Register
</b><br>
FTCMP use to compare with even CNTR to trigger EADC.
<br>
FTCMPDAT0, 2, 4 corresponding complementary pairs PWM_CH0and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10671">10671</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a161a452fdf756933395ee30c3b29a18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161a452fdf756933395ee30c3b29a18f">&#9670;&nbsp;</a></span>FTCMPDAT4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCMPDAT4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FTCMPDAT4_5
</font><br><p> <font size="2">
Offset: 0x108  PWM Free Trigger Compare Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FTCMP</td><td><div style="word-wrap: break-word;"><b>PWM Free Trigger Compare Register
</b><br>
FTCMP use to compare with even CNTR to trigger EADC.
<br>
FTCMPDAT0, 2, 4 corresponding complementary pairs PWM_CH0and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10672">10672</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a3ce7bc11f4c82261fae0efd1cb37a95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce7bc11f4c82261fae0efd1cb37a95e">&#9670;&nbsp;</a></span>IFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::IFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IFA
</font><br><p> <font size="2">
Offset: 0xF0  PWM Interrupt Flag Accumulator Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>IFCNT0_1</td><td><div style="word-wrap: break-word;"><b>PWM_CH0 And PWM_CH1 Interrupt Flag Counter
</b><br>
The register sets the count number which defines how many times of PWM_CH0 and PWM_CH1 period occurs to set bit IFAIF0_1 to request the PWM period interrupt.
<br>
PWM flag will be set in every IFCNT0_1 [3:0] times of PWM period.
<br>
</div></td></tr><tr><td>
[6:4]</td><td>IFSEL0_1</td><td><div style="word-wrap: break-word;"><b>PWM_CH0 And PWM_CH1 Interrupt Flag Accumulator Source Select
</b><br>
000 = CNT equal to Zero in channel 0.
<br>
001 = CNT equal to PERIOD in channel 0.
<br>
010 = CNT equal to CMPU in channel 0.
<br>
011 = CNT equal to CMPD in channel 0.
<br>
100 = CNT equal to Zero in channel 1.
<br>
101 = CNT equal to PERIOD in channel 1.
<br>
110 = CNT equal to CMPU in channel 1.
<br>
111 = CNT equal to CMPD in channel 1.
<br>
</div></td></tr><tr><td>
[7]</td><td>IFAEN0_1</td><td><div style="word-wrap: break-word;"><b>PWM_CH0 And PWM_CH1 Interrupt Flag Accumulator Enable
</b><br>
0 = PWM_CH0 and PWM_CH1 interrupt flag accumulator disable.
<br>
1 = PWM_CH0 and PWM_CH1 interrupt flag accumulator enable.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>IFCNT2_3</td><td><div style="word-wrap: break-word;"><b>PWM_CH2 And PWM_CH3 Interrupt Flag Counter
</b><br>
The register sets the count number which defines how many times of PWM_CH2 and PWM_CH3 period occurs to set bit IFAIF2_3 to request the PWM period interrupt.
<br>
PWM flag will be set in every IFCNT2_3[3:0] times of PWM period.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>IFSEL2_3</td><td><div style="word-wrap: break-word;"><b>PWM_CH2 And PWM_CH3 Interrupt Flag Accumulator Source Select
</b><br>
000 = CNT equal to Zero in channel 2.
<br>
001 = CNT equal to PERIOD in channel 2.
<br>
010 = CNT equal to CMPU in channel 2.
<br>
011 = CNT equal to CMPD in channel 2.
<br>
100 = CNT equal to Zero in channel 3.
<br>
101 = CNT equal to PERIOD in channel 3.
<br>
110 = CNT equal to CMPU in channel 3.
<br>
111 = CNT equal to CMPD in channel 3.
<br>
</div></td></tr><tr><td>
[15]</td><td>IFAEN2_3</td><td><div style="word-wrap: break-word;"><b>PWM_CH2 And PWM_CH3 Interrupt Flag Accumulator Enable
</b><br>
0 = PWM_CH2 and PWM_CH3 interrupt flag accumulator disable.
<br>
1 = PWM_CH2 and PWM_CH3 interrupt flag accumulator enable.
<br>
</div></td></tr><tr><td>
[19:16]</td><td>IFCNT4_5</td><td><div style="word-wrap: break-word;"><b>PWM_CH4 And PWM_CH5 Interrupt Flag Counter
</b><br>
The register sets the count number which defines how many times of PWM_CH4 and PWM_CH5 period occurs to set bit IFAIF4_5 to request the PWM period interrupt.
<br>
PWM flag will be set in every IFCNT4_5[3:0] times of PWM period.
<br>
</div></td></tr><tr><td>
[22:20]</td><td>IFSEL4_5</td><td><div style="word-wrap: break-word;"><b>PWM_CH4 And PWM_CH5 Interrupt Flag Accumulator Source Select
</b><br>
000 = CNT equal to Zero in channel 4.
<br>
001 = CNT equal to PERIOD in channel 4.
<br>
010 = CNT equal to CMPU in channel 4.
<br>
011 = CNT equal to CMPD in channel 4.
<br>
100 = CNT equal to Zero in channel 5.
<br>
101 = CNT equal to PERIOD in channel 5.
<br>
110 = CNT equal to CMPU in channel 5.
<br>
111 = CNT equal to CMPD in channel 5.
<br>
</div></td></tr><tr><td>
[23]</td><td>IFAEN4_5</td><td><div style="word-wrap: break-word;"><b>PWM_CH4 And PWM_CH5 Interrupt Flag Accumulator Enable
</b><br>
0 = PWM_CH4 and PWM_CH5 interrupt flag accumulator disable.
<br>
1 = PWM_CH4 and PWM_CH5 interrupt flag accumulator enable.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10666">10666</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a81295b1746685a75014c3e12f4e9b0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81295b1746685a75014c3e12f4e9b0f7">&#9670;&nbsp;</a></span>INTEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN0
</font><br><p> <font size="2">
Offset: 0xE0  PWM Interrupt Enable Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>ZIENn</td><td><div style="word-wrap: break-word;"><b>PWM Zero Point Interrupt Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Zero point interrupt Disabled.
<br>
1 = Zero point interrupt Enabled.
<br>
Note: Odd channels will read always 0 at complementary mode.
<br>
</div></td></tr><tr><td>
[7]</td><td>IFAIEN0_1</td><td><div style="word-wrap: break-word;"><b>PWM_CH0/1 Interrupt Flag Accumulator Interrupt Enable
</b><br>
0 = Interrupt Flag accumulator interrupt Disabled.
<br>
1 = Interrupt Flag accumulator interrupt Enabled.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>PIENn</td><td><div style="word-wrap: break-word;"><b>PWM Period Point Interrupt Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Period point interrupt Disabled.
<br>
1 = Period point interrupt Enabled.
<br>
Note1: When up-down counter type period point means center point.
<br>
Note2: Odd channels will read always 0 at complementary mode.
<br>
</div></td></tr><tr><td>
[15]</td><td>IFAIEN2_3</td><td><div style="word-wrap: break-word;"><b>PWM_CH2/3 Interrupt Flag Accumulator Interrupt Enable
</b><br>
0 = Interrupt Flag accumulator interrupt Disabled.
<br>
1 = Interrupt Flag accumulator interrupt Enabled.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>CMPUIENn</td><td><div style="word-wrap: break-word;"><b>PWM Compare Up Count Interrupt Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Compare up count interrupt Disabled.
<br>
1 = Compare up count interrupt Enabled.
<br>
Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.
<br>
</div></td></tr><tr><td>
[23]</td><td>IFAIEN4_5</td><td><div style="word-wrap: break-word;"><b>PWM_CH4/5 Interrupt Flag Accumulator Interrupt Enable
</b><br>
0 = Interrupt Flag accumulator interrupt Disabled.
<br>
1 = Interrupt Flag accumulator interrupt Enabled.
<br>
</div></td></tr><tr><td>
[29:24]</td><td>CMPDIENn</td><td><div style="word-wrap: break-word;"><b>PWM Compare Down Count Interrupt Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Compare down count interrupt Disabled.
<br>
1 = Compare down count interrupt Enabled.
<br>
Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10662">10662</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a40d4a93fadbc005cf8c56c8816b4f412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d4a93fadbc005cf8c56c8816b4f412">&#9670;&nbsp;</a></span>INTEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN1
</font><br><p> <font size="2">
Offset: 0xE4  PWM Interrupt Enable Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BRKEIEN0_1</td><td><div style="word-wrap: break-word;"><b>PWM Edge-Detect Brake Interrupt Enable For Channel0/1 (Write Protect)
</b><br>
0 = Edge-detect Brake interrupt for channel0/1 Disabled.
<br>
1 = Edge-detect Brake interrupt for channel0/1 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>BRKEIEN2_3</td><td><div style="word-wrap: break-word;"><b>PWM Edge-Detect Brake Interrupt Enable For Channel2/3 (Write Protect)
</b><br>
0 = Edge-detect Brake interrupt for channel2/3 Disabled.
<br>
1 = Edge-detect Brake interrupt for channel2/3 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>BRKEIEN4_5</td><td><div style="word-wrap: break-word;"><b>PWM Edge-Detect Brake Interrupt Enable For Channel4/5 (Write Protect)
</b><br>
0 = Edge-detect Brake interrupt for channel4/5 Disabled.
<br>
1 = Edge-detect Brake interrupt for channel4/5 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>BRKLIEN0_1</td><td><div style="word-wrap: break-word;"><b>PWM Level-Detect Brake Interrupt Enable For Channel0/1 (Write Protect)
</b><br>
0 = Level-detect Brake interrupt for channel0/1 Disabled.
<br>
1 = Level-detect Brake interrupt for channel0/1 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[9]</td><td>BRKLIEN2_3</td><td><div style="word-wrap: break-word;"><b>PWM Level-Detect Brake Interrupt Enable For Channel2/3 (Write Protect)
</b><br>
0 = Level-detect Brake interrupt for channel2/3 Disabled.
<br>
1 = Level-detect Brake interrupt for channel2/3 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10]</td><td>BRKLIEN4_5</td><td><div style="word-wrap: break-word;"><b>PWM Level-Detect Brake Interrupt Enable For Channel4/5 (Write Protect)
</b><br>
0 = Level-detect Brake interrupt for channel4/5 Disabled.
<br>
1 = Level-detect Brake interrupt for channel4/5 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10663">10663</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a41061229cc18a31f1af6b34efcbbf7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41061229cc18a31f1af6b34efcbbf7d2">&#9670;&nbsp;</a></span>INTSTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS0
</font><br><p> <font size="2">
Offset: 0xE8  PWM Interrupt Flag Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>ZIFn</td><td><div style="word-wrap: break-word;"><b>PWM Zero Point Interrupt Flag
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
This bit is set by hardware when PWM counter reaches zero, software can write 1 to clear this bit to zero.
<br>
</div></td></tr><tr><td>
[7]</td><td>IFAIF0_1</td><td><div style="word-wrap: break-word;"><b>PWM_CH0/1 Interrupt Flag Accumulator Interrupt Flag
</b><br>
Flag is set by hardware when condition match IFSEL0_1 in PWM_IFA register, software can clear this bit by writing 1 to it.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>PIFn</td><td><div style="word-wrap: break-word;"><b>PWM Period Point Interrupt Flag
</b><br>
This bit is set by hardware when PWM counter reaches PWM_PERIODn, software can write 1 to clear this bit to zero.
<br>
Each bit n controls the corresponding PWM channel n.
<br>
</div></td></tr><tr><td>
[15]</td><td>IFAIF2_3</td><td><div style="word-wrap: break-word;"><b>PWM_CH2/3 Interrupt Flag Accumulator Interrupt Flag
</b><br>
Flag is set by hardware when condition match IFSEL2_3 in PWM_IFA register, software can clear this bit by writing 1 to it.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>CMPUIFn</td><td><div style="word-wrap: break-word;"><b>PWM Compare Up Count Interrupt Flag
</b><br>
Flag is set by hardware when PWM counter up count and reaches PWM_CMPDATn, software can clear this bit by writing 1 to it.
<br>
Each bit n controls the corresponding PWM channel n.
<br>
Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.
<br>
Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.
<br>
</div></td></tr><tr><td>
[23]</td><td>IFAIF4_5</td><td><div style="word-wrap: break-word;"><b>PWM_CH4/5 Interrupt Flag Accumulator Interrupt Flag
</b><br>
Flag is set by hardware when condition match IFSEL4_5 in PWM_IFA register, software can clear this bit by writing 1 to it.
<br>
</div></td></tr><tr><td>
[29:24]</td><td>CMPDIFn</td><td><div style="word-wrap: break-word;"><b>PWM Compare Down Count Interrupt Flag
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
Flag is set by hardware when PWM counter down count and reaches PWM_CMPDATn, software can clear this bit by writing 1 to it.
<br>
Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.
<br>
Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10664">10664</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a6fcc3e96ee7b50286d6bb90347ce006d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fcc3e96ee7b50286d6bb90347ce006d">&#9670;&nbsp;</a></span>INTSTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS1
</font><br><p> <font size="2">
Offset: 0xEC  PWM Interrupt Flag Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BRKEIF0</td><td><div style="word-wrap: break-word;"><b>PWM Channel0 Edge-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel0 edge-detect brake event do not happened.
<br>
1 = When PWM channel0 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>BRKEIF1</td><td><div style="word-wrap: break-word;"><b>PWM Channel1 Edge-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel1 edge-detect brake event do not happened.
<br>
1 = When PWM channel1 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>BRKEIF2</td><td><div style="word-wrap: break-word;"><b>PWM Channel2 Edge-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel2 edge-detect brake event do not happened.
<br>
1 = When PWM channel2 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>BRKEIF3</td><td><div style="word-wrap: break-word;"><b>PWM Channel3 Edge-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel3 edge-detect brake event do not happened.
<br>
1 = When PWM channel3 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>BRKEIF4</td><td><div style="word-wrap: break-word;"><b>PWM Channel4 Edge-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel4 edge-detect brake event do not happened.
<br>
1 = When PWM channel4 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>BRKEIF5</td><td><div style="word-wrap: break-word;"><b>PWM Channel5 Edge-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel5 edge-detect brake event do not happened.
<br>
1 = When PWM channel5 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>BRKLIF0</td><td><div style="word-wrap: break-word;"><b>PWM Channel0 Level-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel0 level-detect brake event do not happened.
<br>
1 = When PWM channel0 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[9]</td><td>BRKLIF1</td><td><div style="word-wrap: break-word;"><b>PWM Channel1 Level-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel1 level-detect brake event do not happened.
<br>
1 = When PWM channel1 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10]</td><td>BRKLIF2</td><td><div style="word-wrap: break-word;"><b>PWM Channel2 Level-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel2 level-detect brake event do not happened.
<br>
1 = When PWM channel2 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[11]</td><td>BRKLIF3</td><td><div style="word-wrap: break-word;"><b>PWM Channel3 Level-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel3 level-detect brake event do not happened.
<br>
1 = When PWM channel3 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>BRKLIF4</td><td><div style="word-wrap: break-word;"><b>PWM Channel4 Level-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel4 level-detect brake event do not happened.
<br>
1 = When PWM channel4 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>BRKLIF5</td><td><div style="word-wrap: break-word;"><b>PWM Channel5 Level-Detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM channel5 level-detect brake event do not happened.
<br>
1 = When PWM channel5 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>BRKESTS0</td><td><div style="word-wrap: break-word;"><b>PWM Channel0 Edge-Detect Brake Status
</b><br>
0 = PWM channel0 edge-detect brake state is released.
<br>
1 = When PWM channel0 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel0 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[17]</td><td>BRKESTS1</td><td><div style="word-wrap: break-word;"><b>PWM Channel1 Edge-Detect Brake Status
</b><br>
0 = PWM channel1 edge-detect brake state is released.
<br>
1 = When PWM channel1 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel1 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[18]</td><td>BRKESTS2</td><td><div style="word-wrap: break-word;"><b>PWM Channel2 Edge-Detect Brake Status
</b><br>
0 = PWM channel2 edge-detect brake state is released.
<br>
1 = When PWM channel2 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel2 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[19]</td><td>BRKESTS3</td><td><div style="word-wrap: break-word;"><b>PWM Channel3 Edge-Detect Brake Status
</b><br>
0 = PWM channel3 edge-detect brake state is released.
<br>
1 = When PWM channel3 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel3 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[20]</td><td>BRKESTS4</td><td><div style="word-wrap: break-word;"><b>PWM Channel4 Edge-Detect Brake Status
</b><br>
0 = PWM channel4 edge-detect brake state is released.
<br>
1 = When PWM channel4 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel4 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[21]</td><td>BRKESTS5</td><td><div style="word-wrap: break-word;"><b>PWM Channel5 Edge-Detect Brake Status
</b><br>
0 = PWM channel5 edge-detect brake state is released.
<br>
1 = When PWM channel5 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel5 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[24]</td><td>BRKLSTS0</td><td><div style="word-wrap: break-word;"><b>PWM Channel0 Level-Detect Brake Status (Read Only)
</b><br>
0 = PWM channel0 level-detect brake state is released.
<br>
1 = When PWM channel0 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel0 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware.
<br>
When enabled brake source return to high level, PWM will release brake state until current PWM period finished.
<br>
The PWM waveform will start output from next full PWM period.
<br>
</div></td></tr><tr><td>
[25]</td><td>BRKLSTS1</td><td><div style="word-wrap: break-word;"><b>PWM Channel1 Level-Detect Brake Status (Read Only)
</b><br>
0 = PWM channel1 level-detect brake state is released.
<br>
1 = When PWM channel1 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel1 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware.
<br>
When enabled brake source return to high level, PWM will release brake state until current PWM period finished.
<br>
The PWM waveform will start output from next full PWM period.
<br>
</div></td></tr><tr><td>
[26]</td><td>BRKLSTS2</td><td><div style="word-wrap: break-word;"><b>PWM Channel2 Level-Detect Brake Status (Read Only)
</b><br>
0 = PWM channel2 level-detect brake state is released.
<br>
1 = When PWM channel2 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel2 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware.
<br>
When enabled brake source return to high level, PWM will release brake state until current PWM period finished.
<br>
The PWM waveform will start output from next full PWM period.
<br>
</div></td></tr><tr><td>
[27]</td><td>BRKLSTS3</td><td><div style="word-wrap: break-word;"><b>PWM Channel3 Level-Detect Brake Status (Read Only)
</b><br>
0 = PWM channel3 level-detect brake state is released.
<br>
1 = When PWM channel3 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel3 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware.
<br>
When enabled brake source return to high level, PWM will release brake state until current PWM period finished.
<br>
The PWM waveform will start output from next full PWM period.
<br>
</div></td></tr><tr><td>
[28]</td><td>BRKLSTS4</td><td><div style="word-wrap: break-word;"><b>PWM Channel4 Level-Detect Brake Status (Read Only)
</b><br>
0 = PWM channel4 level-detect brake state is released.
<br>
1 = When PWM channel4 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel4 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware.
<br>
When enabled brake source return to high level, PWM will release brake state until current PWM period finished.
<br>
The PWM waveform will start output from next full PWM period.
<br>
</div></td></tr><tr><td>
[29]</td><td>BRKLSTS5</td><td><div style="word-wrap: break-word;"><b>PWM Channel5 Level-Detect Brake Status (Read Only)
</b><br>
0 = PWM channel5 level-detect brake state is released.
<br>
1 = When PWM channel5 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel5 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware.
<br>
When enabled brake source return to high level, PWM will release brake state until current PWM period finished.
<br>
The PWM waveform will start output from next full PWM period.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10665">10665</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="acba045f2e1488e37ed18ec38dae3eb71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba045f2e1488e37ed18ec38dae3eb71">&#9670;&nbsp;</a></span>LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::LOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">LOAD
</font><br><p> <font size="2">
Offset: 0x28  PWM Load Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>LOADn</td><td><div style="word-wrap: break-word;"><b>Re-Load PWM Comparator Register (CMPDAT) Control Bit
</b><br>
This bit is software write, hardware clear when current PWM period end.
<br>
Each bit n controls the corresponding PWM channel n.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Set load window of window loading mode.
<br>
Read Operation:
<br>
0 = No load window is set.
<br>
1 = Load window is set.
<br>
Note: This bit only use in window loading mode, WINLDENn(PWM_CTL0[13:8]) = 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10634">10634</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ac8439097ba3a140a30780629ca61cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8439097ba3a140a30780629ca61cda0">&#9670;&nbsp;</a></span>MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MSK
</font><br><p> <font size="2">
Offset: 0xBC  PWM Mask Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>MSKDATn</td><td><div style="word-wrap: break-word;"><b>PWM Mask Data Bit
</b><br>
This data bit control the state of PWMn output pin, if corresponding mask function is enabled.
<br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Output logic low to PWMn.
<br>
1 = Output logic high to PWMn.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10653">10653</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a5dc91ba325591a97a296d44fc8289c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc91ba325591a97a296d44fc8289c42">&#9670;&nbsp;</a></span>MSKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MSKEN
</font><br><p> <font size="2">
Offset: 0xB8  PWM Mask Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>MSKENn</td><td><div style="word-wrap: break-word;"><b>PWM Mask Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
The PWM output signal will be masked when this bit is enabled.
<br>
The corresponding PWM channel n will output MSKDATn (PWM_MSK[5:0]) data.
<br>
0 = PWM output signal is non-masked.
<br>
1 = PWM output signal is masked and output MSKDATn data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10652">10652</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a82ff1cbdfa3c98b6bfac4063ff8dc058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ff1cbdfa3c98b6bfac4063ff8dc058">&#9670;&nbsp;</a></span>PBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PBUF
</font><br><p> <font size="2">
Offset: 0x304~0x318  PWM PERIOD0~5 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PBUF</td><td><div style="word-wrap: break-word;"><b>PWM Period Register Buffer
</b><br>
(Read Only)
<br>
Used as PERIOD active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10702">10702</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="af672775f4c1aa1892d4a4c7bd26169ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af672775f4c1aa1892d4a4c7bd26169ed">&#9670;&nbsp;</a></span>PDMACAP0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACAP0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDMACAP0_1
</font><br><p> <font size="2">
Offset: 0x240  PWM Capture Channel 01 PDMA Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CAPBUF</td><td><div style="word-wrap: break-word;"><b>PWM Capture PDMA Register
</b><br>
(Read Only)
<br>
This register is use as a buffer to transfer PWM capture rising or falling data to memory by PDMA.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10695">10695</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a9a0194b1ab45c3eb952aedd0dc002a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0194b1ab45c3eb952aedd0dc002a47">&#9670;&nbsp;</a></span>PDMACAP2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACAP2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDMACAP2_3
</font><br><p> <font size="2">
Offset: 0x244  PWM Capture Channel 23 PDMA Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CAPBUF</td><td><div style="word-wrap: break-word;"><b>PWM Capture PDMA Register
</b><br>
(Read Only)
<br>
This register is use as a buffer to transfer PWM capture rising or falling data to memory by PDMA.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10696">10696</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="acede5b517932ae388035ac7cbd29c613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acede5b517932ae388035ac7cbd29c613">&#9670;&nbsp;</a></span>PDMACAP4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACAP4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDMACAP4_5
</font><br><p> <font size="2">
Offset: 0x248  PWM Capture Channel 45 PDMA Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CAPBUF</td><td><div style="word-wrap: break-word;"><b>PWM Capture PDMA Register
</b><br>
(Read Only)
<br>
This register is use as a buffer to transfer PWM capture rising or falling data to memory by PDMA.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10697">10697</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ae0949cb94807355ff5e93d3924bd3ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0949cb94807355ff5e93d3924bd3ef2">&#9670;&nbsp;</a></span>PDMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDMACTL
</font><br><p> <font size="2">
Offset: 0x23C  PWM PDMA Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CHEN0_1</td><td><div style="word-wrap: break-word;"><b>Channel 0/1 PDMA Enable
</b><br>
0 = Channel 0/1 PDMA function Disabled.
<br>
1 = Channel 0/1 PDMA function Enabled for the channel 0/1 captured data and transfer to memory.
<br>
</div></td></tr><tr><td>
[2:1]</td><td>CAPMOD0_1</td><td><div style="word-wrap: break-word;"><b>Select PWM_RCAPDAT0/1 Or PWM_FCAPDAT0/1 To Do PDMA Transfer
</b><br>
00 = Reserved.
<br>
01 = PWM_RCAPDAT0/1.
<br>
10 = PWM_FCAPDAT0/1.
<br>
11 = Both PWM_RCAPDAT0/1 and PWM_FCAPDAT0/1.
<br>
</div></td></tr><tr><td>
[3]</td><td>CAPORD0_1</td><td><div style="word-wrap: break-word;"><b>Capture Channel 0/1 Rising/Falling Order
</b><br>
Set this bit to determine whether the PWM_RCAPDAT0/1 or PWM_FCAPDAT0/1 is the first captured data transferred to memory through PDMA when CAPMOD0_1 = 11.
<br>
0 = PWM_FCAPDAT0/1 is the first captured data to memory.
<br>
1 = PWM_RCAPDAT0/1 is the first captured data to memory.
<br>
</div></td></tr><tr><td>
[4]</td><td>CHSEL0_1</td><td><div style="word-wrap: break-word;"><b>Select Channel 0/1 To Do PDMA Transfer
</b><br>
0 = Channel0.
<br>
1 = Channel1.
<br>
</div></td></tr><tr><td>
[8]</td><td>CHEN2_3</td><td><div style="word-wrap: break-word;"><b>Channel 2/3 PDMA Enable
</b><br>
0 = Channel 2/3 PDMA function Disabled.
<br>
1 = Channel 2/3 PDMA function Enabled for the channel 2/3 captured data and transfer to memory.
<br>
</div></td></tr><tr><td>
[10:9]</td><td>CAPMOD2_3</td><td><div style="word-wrap: break-word;"><b>Select PWM_RCAPDAT2/3 Or PWM_FCAODAT2/3 To Do PDMA Transfer
</b><br>
00 = Reserved.
<br>
01 = PWM_RCAPDAT2/3.
<br>
10 = PWM_FCAPDAT2/3.
<br>
11 = Both PWM_RCAPDAT2/3 and PWM_FCAPDAT2/3.
<br>
</div></td></tr><tr><td>
[11]</td><td>CAPORD2_3</td><td><div style="word-wrap: break-word;"><b>Capture Channel 2/3 Rising/Falling Order
</b><br>
Set this bit to determine whether the PWM_RCAPDAT2/3 or PWM_FCAPDAT2/3 is the first captured data transferred to memory through PDMA when CAPMOD2_3 = 11.
<br>
0 = PWM_FCAPDAT2/3 is the first captured data to memory.
<br>
1 = PWM_RCAPDAT2/3 is the first captured data to memory.
<br>
</div></td></tr><tr><td>
[12]</td><td>CHSEL2_3</td><td><div style="word-wrap: break-word;"><b>Select Channel 2/3 To Do PDMA Transfer
</b><br>
0 = Channel2.
<br>
1 = Channel3.
<br>
</div></td></tr><tr><td>
[16]</td><td>CHEN4_5</td><td><div style="word-wrap: break-word;"><b>Channel 4/5 PDMA Enable
</b><br>
0 = Channel 4/5 PDMA function Disabled.
<br>
1 = Channel 4/5 PDMA function Enabled for the channel 4/5 captured data and transfer to memory.
<br>
</div></td></tr><tr><td>
[18:17]</td><td>CAPMOD4_5</td><td><div style="word-wrap: break-word;"><b>Select PWM_RCAPDAT4/5 Or PWM_FCAPDAT4/5 To Do PDMA Transfer
</b><br>
00 = Reserved.
<br>
01 = PWM_RCAPDAT4/5.
<br>
10 = PWM_FCAPDAT4/5.
<br>
11 = Both PWM_RCAPDAT4/5 and PWM_FCAPDAT4/5.
<br>
</div></td></tr><tr><td>
[19]</td><td>CAPORD4_5</td><td><div style="word-wrap: break-word;"><b>Capture Channel 4/5 Rising/Falling Order
</b><br>
Set this bit to determine whether the PWM_RCAPDAT4/5 or PWM_FCAPDAT4/5 is the first captured data transferred to memory through PDMA when CAPMOD4_5 = 11.
<br>
0 = PWM_FCAPDAT4/5 is the first captured data to memory.
<br>
1 = PWM_RCAPDAT4/5 is the first captured data to memory.
<br>
</div></td></tr><tr><td>
[20]</td><td>CHSEL4_5</td><td><div style="word-wrap: break-word;"><b>Select Channel 4/5 To Do PDMA Transfer
</b><br>
0 = Channel4.
<br>
1 = Channel5.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10694">10694</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a202c954f8791685be52b3e3762c45981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202c954f8791685be52b3e3762c45981">&#9670;&nbsp;</a></span>PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PERIOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PERIOD
</font><br><p> <font size="2">
Offset: 0x30~0x44  PWM Period Register 0~5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PERIOD</td><td><div style="word-wrap: break-word;"><b>PWM Period Register
</b><br>
Up-Count mode: In this mode, PWM counter counts from 0 to PERIOD, and restarts from 0.
<br>
Down-Count mode: In this mode, PWM counter counts from PERIOD to 0, and restarts from PERIOD.
<br>
PWM period time = (PERIOD+1) * PWM_CLK period.
<br>
Up-Down-Count mode: In this mode, PWM counter counts from 0 to PERIOD, then decrements to 0 and repeats again.
<br>
PWM period time = 2 * PERIOD * PWM_CLK period.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10636">10636</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ac8a60f872bef683656908c02d93efaee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8a60f872bef683656908c02d93efaee">&#9670;&nbsp;</a></span>PHS0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHS0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PHS0_1
</font><br><p> <font size="2">
Offset: 0x80  PWM Counter Phase Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PHS</td><td><div style="word-wrap: break-word;"><b>PWM Synchronous Start Phase Bits
</b><br>
PHS determines the PWM synchronous start phase value. These bits only use in synchronous function.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10644">10644</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a9b2b36f704ec8fede02d5a3820f8a1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2b36f704ec8fede02d5a3820f8a1e5">&#9670;&nbsp;</a></span>PHS2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHS2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PHS2_3
</font><br><p> <font size="2">
Offset: 0x84  PWM Counter Phase Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PHS</td><td><div style="word-wrap: break-word;"><b>PWM Synchronous Start Phase Bits
</b><br>
PHS determines the PWM synchronous start phase value. These bits only use in synchronous function.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10645">10645</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aff8fedadb86ec2b8197daddc04fa2647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8fedadb86ec2b8197daddc04fa2647">&#9670;&nbsp;</a></span>PHS4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHS4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PHS4_5
</font><br><p> <font size="2">
Offset: 0x88  PWM Counter Phase Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PHS</td><td><div style="word-wrap: break-word;"><b>PWM Synchronous Start Phase Bits
</b><br>
PHS determines the PWM synchronous start phase value. These bits only use in synchronous function.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10646">10646</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="add72c2f40f9a86a1170a668d49e8d1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add72c2f40f9a86a1170a668d49e8d1de">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">POEN
</font><br><p> <font size="2">
Offset: 0xD8  PWM Output Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>POENn</td><td><div style="word-wrap: break-word;"><b>PWM Pin Output Enable
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = PWM pin at tri-state.
<br>
1 = PWM pin in output mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10660">10660</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a738ef7c37c381cac7b9caa2e7b213cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a738ef7c37c381cac7b9caa2e7b213cbd">&#9670;&nbsp;</a></span>POLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">POLCTL
</font><br><p> <font size="2">
Offset: 0xD4  PWM Pin Polar Inverse Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>PINVn</td><td><div style="word-wrap: break-word;"><b>PWM PIN Polar Inverse Control
</b><br>
The register controls polarity state of PWM output.
<br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = PWM output polar inverse Disabled.
<br>
1 = PWM output polar inverse Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10659">10659</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="afe35889a69ad184c9f23baac4a12c437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe35889a69ad184c9f23baac4a12c437">&#9670;&nbsp;</a></span>RCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT0
</font><br><p> <font size="2">
Offset: 0x20C  PWM Rising Capture Data Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10682">10682</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ab2feccde3d97892891636b2edb7add6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2feccde3d97892891636b2edb7add6f">&#9670;&nbsp;</a></span>RCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT1
</font><br><p> <font size="2">
Offset: 0x214  PWM Rising Capture Data Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10684">10684</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a3a99233be49df8c19d560efc67d98cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a99233be49df8c19d560efc67d98cdb">&#9670;&nbsp;</a></span>RCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT2
</font><br><p> <font size="2">
Offset: 0x21C  PWM Rising Capture Data Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10686">10686</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a3d5d7861fd3fffb3882fc40a531a4d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d5d7861fd3fffb3882fc40a531a4d3e">&#9670;&nbsp;</a></span>RCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT3
</font><br><p> <font size="2">
Offset: 0x224  PWM Rising Capture Data Register 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10688">10688</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a71f95572cb243c4a5c68bd52e620376e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f95572cb243c4a5c68bd52e620376e">&#9670;&nbsp;</a></span>RCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT4
</font><br><p> <font size="2">
Offset: 0x22C  PWM Rising Capture Data Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10690">10690</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a140a33cdb94409cbdbf47a4b63018efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140a33cdb94409cbdbf47a4b63018efd">&#9670;&nbsp;</a></span>RCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT5
</font><br><p> <font size="2">
Offset: 0x234  PWM Rising Capture Data Register 5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10692">10692</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a890369dafa7930438fc4b29cc94c5f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a890369dafa7930438fc4b29cc94c5f9a">&#9670;&nbsp;</a></span>RESERVE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10635">10635</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="adadfac033893f91a1b46bd8c52c2a5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adadfac033893f91a1b46bd8c52c2a5bf">&#9670;&nbsp;</a></span>RESERVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10637">10637</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="af3ffef1e6b45b1c3c4c51a2bc52b8578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ffef1e6b45b1c3c4c51a2bc52b8578">&#9670;&nbsp;</a></span>RESERVE10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE10[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10698">10698</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a592a76ca36d9adf978af8e53e6f4d118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592a76ca36d9adf978af8e53e6f4d118">&#9670;&nbsp;</a></span>RESERVE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE11[43]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10701">10701</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a0add5d9f4d74f2571674a97331b92450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0add5d9f4d74f2571674a97331b92450">&#9670;&nbsp;</a></span>RESERVE12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE12[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10704">10704</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ae3ebb713aaf1fe066fed2324053d1f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ebb713aaf1fe066fed2324053d1f90">&#9670;&nbsp;</a></span>RESERVE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10639">10639</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aadc828a484a790a0a379c26dbdc6635d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc828a484a790a0a379c26dbdc6635d">&#9670;&nbsp;</a></span>RESERVE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10643">10643</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a7dea99e506424343f8eee38d61569813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dea99e506424343f8eee38d61569813">&#9670;&nbsp;</a></span>RESERVE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10647">10647</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a75ac43c96acc8d3bc4706519ca4b9cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ac43c96acc8d3bc4706519ca4b9cb5">&#9670;&nbsp;</a></span>RESERVE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10649">10649</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a421420028d9bfaa7a0bcb0ec5e3e14bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421420028d9bfaa7a0bcb0ec5e3e14bb">&#9670;&nbsp;</a></span>RESERVE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::RESERVE6[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10667">10667</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a8460b7800b01ec82466e4fec305e7832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8460b7800b01ec82466e4fec305e7832">&#9670;&nbsp;</a></span>RESERVE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE7[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10673">10673</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a66a32235db30299adeb76ae165b64206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a32235db30299adeb76ae165b64206">&#9670;&nbsp;</a></span>RESERVE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE8[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10676">10676</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aae9cea86bae8020192c58ec9feec54e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae9cea86bae8020192c58ec9feec54e0">&#9670;&nbsp;</a></span>RESERVE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE9[55]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10678">10678</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a4eb0d0c7fda73c11eea0e784c9c48d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb0d0c7fda73c11eea0e784c9c48d0b">&#9670;&nbsp;</a></span>SSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SSCTL
</font><br><p> <font size="2">
Offset: 0x110  PWM Synchronous Start Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>SSENn</td><td><div style="word-wrap: break-word;"><b>PWM Synchronous Start Function Enable
</b><br>
When synchronous start function is enabled, the PWM counter enable register (PWM_CNTEN) can be enabled by writing PWM synchronous start trigger bit (CNTSEN).
<br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = PWM synchronous start function Disabled.
<br>
1 = PWM synchronous start function Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10674">10674</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a02fa75d821f2b991c735726da44333ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02fa75d821f2b991c735726da44333ef">&#9670;&nbsp;</a></span>SSTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SSTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SSTRG
</font><br><p> <font size="2">
Offset: 0x114  PWM Synchronous Start Trigger Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTSEN</td><td><div style="word-wrap: break-word;"><b>PWM Counter Synchronous Start Enable (Write Only)
</b><br>
PMW counter synchronous enable function is used to make selected PWM channels (include PWM0_CHx and PWM1_CHx) start counting at the same time.
<br>
Writing this bit to 1 will also set the counter enable bit (CNTENn, n denotes channel 0 to 5) if correlated PWM channel counter synchronous start function is enabled.
<br>
Note: This bit only present in PWM0_BA.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10675">10675</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ae24a4984d3dce9abc590b7cad5900e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24a4984d3dce9abc590b7cad5900e48">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS
</font><br><p> <font size="2">
Offset: 0x120  PWM Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CNTMAXFn</td><td><div style="word-wrap: break-word;"><b>Time-Base Counter Equal To 0xFFFF Latched Flag
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = indicates the time-base counter never reached its maximum value 0xFFFF.
<br>
1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>SYNCINFn</td><td><div style="word-wrap: break-word;"><b>Input Synchronization Latched Flag
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Indicates no SYNC_IN event has occurred.
<br>
1 = Indicates an SYNC_IN event has occurred, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>ADCTRGFn</td><td><div style="word-wrap: break-word;"><b>EADC Start Of Conversion Flag
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
0 = Indicates no EADC start of conversion trigger event has occurred.
<br>
1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10677">10677</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a819451e5352edaf9bc71ef417fc0ece9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a819451e5352edaf9bc71ef417fc0ece9">&#9670;&nbsp;</a></span>SWBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SWBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SWBRK
</font><br><p> <font size="2">
Offset: 0xDC  PWM Software Brake Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>BRKETRGn</td><td><div style="word-wrap: break-word;"><b>PWM Edge Brake Software Trigger (Write Only) (Write Protect)
</b><br>
Each bit n controls the corresponding PWM pair n.
<br>
Write 1 to this bit will trigger edge brake, and set BRKEIFn to 1 in PWM_INTSTS1 register.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>BRKLTRGn</td><td><div style="word-wrap: break-word;"><b>PWM Level Brake Software Trigger (Write Only) (Write Protect)
</b><br>
Each bit n controls the corresponding PWM pair n.
<br>
Write 1 to this bit will trigger level brake, and set BRKLIFn to 1 in PWM_INTSTS1 register.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10661">10661</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aff966eb261a65b20691c93f06443a1a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff966eb261a65b20691c93f06443a1a0">&#9670;&nbsp;</a></span>SWSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SWSYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SWSYNC
</font><br><p> <font size="2">
Offset: 0x0C  PWM Software Control Synchronization Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>SWSYNCn</td><td><div style="word-wrap: break-word;"><b>Software SYNC Function
</b><br>
Each bit n controls corresponding PWM channel n.
<br>
When SINSRCn (PWM_SYNC[13:8]) is selected to 0, SYNC_OUT source is come from SYNC_IN or this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10627">10627</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a6bbf3397f7a4421a4797fabe4a05c188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bbf3397f7a4421a4797fabe4a05c188">&#9670;&nbsp;</a></span>SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SYNC
</font><br><p> <font size="2">
Offset: 0x08  PWM Synchronization Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>PHSENn</td><td><div style="word-wrap: break-word;"><b>SYNC Phase Enable
</b><br>
Each bit n controls corresponding PWM channel n.
<br>
0 = PWM counter disable to load PHS value.
<br>
1 = PWM counter enable to load PHS value.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>SINSRCn</td><td><div style="word-wrap: break-word;"><b>PWM_SYNC_IN Source Selection
</b><br>
Each bit n controls corresponding PWM channel n.
<br>
00 = Synchronize source from SYNC_IN or SWSYNC.
<br>
01 = Counter equal to 0.
<br>
10 = Counter equal to PWM_CMPDATm, m denotes 1, 3, 5.
<br>
11 = SYNC_OUT will not be generated.
<br>
</div></td></tr><tr><td>
[16]</td><td>SNFLTEN</td><td><div style="word-wrap: break-word;"><b>PWM_SYNC_IN Noise Filter Enable
</b><br>
0 = Noise filter of input pin PWM_SYNC_IN is Disabled.
<br>
1 = Noise filter of input pin PWM_SYNC_IN is Enabled.
<br>
</div></td></tr><tr><td>
[19:17]</td><td>SFLTCSEL</td><td><div style="word-wrap: break-word;"><b>SYNC Edge Detector Filter Clock Selection
</b><br>
000 = Filter clock = HCLK.
<br>
001 = Filter clock = HCLK/2.
<br>
010 = Filter clock = HCLK/4.
<br>
011 = Filter clock = HCLK/8.
<br>
100 = Filter clock = HCLK/16.
<br>
101 = Filter clock = HCLK/32.
<br>
110 = Filter clock = HCLK/64.
<br>
111 = Filter clock = HCLK/128.
<br>
</div></td></tr><tr><td>
[22:20]</td><td>SFLTCNT</td><td><div style="word-wrap: break-word;"><b>SYNC Edge Detector Filter Count
</b><br>
The register bits control the counter number of edge detector.
<br>
</div></td></tr><tr><td>
[23]</td><td>SINPINV</td><td><div style="word-wrap: break-word;"><b>SYNC Input Pin Inverse
</b><br>
0 = The state of pin SYNC is passed to the negative edge detector.
<br>
1 = The inverted state of pin SYNC is passed to the negative edge detector.
<br>
</div></td></tr><tr><td>
[26:24]</td><td>PHSDIRn</td><td><div style="word-wrap: break-word;"><b>PWM Phase Direction Control
</b><br>
Each bit n controls corresponding PWM channel n.
<br>
0 = Control PWM counter count decrement after synchronizing.
<br>
1 = Control PWM counter count increment after synchronizing.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10626">10626</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a3d456e4072779cc6aa5cceeff6a9ff20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d456e4072779cc6aa5cceeff6a9ff20">&#9670;&nbsp;</a></span>WGCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WGCTL0
</font><br><p> <font size="2">
Offset: 0xB0  PWM Generation Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>ZPCTLn</td><td><div style="word-wrap: break-word;"><b>PWM Zero Point Control
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
00 = Do nothing.
<br>
01 = PWM zero point output Low.
<br>
10 = PWM zero point output High.
<br>
11 = PWM zero point output Toggle.
<br>
PWM can control output level when PWM counter count to zero.
<br>
</div></td></tr><tr><td>
[27:16]</td><td>PRDPCTLn</td><td><div style="word-wrap: break-word;"><b>PWM Period (Center) Point Control
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
00 = Do nothing.
<br>
01 = PWM period (center) point output Low.
<br>
10 = PWM period (center) point output High.
<br>
11 = PWM period (center) point output Toggle.
<br>
PWM can control output level when PWM counter count to (PERIODn+1).
<br>
Note: This bit is center point control when PWM counter operating in up-down counter type.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10650">10650</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a86ecc2b0af47fd6523fac5bfff8ac7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ecc2b0af47fd6523fac5bfff8ac7d5">&#9670;&nbsp;</a></span>WGCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WGCTL1
</font><br><p> <font size="2">
Offset: 0xB4  PWM Generation Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CMPUCTLn</td><td><div style="word-wrap: break-word;"><b>PWM Compare Up Point Control
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
00 = Do nothing.
<br>
01 = PWM compare up point output Low.
<br>
10 = PWM compare up point output High.
<br>
11 = PWM compare up point output Toggle.
<br>
PWM can control output level when PWM counter up count to CMPDAT.
<br>
Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.
<br>
</div></td></tr><tr><td>
[27:16]</td><td>CMPDCTLn</td><td><div style="word-wrap: break-word;"><b>PWM Compare Down Point Control
</b><br>
Each bit n controls the corresponding PWM channel n.
<br>
00 = Do nothing.
<br>
01 = PWM compare down point output Low.
<br>
10 = PWM compare down point output High.
<br>
11 = PWM compare down point output Toggle.
<br>
PWM can control output level when PWM counter down count to CMPDAT.
<br>
Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l10651">10651</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M4521/Include/<a class="el" href="_m4521_8h_source.html">M4521.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 6 2019 09:14:01 for M4521 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
