
*** Running vivado
    with args -log PicoRV32_BD_Out_bank_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PicoRV32_BD_Out_bank_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source PicoRV32_BD_Out_bank_0_0.tcl -notrace
Command: synth_design -top PicoRV32_BD_Out_bank_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 404.285 ; gain = 104.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PicoRV32_BD_Out_bank_0_0' [d:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ip/PicoRV32_BD_Out_bank_0_0/synth/PicoRV32_BD_Out_bank_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Out_bank' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:89]
INFO: [Synth 8-638] synthesizing module 'UART_block' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:22]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter SEND bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:64]
INFO: [Synth 8-256] done synthesizing module 'UART_block' (1#1) [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:22]
INFO: [Synth 8-256] done synthesizing module 'Out_bank' (2#1) [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:89]
INFO: [Synth 8-256] done synthesizing module 'PicoRV32_BD_Out_bank_0_0' (3#1) [d:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ip/PicoRV32_BD_Out_bank_0_0/synth/PicoRV32_BD_Out_bank_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 456.957 ; gain = 157.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 456.957 ; gain = 157.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 802.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 802.520 ; gain = 502.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 802.520 ; gain = 502.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 802.520 ; gain = 502.867
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "UART_index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mem_rdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_registers" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 802.520 ; gain = 502.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module Out_bank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/uart/UART_index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/trap_reg )
INFO: [Synth 8-3332] Sequential element (inst/uart/state_reg[1]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/state_reg[1]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/uart/state_reg[1]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:58]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:58]
INFO: [Synth 8-3332] Sequential element (inst/uart/state_reg[1]__1) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[31]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[30]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[29]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[28]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[27]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[26]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[25]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[24]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[23]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[22]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[21]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[20]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[19]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[18]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[17]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[16]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[15]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[14]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[13]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[12]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[11]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[10]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[9]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[8]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[7]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[6]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[5]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[4]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[3]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[2]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[1]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[0]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[31]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[30]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[29]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[28]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[27]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[26]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[25]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[24]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[23]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[22]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[21]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[20]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[19]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[18]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[17]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[16]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[15]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[14]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[13]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[12]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[11]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[10]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[9]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[8]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[7]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[6]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[5]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[4]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[3]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[2]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[1]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/uart/UART_index_reg[0]__0) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trap_reg) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/tx_reg_reg[7]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/tx_reg_reg[6]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/tx_reg_reg[5]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/tx_reg_reg[4]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/tx_reg_reg[3]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/tx_reg_reg[2]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/tx_reg_reg[1]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
INFO: [Synth 8-3332] Sequential element (inst/tx_reg_reg[0]) is unused and will be removed from module PicoRV32_BD_Out_bank_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 802.520 ; gain = 502.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 803.227 ; gain = 503.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 803.301 ; gain = 503.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\inst/uart/tx_busy_reg__1 ) from module (PicoRV32_BD_Out_bank_0_0) as it has self-loop and (\inst/uart/tx_busy_reg__0 ) is actual driver [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:50]
INFO: [Synth 8-5966] Removing register instance (\inst/uart/tx_busy_reg ) from module (PicoRV32_BD_Out_bank_0_0) as it has self-loop and (\inst/uart/tx_busy_reg__0 ) is actual driver [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:83]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 822.871 ; gain = 523.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 822.871 ; gain = 523.219
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[31] with 1st driver pin 'inst/out_registers_reg[31]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[31] with 2nd driver pin 'inst/out_registers_reg[31]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[30] with 1st driver pin 'inst/out_registers_reg[30]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[30] with 2nd driver pin 'inst/out_registers_reg[30]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[29] with 1st driver pin 'inst/out_registers_reg[29]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[29] with 2nd driver pin 'inst/out_registers_reg[29]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[28] with 1st driver pin 'inst/out_registers_reg[28]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[28] with 2nd driver pin 'inst/out_registers_reg[28]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[27] with 1st driver pin 'inst/out_registers_reg[27]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[27] with 2nd driver pin 'inst/out_registers_reg[27]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[26] with 1st driver pin 'inst/out_registers_reg[26]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[26] with 2nd driver pin 'inst/out_registers_reg[26]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[25] with 1st driver pin 'inst/out_registers_reg[25]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[25] with 2nd driver pin 'inst/out_registers_reg[25]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[24] with 1st driver pin 'inst/out_registers_reg[24]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[24] with 2nd driver pin 'inst/out_registers_reg[24]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[23] with 1st driver pin 'inst/out_registers_reg[23]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[23] with 2nd driver pin 'inst/out_registers_reg[23]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[22] with 1st driver pin 'inst/out_registers_reg[22]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[22] with 2nd driver pin 'inst/out_registers_reg[22]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[21] with 1st driver pin 'inst/out_registers_reg[21]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[21] with 2nd driver pin 'inst/out_registers_reg[21]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[20] with 1st driver pin 'inst/out_registers_reg[20]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[20] with 2nd driver pin 'inst/out_registers_reg[20]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[19] with 1st driver pin 'inst/out_registers_reg[19]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[19] with 2nd driver pin 'inst/out_registers_reg[19]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[18] with 1st driver pin 'inst/out_registers_reg[18]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[18] with 2nd driver pin 'inst/out_registers_reg[18]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[17] with 1st driver pin 'inst/out_registers_reg[17]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[17] with 2nd driver pin 'inst/out_registers_reg[17]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[16] with 1st driver pin 'inst/out_registers_reg[16]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[16] with 2nd driver pin 'inst/out_registers_reg[16]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[15] with 1st driver pin 'inst/out_registers_reg[15]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[15] with 2nd driver pin 'inst/out_registers_reg[15]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[14] with 1st driver pin 'inst/out_registers_reg[14]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[14] with 2nd driver pin 'inst/out_registers_reg[14]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[13] with 1st driver pin 'inst/out_registers_reg[13]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[13] with 2nd driver pin 'inst/out_registers_reg[13]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[12] with 1st driver pin 'inst/out_registers_reg[12]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[12] with 2nd driver pin 'inst/out_registers_reg[12]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[11] with 1st driver pin 'inst/out_registers_reg[11]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[11] with 2nd driver pin 'inst/out_registers_reg[11]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[10] with 1st driver pin 'inst/out_registers_reg[10]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[10] with 2nd driver pin 'inst/out_registers_reg[10]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[9] with 1st driver pin 'inst/out_registers_reg[9]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[9] with 2nd driver pin 'inst/out_registers_reg[9]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[8] with 1st driver pin 'inst/out_registers_reg[8]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[8] with 2nd driver pin 'inst/out_registers_reg[8]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[7] with 1st driver pin 'inst/out_registers_reg[7]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[7] with 2nd driver pin 'inst/out_registers_reg[7]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[6] with 1st driver pin 'inst/out_registers_reg[6]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[6] with 2nd driver pin 'inst/out_registers_reg[6]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[5] with 1st driver pin 'inst/out_registers_reg[5]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[5] with 2nd driver pin 'inst/out_registers_reg[5]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[4] with 1st driver pin 'inst/out_registers_reg[4]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[4] with 2nd driver pin 'inst/out_registers_reg[4]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[3] with 1st driver pin 'inst/out_registers_reg[3]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[3] with 2nd driver pin 'inst/out_registers_reg[3]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[2] with 1st driver pin 'inst/out_registers_reg[2]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[2] with 2nd driver pin 'inst/out_registers_reg[2]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[1] with 1st driver pin 'inst/out_registers_reg[1]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[1] with 2nd driver pin 'inst/out_registers_reg[1]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[0] with 1st driver pin 'inst/out_registers_reg[0]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:155]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out_registers[0] with 2nd driver pin 'inst/out_registers_reg[0]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:123]
CRITICAL WARNING: [Synth 8-3352] multi-driven net UART_out with 1st driver pin 'inst/uart/UART_out_reg/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:66]
CRITICAL WARNING: [Synth 8-3352] multi-driven net UART_out with 2nd driver pin 'inst/uart/UART_out_reg__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:49]
CRITICAL WARNING: [Synth 8-3352] multi-driven net mem_ready with 1st driver pin 'inst/mem_ready_reg/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:170]
CRITICAL WARNING: [Synth 8-3352] multi-driven net mem_ready with 2nd driver pin 'inst/mem_ready_reg__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:134]
CRITICAL WARNING: [Synth 8-3352] multi-driven net mem_ready with 3rd driver pin 'inst/mem_ready_reg__1/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/uart/state[0] with 1st driver pin 'inst/uart/state_reg[0]/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/uart/state[0] with 2nd driver pin 'inst/uart/state_reg[0]__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/uart/state[0] with 3rd driver pin 'inst/uart/state_reg[0]__1/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:51]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/tx_send with 1st driver pin 'inst/tx_send_reg__0/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:111]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/tx_send with 2nd driver pin 'inst/tx_send_reg/Q' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v:171]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       36|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 822.871 ; gain = 523.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 822.871 ; gain = 523.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 822.871 ; gain = 523.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 822.871 ; gain = 523.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 822.871 ; gain = 523.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT4 |     2|
|3     |LUT5 |     3|
|4     |FDRE |   107|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   114|
|2     |  inst   |Out_bank   |   114|
|3     |    uart |UART_block |     9|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 822.871 ; gain = 523.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 77 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 822.871 ; gain = 177.656
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 822.871 ; gain = 523.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 0 Warnings, 77 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 823.563 ; gain = 533.352
INFO: [Common 17-1381] The checkpoint 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_Out_bank_0_0_synth_1/PicoRV32_BD_Out_bank_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_Out_bank_0_0_synth_1/PicoRV32_BD_Out_bank_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PicoRV32_BD_Out_bank_0_0_utilization_synth.rpt -pb PicoRV32_BD_Out_bank_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 823.563 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan  1 20:07:37 2018...
