$date
	Sun Oct 23 09:14:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#796832
b1011 !
1"
#796834
b1011 &
b1011 %
1$
#796835
0"
#796838
b100010 &
b100010 %
#796842
b10001 &
b10001 %
#796846
b110100 &
b110100 %
#796850
b11010 &
b11010 %
#796854
b1101 &
b1101 %
#796858
b101000 &
b101000 %
#796862
b10100 &
b10100 %
#796866
b1010 &
b1010 %
#796870
b101 &
b101 %
#796874
b10000 &
b10000 %
#796878
b1000 &
b1000 %
#796882
b100 &
b100 %
#796886
b10 &
b10 %
#796890
b1 &
b1 %
1#
#796894
b0 &
0#
b0 %
0$
#1791220
b1000 !
1"
#1791222
b1000 &
b1000 %
1$
#1791223
0"
#1791226
b100 &
b100 %
#1791230
b10 &
b10 %
#1791234
b1 &
b1 %
1#
#1791238
b0 &
0#
b0 %
0$
#2808211
b1 !
1"
#2808214
b1 &
b1 %
1$
#2808215
0"
#2808218
1#
#2808222
b0 &
0#
b0 %
0$
#4500012
