Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a1250b55a52a4f14bdcf5108b131584d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Generateur_Trames_TB_behav xil_defaultlib.Generateur_Trames_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 42 elements ; expected 51 [/home/yuva/FPGA/Mini_Projet/mini_projet/mini_projet.srcs/sources_1/imports/Mini_Projet/Generateur_Trames.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit generateur_trames_tb in library work failed.
