# 4-bit-up-down-counter
This repository contains a 4-bit Up/Down Counter implemented in Verilog HDL. The counter can increment or decrement its value based on a control signal and is synchronized with a clock input.
